
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.12 (git sha1 2156e20)


-- Parsing `src/meta_mem.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: src/meta_mem.v
Parsing Verilog input from `src/meta_mem.v' to AST representation.
Generating RTLIL representation for module `\memory'.
Successfully finished Verilog frontend.

-- Parsing `src/tetron_Sa.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: src/tetron_Sa.v
Parsing Verilog input from `src/tetron_Sa.v' to AST representation.
Generating RTLIL representation for module `\tetron_Sa_shaper'.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Sa.v:20.13-20.30.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Sa.v:21.13-21.30.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Sa.v:22.13-22.30.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Sa.v:23.13-23.30.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Sa.v:24.13-24.30.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Sa.v:25.13-25.30.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Sa.v:26.13-26.30.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Sa.v:27.13-27.30.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Sa.v:30.17-30.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Sa.v:31.17-31.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Sa.v:33.17-33.35.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Sa.v:34.17-34.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Sa.v:36.17-36.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Sa.v:37.17-37.35.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Sa.v:39.17-39.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Sa.v:40.17-40.35.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Sa.v:44.17-44.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Sa.v:45.17-45.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Sa.v:47.17-47.35.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Sa.v:48.17-48.35.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Sa.v:50.17-50.35.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Sa.v:51.17-51.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Sa.v:53.17-53.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Sa.v:54.17-54.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Sa.v:59.17-59.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Sa.v:60.17-60.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Sa.v:62.17-62.35.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Sa.v:63.17-63.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Sa.v:65.17-65.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Sa.v:66.17-66.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Sa.v:68.17-68.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Sa.v:69.17-69.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Sa.v:73.17-73.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Sa.v:74.17-74.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Sa.v:76.17-76.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Sa.v:77.17-77.35.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Sa.v:79.17-79.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Sa.v:80.17-80.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Sa.v:82.17-82.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Sa.v:83.17-83.34.
Successfully finished Verilog frontend.

-- Parsing `src/tetron_Sb.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: src/tetron_Sb.v
Parsing Verilog input from `src/tetron_Sb.v' to AST representation.
Generating RTLIL representation for module `\tetron_Sb_shaper'.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Sb.v:20.13-20.30.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Sb.v:21.13-21.30.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Sb.v:22.13-22.30.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Sb.v:23.13-23.30.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Sb.v:24.13-24.30.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Sb.v:25.13-25.30.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Sb.v:26.13-26.30.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Sb.v:27.13-27.30.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Sb.v:30.17-30.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Sb.v:31.17-31.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Sb.v:33.17-33.35.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Sb.v:34.17-34.35.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Sb.v:36.17-36.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Sb.v:37.17-37.35.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Sb.v:39.17-39.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Sb.v:40.17-40.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Sb.v:44.17-44.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Sb.v:45.17-45.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Sb.v:47.17-47.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Sb.v:48.17-48.35.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Sb.v:50.17-50.35.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Sb.v:51.17-51.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Sb.v:53.17-53.35.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Sb.v:54.17-54.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Sb.v:59.17-59.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Sb.v:60.17-60.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Sb.v:62.17-62.35.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Sb.v:63.17-63.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Sb.v:65.17-65.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Sb.v:66.17-66.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Sb.v:68.17-68.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Sb.v:69.17-69.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Sb.v:73.17-73.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Sb.v:74.17-74.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Sb.v:76.17-76.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Sb.v:77.17-77.35.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Sb.v:79.17-79.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Sb.v:80.17-80.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Sb.v:82.17-82.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Sb.v:83.17-83.34.
Successfully finished Verilog frontend.

-- Parsing `src/digitdisplay.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: src/digitdisplay.v
Parsing Verilog input from `src/digitdisplay.v' to AST representation.
Generating RTLIL representation for module `\score_digit'.
Successfully finished Verilog frontend.

-- Parsing `src/scoredisplay.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: src/scoredisplay.v
Parsing Verilog input from `src/scoredisplay.v' to AST representation.
Generating RTLIL representation for module `\scoredisplay'.
Warning: Replacing memory \values with list of registers. See src/scoredisplay.v:24
Successfully finished Verilog frontend.

-- Parsing `src/screen_manager.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend: src/screen_manager.v
Parsing Verilog input from `src/screen_manager.v' to AST representation.
Generating RTLIL representation for module `\screen_manager'.
Successfully finished Verilog frontend.

-- Parsing `src/tetron_T.v' using frontend `verilog' --

7. Executing Verilog-2005 frontend: src/tetron_T.v
Parsing Verilog input from `src/tetron_T.v' to AST representation.
Generating RTLIL representation for module `\tetron_T_shaper'.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_T.v:20.13-20.30.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_T.v:21.13-21.30.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_T.v:22.13-22.30.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_T.v:23.13-23.30.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_T.v:24.13-24.30.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_T.v:25.13-25.30.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_T.v:26.13-26.30.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_T.v:27.13-27.30.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_T.v:30.17-30.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_T.v:31.17-31.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_T.v:33.17-33.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_T.v:34.17-34.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_T.v:35.17-35.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_T.v:36.17-36.35.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_T.v:38.17-38.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_T.v:39.17-39.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_T.v:43.17-43.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_T.v:44.17-44.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_T.v:46.17-46.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_T.v:47.17-47.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_T.v:48.17-48.35.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_T.v:49.17-49.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_T.v:51.17-51.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_T.v:52.17-52.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_T.v:57.17-57.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_T.v:58.17-58.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_T.v:60.17-60.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_T.v:61.17-61.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_T.v:62.17-62.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_T.v:63.17-63.35.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_T.v:65.17-65.35.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_T.v:66.17-66.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_T.v:70.17-70.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_T.v:71.17-71.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_T.v:73.17-73.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_T.v:74.17-74.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_T.v:75.17-75.35.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_T.v:76.17-76.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_T.v:78.17-78.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_T.v:79.17-79.35.
Successfully finished Verilog frontend.

-- Parsing `src/gamespeed_display.v' using frontend `verilog' --

8. Executing Verilog-2005 frontend: src/gamespeed_display.v
Parsing Verilog input from `src/gamespeed_display.v' to AST representation.
Generating RTLIL representation for module `\topbar_display'.
Successfully finished Verilog frontend.

-- Parsing `src/tetron_O.v' using frontend `verilog' --

9. Executing Verilog-2005 frontend: src/tetron_O.v
Parsing Verilog input from `src/tetron_O.v' to AST representation.
Generating RTLIL representation for module `\tetron_O_shaper'.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_O.v:20.13-20.30.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_O.v:21.13-21.30.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_O.v:22.13-22.30.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_O.v:23.13-23.30.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_O.v:24.13-24.30.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_O.v:25.13-25.30.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_O.v:26.13-26.30.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_O.v:27.13-27.30.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_O.v:29.13-29.30.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_O.v:30.13-30.30.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_O.v:32.13-32.30.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_O.v:33.13-33.30.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_O.v:34.13-34.30.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_O.v:35.13-35.30.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_O.v:36.13-36.30.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_O.v:37.13-37.30.
Successfully finished Verilog frontend.

-- Parsing `src/tetron_Lb.v' using frontend `verilog' --

10. Executing Verilog-2005 frontend: src/tetron_Lb.v
Parsing Verilog input from `src/tetron_Lb.v' to AST representation.
Generating RTLIL representation for module `\tetron_Lb_shaper'.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Lb.v:20.13-20.30.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Lb.v:21.13-21.30.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Lb.v:22.13-22.30.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Lb.v:23.13-23.30.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Lb.v:24.13-24.30.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Lb.v:25.13-25.30.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Lb.v:26.13-26.30.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Lb.v:27.13-27.30.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Lb.v:30.17-30.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Lb.v:31.17-31.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Lb.v:33.17-33.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Lb.v:34.17-34.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Lb.v:35.17-35.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Lb.v:36.17-36.35.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Lb.v:38.17-38.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Lb.v:39.17-39.35.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Lb.v:43.17-43.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Lb.v:44.17-44.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Lb.v:46.17-46.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Lb.v:47.17-47.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Lb.v:48.17-48.35.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Lb.v:49.17-49.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Lb.v:51.17-51.35.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Lb.v:52.17-52.35.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Lb.v:57.17-57.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Lb.v:58.17-58.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Lb.v:60.17-60.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Lb.v:61.17-61.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Lb.v:62.17-62.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Lb.v:63.17-63.35.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Lb.v:65.17-65.35.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Lb.v:66.17-66.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Lb.v:70.17-70.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Lb.v:71.17-71.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Lb.v:73.17-73.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Lb.v:74.17-74.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Lb.v:75.17-75.35.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Lb.v:76.17-76.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Lb.v:78.17-78.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Lb.v:79.17-79.34.
Successfully finished Verilog frontend.

-- Parsing `src/tetron_La.v' using frontend `verilog' --

11. Executing Verilog-2005 frontend: src/tetron_La.v
Parsing Verilog input from `src/tetron_La.v' to AST representation.
Generating RTLIL representation for module `\tetron_La_shaper'.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_La.v:20.13-20.30.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_La.v:21.13-21.30.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_La.v:22.13-22.30.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_La.v:23.13-23.30.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_La.v:24.13-24.30.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_La.v:25.13-25.30.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_La.v:26.13-26.30.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_La.v:27.13-27.30.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_La.v:30.17-30.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_La.v:31.17-31.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_La.v:33.17-33.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_La.v:34.17-34.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_La.v:35.17-35.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_La.v:36.17-36.35.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_La.v:38.17-38.35.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_La.v:39.17-39.35.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_La.v:43.17-43.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_La.v:44.17-44.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_La.v:46.17-46.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_La.v:47.17-47.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_La.v:48.17-48.35.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_La.v:49.17-49.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_La.v:51.17-51.35.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_La.v:52.17-52.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_La.v:57.17-57.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_La.v:58.17-58.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_La.v:60.17-60.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_La.v:61.17-61.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_La.v:62.17-62.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_La.v:63.17-63.35.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_La.v:65.17-65.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_La.v:66.17-66.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_La.v:70.17-70.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_La.v:71.17-71.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_La.v:73.17-73.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_La.v:74.17-74.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_La.v:75.17-75.35.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_La.v:76.17-76.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_La.v:78.17-78.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_La.v:79.17-79.35.
Successfully finished Verilog frontend.

-- Parsing `src/shifter.v' using frontend `verilog' --

12. Executing Verilog-2005 frontend: src/shifter.v
Parsing Verilog input from `src/shifter.v' to AST representation.
Generating RTLIL representation for module `\shifter'.
Successfully finished Verilog frontend.

-- Parsing `src/meta_memrow.v' using frontend `verilog' --

13. Executing Verilog-2005 frontend: src/meta_memrow.v
Parsing Verilog input from `src/meta_memrow.v' to AST representation.
Generating RTLIL representation for module `\memcell_row'.
Successfully finished Verilog frontend.

-- Parsing `src/meta_memcell.v' using frontend `verilog' --

14. Executing Verilog-2005 frontend: src/meta_memcell.v
Parsing Verilog input from `src/meta_memcell.v' to AST representation.
Generating RTLIL representation for module `\memcell'.
Successfully finished Verilog frontend.

-- Parsing `src/vga_core.v' using frontend `verilog' --

15. Executing Verilog-2005 frontend: src/vga_core.v
Parsing Verilog input from `src/vga_core.v' to AST representation.
Generating RTLIL representation for module `\VGAcore'.
Warning: reg '\r' is assigned in a continuous assignment at src/vga_core.v:56.12-56.50.
Warning: reg '\b' is assigned in a continuous assignment at src/vga_core.v:57.12-57.50.
Warning: reg '\g' is assigned in a continuous assignment at src/vga_core.v:58.12-58.50.
Warning: wire '\h_drawing_pixels' is assigned in a block at src/vga_core.v:79.13-79.74.
Warning: wire '\v_drawing_pixels' is assigned in a block at src/vga_core.v:80.13-80.56.
Successfully finished Verilog frontend.

-- Parsing `src/timer.v' using frontend `verilog' --

16. Executing Verilog-2005 frontend: src/timer.v
Parsing Verilog input from `src/timer.v' to AST representation.
Generating RTLIL representation for module `\timer'.
Successfully finished Verilog frontend.

-- Parsing `src/volatile_cell_storage.v' using frontend `verilog' --

17. Executing Verilog-2005 frontend: src/volatile_cell_storage.v
Parsing Verilog input from `src/volatile_cell_storage.v' to AST representation.
Generating RTLIL representation for module `\cellstorage'.
Warning: reg '\P1blk_v' is assigned in a continuous assignment at src/volatile_cell_storage.v:58.12-58.167.
Warning: reg '\P2blk_v' is assigned in a continuous assignment at src/volatile_cell_storage.v:59.12-59.167.
Warning: reg '\P3blk_v' is assigned in a continuous assignment at src/volatile_cell_storage.v:60.12-60.167.
Warning: reg '\P4blk_v' is assigned in a continuous assignment at src/volatile_cell_storage.v:61.12-61.167.
Warning: reg '\P1blk_h' is assigned in a continuous assignment at src/volatile_cell_storage.v:62.12-62.167.
Warning: reg '\P2blk_h' is assigned in a continuous assignment at src/volatile_cell_storage.v:63.12-63.167.
Warning: reg '\P3blk_h' is assigned in a continuous assignment at src/volatile_cell_storage.v:64.12-64.167.
Warning: reg '\P4blk_h' is assigned in a continuous assignment at src/volatile_cell_storage.v:65.12-65.167.
Successfully finished Verilog frontend.

-- Parsing `src/vga_pll.v' using frontend `verilog' --

18. Executing Verilog-2005 frontend: src/vga_pll.v
Parsing Verilog input from `src/vga_pll.v' to AST representation.
Generating RTLIL representation for module `\vga_pll'.
Successfully finished Verilog frontend.

-- Parsing `src/tetron_I.v' using frontend `verilog' --

19. Executing Verilog-2005 frontend: src/tetron_I.v
Parsing Verilog input from `src/tetron_I.v' to AST representation.
Generating RTLIL representation for module `\tetron_I_shaper'.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_I.v:20.13-20.30.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_I.v:21.13-21.30.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_I.v:22.13-22.30.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_I.v:23.13-23.30.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_I.v:24.13-24.30.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_I.v:25.13-25.30.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_I.v:26.13-26.30.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_I.v:27.13-27.30.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_I.v:30.17-30.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_I.v:31.17-31.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_I.v:32.17-32.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_I.v:33.17-33.35.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_I.v:34.17-34.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_I.v:35.17-35.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_I.v:36.17-36.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_I.v:37.17-37.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_I.v:41.17-41.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_I.v:42.17-42.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_I.v:43.17-43.35.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_I.v:44.17-44.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_I.v:45.17-45.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_I.v:46.17-46.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_I.v:47.17-47.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_I.v:48.17-48.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_I.v:52.17-52.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_I.v:53.17-53.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_I.v:54.17-54.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_I.v:55.17-55.35.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_I.v:56.17-56.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_I.v:57.17-57.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_I.v:58.17-58.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_I.v:59.17-59.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_I.v:63.17-63.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_I.v:64.17-64.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_I.v:65.17-65.35.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_I.v:66.17-66.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_I.v:67.17-67.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_I.v:68.17-68.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_I.v:69.17-69.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_I.v:70.17-70.34.
Successfully finished Verilog frontend.

-- Parsing `src/top.v' using frontend `verilog' --

20. Executing Verilog-2005 frontend: src/top.v
Parsing Verilog input from `src/top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

-- Parsing `src/gmanager.v' using frontend `verilog' --

21. Executing Verilog-2005 frontend: src/gmanager.v
Parsing Verilog input from `src/gmanager.v' to AST representation.
Generating RTLIL representation for module `\gmanager'.
Successfully finished Verilog frontend.

-- Parsing `src/shader.v' using frontend `verilog' --

22. Executing Verilog-2005 frontend: src/shader.v
Parsing Verilog input from `src/shader.v' to AST representation.
Generating RTLIL representation for module `\shader'.
Successfully finished Verilog frontend.

-- Parsing `src/mod24.v' using frontend `verilog' --

23. Executing Verilog-2005 frontend: src/mod24.v
Parsing Verilog input from `src/mod24.v' to AST representation.
Generating RTLIL representation for module `\blknum_horizontal'.
Generating RTLIL representation for module `\offsetmap'.
Generating RTLIL representation for module `\blkoffset_horizontal'.
Successfully finished Verilog frontend.

-- Parsing `src/color_lut.v' using frontend `verilog' --

24. Executing Verilog-2005 frontend: src/color_lut.v
Parsing Verilog input from `src/color_lut.v' to AST representation.
Generating RTLIL representation for module `\color_lut'.
Successfully finished Verilog frontend.

-- Parsing `src/blockmemory.v' using frontend `verilog' --

25. Executing Verilog-2005 frontend: src/blockmemory.v
Parsing Verilog input from `src/blockmemory.v' to AST representation.
Generating RTLIL representation for module `\blkmemory'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top -json fpga/vga_tetris.json' --

26. Executing SYNTH_ICE40 pass.

26.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

26.2. Executing HIERARCHY pass (managing design hierarchy).

26.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \VGAcore
Used module:     \gmanager
Used module:         \color_lut
Used module:         \shader
Used module:         \blkoffset_horizontal
Used module:             \offsetmap
Used module:         \blknum_horizontal
Used module:     \scoredisplay
Used module:         \score_digit
Used module:     \topbar_display
Used module:     \screen_manager
Used module:     \cellstorage
Used module:         \tetron_Sb_shaper
Used module:         \tetron_Sa_shaper
Used module:         \tetron_T_shaper
Used module:         \tetron_Lb_shaper
Used module:         \tetron_La_shaper
Used module:         \tetron_O_shaper
Used module:         \tetron_I_shaper
Used module:     \blkmemory
Used module:         \memory
Used module:             \memcell_row
Used module:                 \memcell
Used module:         \shifter
Used module:     \vga_pll
Used module:     \timer
Reprocessing module cellstorage because instantiated module tetron_I_shaper has become available.
Generating RTLIL representation for module `\cellstorage'.
Warning: reg '\P1blk_v' is assigned in a continuous assignment at src/volatile_cell_storage.v:58.12-58.167.
Warning: reg '\P2blk_v' is assigned in a continuous assignment at src/volatile_cell_storage.v:59.12-59.167.
Warning: reg '\P3blk_v' is assigned in a continuous assignment at src/volatile_cell_storage.v:60.12-60.167.
Warning: reg '\P4blk_v' is assigned in a continuous assignment at src/volatile_cell_storage.v:61.12-61.167.
Warning: reg '\P1blk_h' is assigned in a continuous assignment at src/volatile_cell_storage.v:62.12-62.167.
Warning: reg '\P2blk_h' is assigned in a continuous assignment at src/volatile_cell_storage.v:63.12-63.167.
Warning: reg '\P3blk_h' is assigned in a continuous assignment at src/volatile_cell_storage.v:64.12-64.167.
Warning: reg '\P4blk_h' is assigned in a continuous assignment at src/volatile_cell_storage.v:65.12-65.167.

26.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \VGAcore
Used module:     \gmanager
Used module:         \color_lut
Used module:         \shader
Used module:         \blkoffset_horizontal
Used module:             \offsetmap
Used module:         \blknum_horizontal
Used module:     \scoredisplay
Used module:         \score_digit
Used module:     \topbar_display
Used module:     \screen_manager
Used module:     \cellstorage
Used module:         \tetron_Sb_shaper
Used module:         \tetron_Sa_shaper
Used module:         \tetron_T_shaper
Used module:         \tetron_Lb_shaper
Used module:         \tetron_La_shaper
Used module:         \tetron_O_shaper
Used module:         \tetron_I_shaper
Used module:     \blkmemory
Used module:         \memory
Used module:             \memcell_row
Used module:                 \memcell
Used module:         \shifter
Used module:     \vga_pll
Used module:     \timer

26.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \VGAcore
Used module:     \gmanager
Used module:         \color_lut
Used module:         \shader
Used module:         \blkoffset_horizontal
Used module:             \offsetmap
Used module:         \blknum_horizontal
Used module:     \scoredisplay
Used module:         \score_digit
Used module:     \topbar_display
Used module:     \screen_manager
Used module:     \cellstorage
Used module:         \tetron_Sb_shaper
Used module:         \tetron_Sa_shaper
Used module:         \tetron_T_shaper
Used module:         \tetron_Lb_shaper
Used module:         \tetron_La_shaper
Used module:         \tetron_O_shaper
Used module:         \tetron_I_shaper
Used module:     \blkmemory
Used module:         \memory
Used module:             \memcell_row
Used module:                 \memcell
Used module:         \shifter
Used module:     \vga_pll
Used module:     \timer
Removed 0 unused modules.
Warning: Resizing cell port blkmemory.mem.hitbox_checker_3_y from 5 bits to 6 bits.
Warning: Resizing cell port blkmemory.mem.hitbox_checker_3_x from 5 bits to 6 bits.
Warning: Resizing cell port blkmemory.mem.hitbox_checker_2_y from 5 bits to 6 bits.
Warning: Resizing cell port blkmemory.mem.hitbox_checker_2_x from 5 bits to 6 bits.
Warning: Resizing cell port blkmemory.mem.hitbox_checker_1_y from 5 bits to 6 bits.
Warning: Resizing cell port blkmemory.mem.hitbox_checker_1_x from 5 bits to 6 bits.
Warning: Resizing cell port blkmemory.mem.hitbox_checker_0_y from 5 bits to 6 bits.
Warning: Resizing cell port blkmemory.mem.hitbox_checker_0_x from 5 bits to 6 bits.
Warning: Resizing cell port blkmemory.mem.color_requestor_y from 5 bits to 6 bits.
Warning: Resizing cell port blkmemory.mem.color_requestor_x from 5 bits to 6 bits.
Warning: Resizing cell port gmanager.hh.blkid from 5 bits to 6 bits.
Warning: Resizing cell port top.t.top from 24 bits to 25 bits.
Warning: Resizing cell port scoredisplay.s8.value from 5 bits to 4 bits.
Warning: Resizing cell port scoredisplay.s8.mut_vreadwire from 32 bits to 7 bits.
Warning: Resizing cell port scoredisplay.s8.mut_hreadwire from 32 bits to 7 bits.
Warning: Resizing cell port scoredisplay.s7.value from 5 bits to 4 bits.
Warning: Resizing cell port scoredisplay.s7.mut_vreadwire from 32 bits to 7 bits.
Warning: Resizing cell port scoredisplay.s7.mut_hreadwire from 32 bits to 7 bits.
Warning: Resizing cell port scoredisplay.s6.value from 5 bits to 4 bits.
Warning: Resizing cell port scoredisplay.s6.mut_vreadwire from 32 bits to 7 bits.
Warning: Resizing cell port scoredisplay.s6.mut_hreadwire from 32 bits to 7 bits.
Warning: Resizing cell port scoredisplay.s5.value from 5 bits to 4 bits.
Warning: Resizing cell port scoredisplay.s5.mut_vreadwire from 32 bits to 7 bits.
Warning: Resizing cell port scoredisplay.s5.mut_hreadwire from 32 bits to 7 bits.
Warning: Resizing cell port scoredisplay.s4.value from 5 bits to 4 bits.
Warning: Resizing cell port scoredisplay.s4.mut_vreadwire from 32 bits to 7 bits.
Warning: Resizing cell port scoredisplay.s4.mut_hreadwire from 32 bits to 7 bits.
Warning: Resizing cell port scoredisplay.s3.value from 5 bits to 4 bits.
Warning: Resizing cell port scoredisplay.s3.mut_vreadwire from 32 bits to 7 bits.
Warning: Resizing cell port scoredisplay.s3.mut_hreadwire from 32 bits to 7 bits.
Warning: Resizing cell port scoredisplay.s2.value from 5 bits to 4 bits.
Warning: Resizing cell port scoredisplay.s2.mut_vreadwire from 32 bits to 7 bits.
Warning: Resizing cell port scoredisplay.s2.mut_hreadwire from 32 bits to 7 bits.
Warning: Resizing cell port scoredisplay.s1.value from 5 bits to 4 bits.
Warning: Resizing cell port scoredisplay.s1.mut_vreadwire from 32 bits to 7 bits.
Warning: Resizing cell port scoredisplay.s1.mut_hreadwire from 32 bits to 7 bits.

26.3. Executing PROC pass (convert processes to netlists).

26.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

26.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 9 switch rules as full_case in process $proc$src/volatile_cell_storage.v:152$1953 in module cellstorage.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1386$1694 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1328$1687 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1251$1683 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1193$1676 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1122$1673 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1072$1670 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1001$1667 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:951$1664 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:789$1656 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:731$1649 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:654$1645 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:596$1638 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:525$1635 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:475$1632 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:404$1629 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:354$1626 in module SB_DFFSR.
Marked 9 switch rules as full_case in process $proc$src/blockmemory.v:101$1412 in module blkmemory.
Removed 1 dead cases from process $proc$src/color_lut.v:9$1391 in module color_lut.
Marked 1 switch rules as full_case in process $proc$src/color_lut.v:9$1391 in module color_lut.
Marked 2 switch rules as full_case in process $proc$src/gmanager.v:69$1159 in module gmanager.
Marked 1 switch rules as full_case in process $proc$src/tetron_I.v:18$1134 in module tetron_I_shaper.
Marked 2 switch rules as full_case in process $proc$src/timer.v:10$943 in module timer.
Marked 1 switch rules as full_case in process $proc$src/vga_core.v:62$935 in module VGAcore.
Marked 2 switch rules as full_case in process $proc$src/meta_memcell.v:22$921 in module memcell.
Marked 1 switch rules as full_case in process $proc$src/tetron_La.v:18$756 in module tetron_La_shaper.
Marked 1 switch rules as full_case in process $proc$src/tetron_Lb.v:18$750 in module tetron_Lb_shaper.
Marked 1 switch rules as full_case in process $proc$src/tetron_O.v:18$748 in module tetron_O_shaper.
Marked 2 switch rules as full_case in process $proc$src/gamespeed_display.v:22$742 in module topbar_display.
Marked 1 switch rules as full_case in process $proc$src/tetron_T.v:18$716 in module tetron_T_shaper.
Marked 10 switch rules as full_case in process $proc$src/scoredisplay.v:22$569 in module scoredisplay.
Marked 1 switch rules as full_case in process $proc$src/tetron_Sb.v:18$401 in module tetron_Sb_shaper.
Marked 1 switch rules as full_case in process $proc$src/tetron_Sa.v:18$395 in module tetron_Sa_shaper.
Removed a total of 1 dead cases.

26.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 26 redundant assignments.
Promoted 131 assignments to connections.

26.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1697'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1693'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1686'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1682'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1675'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1672'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1669'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1666'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1663'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1661'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1659'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1655'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1648'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1644'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1637'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1634'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1631'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1628'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1625'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1623'.
  Set init value: \Q = 1'0
Found init rule in `\top.$proc$src/top.v:25$1145'.
  Set init value: \resetn_gen = 4'0000

26.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1386$1694'.
Found async reset \R in `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1251$1683'.
Found async reset \S in `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1122$1673'.
Found async reset \R in `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1001$1667'.
Found async reset \S in `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:789$1656'.
Found async reset \R in `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:654$1645'.
Found async reset \S in `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:525$1635'.
Found async reset \R in `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:404$1629'.

26.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
Creating decoders for process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
     1/22: $0\buttdebounceR[25:0]
     2/22: $0\buttdebounceD[25:0]
     3/22: $0\buttdebounceT[25:0]
     4/22: $0\buttdebounceL[25:0]
     5/22: $0\state[7:0]
     6/22: $0\dropcool[5:0]
     7/22: $0\dropit[0:0]
     8/22: $0\process_decline[0:0]
     9/22: $0\process_steal[0:0]
    10/22: $0\postdecline_cool[0:0]
    11/22: $0\cooldown[5:0]
    12/22: $0\movement_available[0:0]
    13/22: $0\tetron_type[3:0]
    14/22: $0\keep_tetron_rotation[2:0]
    15/22: $0\keep_tetron_h[4:0]
    16/22: $0\keep_tetron_v[4:0]
    17/22: $0\tetron_h[4:0]
    18/22: $0\tetron_v[4:0]
    19/22: $0\volatile_blk_color[2:0]
    20/22: $0\movement_intent[0:0]
    21/22: $0\movement_request[0:0]
    22/22: $0\tetron_rotation[2:0]
Creating decoders for process `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1697'.
Creating decoders for process `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1386$1694'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1693'.
Creating decoders for process `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1328$1687'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1686'.
Creating decoders for process `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1251$1683'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1682'.
Creating decoders for process `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1193$1676'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1675'.
Creating decoders for process `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1122$1673'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1672'.
Creating decoders for process `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1072$1670'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1669'.
Creating decoders for process `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1001$1667'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1666'.
Creating decoders for process `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:951$1664'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1663'.
Creating decoders for process `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:906$1662'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1661'.
Creating decoders for process `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:868$1660'.
Creating decoders for process `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1659'.
Creating decoders for process `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:789$1656'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1655'.
Creating decoders for process `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:731$1649'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1648'.
Creating decoders for process `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:654$1645'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1644'.
Creating decoders for process `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:596$1638'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1637'.
Creating decoders for process `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:525$1635'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1634'.
Creating decoders for process `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:475$1632'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1631'.
Creating decoders for process `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:404$1629'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1628'.
Creating decoders for process `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:354$1626'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1625'.
Creating decoders for process `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:309$1624'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1623'.
Creating decoders for process `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:271$1622'.
Creating decoders for process `\blkmemory.$proc$src/blockmemory.v:101$1412'.
     1/17: $0\keep_concurrent_blks[4:0]
     2/17: $0\perq[3:0]
     3/17: $0\resetperiod_state[20:0]
     4/17: $0\resetperiod[0:0]
     5/17: $0\streak_iterator[2:0]
     6/17: $0\streak_cooldown[16:0]
     7/17: $0\stealstatus[3:0]
     8/17: $0\mm_colorsetter_value[2:0]
     9/17: $0\mm_colorsetter_commit[0:0]
    10/17: $0\mm_colosetter_y[5:0]
    11/17: $0\mm_colosetter_x[5:0]
    12/17: $0\proposed_memval[2:0]
    13/17: $0\cooldown[3:0]
    14/17: $0\movement_steal[0:0]
    15/17: $0\movement_commit[0:0]
    16/17: $0\movement_declined[0:0]
    17/17: $0\scorewire[15:0]
Creating decoders for process `\color_lut.$proc$src/color_lut.v:9$1391'.
     1/1: $1\color[11:0]
Creating decoders for process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
Creating decoders for process `\gmanager.$proc$src/gmanager.v:69$1159'.
     1/4: $2\pixstream[11:0]
     2/4: $2\ipixstream[11:0]
     3/4: $1\ipixstream[11:0]
     4/4: $1\pixstream[11:0]
Creating decoders for process `\top.$proc$src/top.v:25$1145'.
Creating decoders for process `\top.$proc$src/top.v:29$1140'.
Creating decoders for process `\tetron_I_shaper.$proc$src/tetron_I.v:18$1134'.
     1/8: $0\blk4_hoffset[4:0]
     2/8: $0\blk4_voffset[4:0]
     3/8: $0\blk3_hoffset[4:0]
     4/8: $0\blk3_voffset[4:0]
     5/8: $0\blk2_hoffset[4:0]
     6/8: $0\blk2_voffset[4:0]
     7/8: $0\blk1_hoffset[4:0]
     8/8: $0\blk1_voffset[4:0]
Creating decoders for process `\timer.$proc$src/timer.v:10$943'.
     1/2: $0\counter[24:0]
     2/2: $0\trigger[0:0]
Creating decoders for process `\VGAcore.$proc$src/vga_core.v:62$935'.
     1/9: $0\proposed_b[3:0]
     2/9: $0\proposed_g[3:0]
     3/9: $0\proposed_r[3:0]
     4/9: $0\hscan_pos[9:0]
     5/9: $0\v_drawing_pixels[0:0]
     6/9: $0\h_drawing_pixels[0:0]
     7/9: $0\vscan_pos[9:0]
     8/9: $0\vreadwire[9:0]
     9/9: $0\hreadwire[9:0]
Creating decoders for process `\memcell.$proc$src/meta_memcell.v:22$921'.
     1/1: $0\priv_mem[2:0]
Creating decoders for process `\shifter.$proc$src/shifter.v:24$820'.
Creating decoders for process `\tetron_La_shaper.$proc$src/tetron_La.v:18$756'.
     1/8: $0\blk4_hoffset[4:0]
     2/8: $0\blk4_voffset[4:0]
     3/8: $0\blk3_hoffset[4:0]
     4/8: $0\blk3_voffset[4:0]
     5/8: $0\blk2_hoffset[4:0]
     6/8: $0\blk2_voffset[4:0]
     7/8: $0\blk1_hoffset[4:0]
     8/8: $0\blk1_voffset[4:0]
Creating decoders for process `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:18$750'.
     1/8: $0\blk4_hoffset[4:0]
     2/8: $0\blk4_voffset[4:0]
     3/8: $0\blk3_hoffset[4:0]
     4/8: $0\blk3_voffset[4:0]
     5/8: $0\blk2_hoffset[4:0]
     6/8: $0\blk2_voffset[4:0]
     7/8: $0\blk1_hoffset[4:0]
     8/8: $0\blk1_voffset[4:0]
Creating decoders for process `\tetron_O_shaper.$proc$src/tetron_O.v:18$748'.
     1/8: $0\blk4_hoffset[4:0]
     2/8: $0\blk4_voffset[4:0]
     3/8: $0\blk3_hoffset[4:0]
     4/8: $0\blk3_voffset[4:0]
     5/8: $0\blk2_hoffset[4:0]
     6/8: $0\blk2_voffset[4:0]
     7/8: $0\blk1_hoffset[4:0]
     8/8: $0\blk1_voffset[4:0]
Creating decoders for process `\topbar_display.$proc$src/gamespeed_display.v:22$742'.
     1/2: $0\state[3:0]
     2/2: $0\gamespeed[23:0]
Creating decoders for process `\tetron_T_shaper.$proc$src/tetron_T.v:18$716'.
     1/8: $0\blk4_hoffset[4:0]
     2/8: $0\blk4_voffset[4:0]
     3/8: $0\blk3_hoffset[4:0]
     4/8: $0\blk3_voffset[4:0]
     5/8: $0\blk2_hoffset[4:0]
     6/8: $0\blk2_voffset[4:0]
     7/8: $0\blk1_hoffset[4:0]
     8/8: $0\blk1_voffset[4:0]
Creating decoders for process `\scoredisplay.$proc$src/scoredisplay.v:22$569'.
     1/17: $0\valused[7:0] [1]
     2/17: $0\valused[7:0] [0]
     3/17: $0\valused[7:0] [2]
     4/17: $0\valused[7:0] [3]
     5/17: $0\valused[7:0] [4]
     6/17: $0\valused[7:0] [5]
     7/17: $0\valused[7:0] [6]
     8/17: $0\valused[7:0] [7]
     9/17: $0\values[6][4:0]
    10/17: $0\values[5][4:0]
    11/17: $0\values[4][4:0]
    12/17: $0\values[3][4:0]
    13/17: $0\values[2][4:0]
    14/17: $0\values[1][4:0]
    15/17: $0\values[0][4:0]
    16/17: $0\dumpvar[20:0]
    17/17: $0\values[7][4:0]
Creating decoders for process `\tetron_Sb_shaper.$proc$src/tetron_Sb.v:18$401'.
     1/8: $0\blk4_hoffset[4:0]
     2/8: $0\blk4_voffset[4:0]
     3/8: $0\blk3_hoffset[4:0]
     4/8: $0\blk3_voffset[4:0]
     5/8: $0\blk2_hoffset[4:0]
     6/8: $0\blk2_voffset[4:0]
     7/8: $0\blk1_hoffset[4:0]
     8/8: $0\blk1_voffset[4:0]
Creating decoders for process `\tetron_Sa_shaper.$proc$src/tetron_Sa.v:18$395'.
     1/8: $0\blk4_hoffset[4:0]
     2/8: $0\blk4_voffset[4:0]
     3/8: $0\blk3_hoffset[4:0]
     4/8: $0\blk3_voffset[4:0]
     5/8: $0\blk2_hoffset[4:0]
     6/8: $0\blk2_voffset[4:0]
     7/8: $0\blk1_hoffset[4:0]
     8/8: $0\blk1_voffset[4:0]

26.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\cellstorage.\itetron_blk_h[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\itetron_blk_h[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\itetron_blk_h[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\itetron_blk_h[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\itetron_blk_v[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\itetron_blk_v[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\itetron_blk_v[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\itetron_blk_v[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\otetron_blk_h[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\otetron_blk_h[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\otetron_blk_h[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\otetron_blk_h[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\otetron_blk_v[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\otetron_blk_v[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\otetron_blk_v[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\otetron_blk_v[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\latetron_blk_h[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\latetron_blk_h[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\latetron_blk_h[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\latetron_blk_h[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\latetron_blk_v[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\latetron_blk_v[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\latetron_blk_v[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\latetron_blk_v[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\lbtetron_blk_h[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\lbtetron_blk_h[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\lbtetron_blk_h[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\lbtetron_blk_h[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\lbtetron_blk_v[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\lbtetron_blk_v[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\lbtetron_blk_v[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\lbtetron_blk_v[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\ttetron_blk_h[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\ttetron_blk_h[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\ttetron_blk_h[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\ttetron_blk_h[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\ttetron_blk_v[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\ttetron_blk_v[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\ttetron_blk_v[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\ttetron_blk_v[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\satetron_blk_h[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\satetron_blk_h[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\satetron_blk_h[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\satetron_blk_h[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\satetron_blk_v[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\satetron_blk_v[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\satetron_blk_v[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\satetron_blk_v[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\sbtetron_blk_h[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\sbtetron_blk_h[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\sbtetron_blk_h[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\sbtetron_blk_h[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\sbtetron_blk_v[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\sbtetron_blk_v[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\sbtetron_blk_v[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\cellstorage.\sbtetron_blk_v[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
No latch inferred for signal `\color_lut.\color' from process `\color_lut.$proc$src/color_lut.v:9$1391'.
No latch inferred for signal `\blknum_horizontal.\locators[0]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[1]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[2]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[3]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[4]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[5]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[6]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[7]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[8]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[9]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[10]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[11]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[12]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[13]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[14]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[15]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[16]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[17]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[18]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[19]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[20]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[21]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[22]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.
No latch inferred for signal `\blknum_horizontal.\locators[23]' from process `\blknum_horizontal.$proc$src/mod24.v:0$1241'.

26.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\cellstorage.\tetron_rotation' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3743' with positive edge clock.
Creating register for signal `\cellstorage.\state' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3744' with positive edge clock.
Creating register for signal `\cellstorage.\movement_request' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3745' with positive edge clock.
Creating register for signal `\cellstorage.\movement_intent' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3746' with positive edge clock.
Creating register for signal `\cellstorage.\volatile_blk_color' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3747' with positive edge clock.
Creating register for signal `\cellstorage.\tetron_v' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3748' with positive edge clock.
Creating register for signal `\cellstorage.\tetron_h' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3749' with positive edge clock.
Creating register for signal `\cellstorage.\keep_tetron_v' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3750' with positive edge clock.
Creating register for signal `\cellstorage.\keep_tetron_h' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3751' with positive edge clock.
Creating register for signal `\cellstorage.\keep_tetron_rotation' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3752' with positive edge clock.
Creating register for signal `\cellstorage.\tetron_type' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3753' with positive edge clock.
Creating register for signal `\cellstorage.\movement_available' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3754' with positive edge clock.
Creating register for signal `\cellstorage.\cooldown' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3755' with positive edge clock.
Creating register for signal `\cellstorage.\postdecline_cool' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3756' with positive edge clock.
Creating register for signal `\cellstorage.\process_steal' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3757' with positive edge clock.
Creating register for signal `\cellstorage.\buttdebounceL' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3758' with positive edge clock.
Creating register for signal `\cellstorage.\buttdebounceR' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3759' with positive edge clock.
Creating register for signal `\cellstorage.\buttdebounceT' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3760' with positive edge clock.
Creating register for signal `\cellstorage.\buttdebounceD' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3761' with positive edge clock.
Creating register for signal `\cellstorage.\process_decline' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3762' with positive edge clock.
Creating register for signal `\cellstorage.\dropit' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3763' with positive edge clock.
Creating register for signal `\cellstorage.\dropcool' using process `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
  created $dff cell `$procdff$3764' with positive edge clock.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1386$1694'.
  created $adff cell `$procdff$3765' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1328$1687'.
  created $dff cell `$procdff$3766' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1251$1683'.
  created $adff cell `$procdff$3767' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1193$1676'.
  created $dff cell `$procdff$3768' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1122$1673'.
  created $adff cell `$procdff$3769' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1072$1670'.
  created $dff cell `$procdff$3770' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1001$1667'.
  created $adff cell `$procdff$3771' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:951$1664'.
  created $dff cell `$procdff$3772' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:906$1662'.
  created $dff cell `$procdff$3773' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:868$1660'.
  created $dff cell `$procdff$3774' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:789$1656'.
  created $adff cell `$procdff$3775' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:731$1649'.
  created $dff cell `$procdff$3776' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:654$1645'.
  created $adff cell `$procdff$3777' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:596$1638'.
  created $dff cell `$procdff$3778' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:525$1635'.
  created $adff cell `$procdff$3779' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:475$1632'.
  created $dff cell `$procdff$3780' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:404$1629'.
  created $adff cell `$procdff$3781' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:354$1626'.
  created $dff cell `$procdff$3782' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:309$1624'.
  created $dff cell `$procdff$3783' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:271$1622'.
  created $dff cell `$procdff$3784' with positive edge clock.
Creating register for signal `\blkmemory.\scorewire' using process `\blkmemory.$proc$src/blockmemory.v:101$1412'.
  created $dff cell `$procdff$3785' with positive edge clock.
Creating register for signal `\blkmemory.\movement_declined' using process `\blkmemory.$proc$src/blockmemory.v:101$1412'.
  created $dff cell `$procdff$3786' with positive edge clock.
Creating register for signal `\blkmemory.\movement_commit' using process `\blkmemory.$proc$src/blockmemory.v:101$1412'.
  created $dff cell `$procdff$3787' with positive edge clock.
Creating register for signal `\blkmemory.\movement_steal' using process `\blkmemory.$proc$src/blockmemory.v:101$1412'.
  created $dff cell `$procdff$3788' with positive edge clock.
Creating register for signal `\blkmemory.\cooldown' using process `\blkmemory.$proc$src/blockmemory.v:101$1412'.
  created $dff cell `$procdff$3789' with positive edge clock.
Creating register for signal `\blkmemory.\proposed_memval' using process `\blkmemory.$proc$src/blockmemory.v:101$1412'.
  created $dff cell `$procdff$3790' with positive edge clock.
Creating register for signal `\blkmemory.\mm_colosetter_x' using process `\blkmemory.$proc$src/blockmemory.v:101$1412'.
  created $dff cell `$procdff$3791' with positive edge clock.
Creating register for signal `\blkmemory.\mm_colosetter_y' using process `\blkmemory.$proc$src/blockmemory.v:101$1412'.
  created $dff cell `$procdff$3792' with positive edge clock.
Creating register for signal `\blkmemory.\mm_colorsetter_commit' using process `\blkmemory.$proc$src/blockmemory.v:101$1412'.
  created $dff cell `$procdff$3793' with positive edge clock.
Creating register for signal `\blkmemory.\mm_colorsetter_value' using process `\blkmemory.$proc$src/blockmemory.v:101$1412'.
  created $dff cell `$procdff$3794' with positive edge clock.
Creating register for signal `\blkmemory.\stealstatus' using process `\blkmemory.$proc$src/blockmemory.v:101$1412'.
  created $dff cell `$procdff$3795' with positive edge clock.
Creating register for signal `\blkmemory.\streak_cooldown' using process `\blkmemory.$proc$src/blockmemory.v:101$1412'.
  created $dff cell `$procdff$3796' with positive edge clock.
Creating register for signal `\blkmemory.\streak_iterator' using process `\blkmemory.$proc$src/blockmemory.v:101$1412'.
  created $dff cell `$procdff$3797' with positive edge clock.
Creating register for signal `\blkmemory.\resetperiod' using process `\blkmemory.$proc$src/blockmemory.v:101$1412'.
  created $dff cell `$procdff$3798' with positive edge clock.
Creating register for signal `\blkmemory.\resetperiod_state' using process `\blkmemory.$proc$src/blockmemory.v:101$1412'.
  created $dff cell `$procdff$3799' with positive edge clock.
Creating register for signal `\blkmemory.\perq' using process `\blkmemory.$proc$src/blockmemory.v:101$1412'.
  created $dff cell `$procdff$3800' with positive edge clock.
Creating register for signal `\blkmemory.\keep_concurrent_blks' using process `\blkmemory.$proc$src/blockmemory.v:101$1412'.
  created $dff cell `$procdff$3801' with positive edge clock.
Creating register for signal `\gmanager.\pixstream' using process `\gmanager.$proc$src/gmanager.v:69$1159'.
  created $dff cell `$procdff$3802' with positive edge clock.
Creating register for signal `\gmanager.\ipixstream' using process `\gmanager.$proc$src/gmanager.v:69$1159'.
  created $dff cell `$procdff$3803' with positive edge clock.
Creating register for signal `\top.\reset' using process `\top.$proc$src/top.v:29$1140'.
  created $dff cell `$procdff$3804' with positive edge clock.
Creating register for signal `\top.\resetn_gen' using process `\top.$proc$src/top.v:29$1140'.
  created $dff cell `$procdff$3805' with positive edge clock.
Creating register for signal `\tetron_I_shaper.\blk1_voffset' using process `\tetron_I_shaper.$proc$src/tetron_I.v:18$1134'.
  created $dff cell `$procdff$3806' with positive edge clock.
Creating register for signal `\tetron_I_shaper.\blk1_hoffset' using process `\tetron_I_shaper.$proc$src/tetron_I.v:18$1134'.
  created $dff cell `$procdff$3807' with positive edge clock.
Creating register for signal `\tetron_I_shaper.\blk2_voffset' using process `\tetron_I_shaper.$proc$src/tetron_I.v:18$1134'.
  created $dff cell `$procdff$3808' with positive edge clock.
Creating register for signal `\tetron_I_shaper.\blk2_hoffset' using process `\tetron_I_shaper.$proc$src/tetron_I.v:18$1134'.
  created $dff cell `$procdff$3809' with positive edge clock.
Creating register for signal `\tetron_I_shaper.\blk3_voffset' using process `\tetron_I_shaper.$proc$src/tetron_I.v:18$1134'.
  created $dff cell `$procdff$3810' with positive edge clock.
Creating register for signal `\tetron_I_shaper.\blk3_hoffset' using process `\tetron_I_shaper.$proc$src/tetron_I.v:18$1134'.
  created $dff cell `$procdff$3811' with positive edge clock.
Creating register for signal `\tetron_I_shaper.\blk4_voffset' using process `\tetron_I_shaper.$proc$src/tetron_I.v:18$1134'.
  created $dff cell `$procdff$3812' with positive edge clock.
Creating register for signal `\tetron_I_shaper.\blk4_hoffset' using process `\tetron_I_shaper.$proc$src/tetron_I.v:18$1134'.
  created $dff cell `$procdff$3813' with positive edge clock.
Creating register for signal `\timer.\trigger' using process `\timer.$proc$src/timer.v:10$943'.
  created $dff cell `$procdff$3814' with positive edge clock.
Creating register for signal `\timer.\counter' using process `\timer.$proc$src/timer.v:10$943'.
  created $dff cell `$procdff$3815' with positive edge clock.
Creating register for signal `\VGAcore.\hreadwire' using process `\VGAcore.$proc$src/vga_core.v:62$935'.
  created $dff cell `$procdff$3816' with positive edge clock.
Creating register for signal `\VGAcore.\vreadwire' using process `\VGAcore.$proc$src/vga_core.v:62$935'.
  created $dff cell `$procdff$3817' with positive edge clock.
Creating register for signal `\VGAcore.\hscan_pos' using process `\VGAcore.$proc$src/vga_core.v:62$935'.
  created $dff cell `$procdff$3818' with positive edge clock.
Creating register for signal `\VGAcore.\vscan_pos' using process `\VGAcore.$proc$src/vga_core.v:62$935'.
  created $dff cell `$procdff$3819' with positive edge clock.
Creating register for signal `\VGAcore.\proposed_r' using process `\VGAcore.$proc$src/vga_core.v:62$935'.
  created $dff cell `$procdff$3820' with positive edge clock.
Creating register for signal `\VGAcore.\proposed_b' using process `\VGAcore.$proc$src/vga_core.v:62$935'.
  created $dff cell `$procdff$3821' with positive edge clock.
Creating register for signal `\VGAcore.\proposed_g' using process `\VGAcore.$proc$src/vga_core.v:62$935'.
  created $dff cell `$procdff$3822' with positive edge clock.
Creating register for signal `\VGAcore.\h_drawing_pixels' using process `\VGAcore.$proc$src/vga_core.v:62$935'.
  created $dff cell `$procdff$3823' with positive edge clock.
Creating register for signal `\VGAcore.\v_drawing_pixels' using process `\VGAcore.$proc$src/vga_core.v:62$935'.
  created $dff cell `$procdff$3824' with positive edge clock.
Creating register for signal `\memcell.\priv_mem' using process `\memcell.$proc$src/meta_memcell.v:22$921'.
  created $dff cell `$procdff$3825' with positive edge clock.
Creating register for signal `\shifter.\rowshift' using process `\shifter.$proc$src/shifter.v:24$820'.
  created $dff cell `$procdff$3826' with positive edge clock.
Creating register for signal `\tetron_La_shaper.\blk1_voffset' using process `\tetron_La_shaper.$proc$src/tetron_La.v:18$756'.
  created $dff cell `$procdff$3827' with positive edge clock.
Creating register for signal `\tetron_La_shaper.\blk1_hoffset' using process `\tetron_La_shaper.$proc$src/tetron_La.v:18$756'.
  created $dff cell `$procdff$3828' with positive edge clock.
Creating register for signal `\tetron_La_shaper.\blk2_voffset' using process `\tetron_La_shaper.$proc$src/tetron_La.v:18$756'.
  created $dff cell `$procdff$3829' with positive edge clock.
Creating register for signal `\tetron_La_shaper.\blk2_hoffset' using process `\tetron_La_shaper.$proc$src/tetron_La.v:18$756'.
  created $dff cell `$procdff$3830' with positive edge clock.
Creating register for signal `\tetron_La_shaper.\blk3_voffset' using process `\tetron_La_shaper.$proc$src/tetron_La.v:18$756'.
  created $dff cell `$procdff$3831' with positive edge clock.
Creating register for signal `\tetron_La_shaper.\blk3_hoffset' using process `\tetron_La_shaper.$proc$src/tetron_La.v:18$756'.
  created $dff cell `$procdff$3832' with positive edge clock.
Creating register for signal `\tetron_La_shaper.\blk4_voffset' using process `\tetron_La_shaper.$proc$src/tetron_La.v:18$756'.
  created $dff cell `$procdff$3833' with positive edge clock.
Creating register for signal `\tetron_La_shaper.\blk4_hoffset' using process `\tetron_La_shaper.$proc$src/tetron_La.v:18$756'.
  created $dff cell `$procdff$3834' with positive edge clock.
Creating register for signal `\tetron_Lb_shaper.\blk1_voffset' using process `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:18$750'.
  created $dff cell `$procdff$3835' with positive edge clock.
Creating register for signal `\tetron_Lb_shaper.\blk1_hoffset' using process `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:18$750'.
  created $dff cell `$procdff$3836' with positive edge clock.
Creating register for signal `\tetron_Lb_shaper.\blk2_voffset' using process `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:18$750'.
  created $dff cell `$procdff$3837' with positive edge clock.
Creating register for signal `\tetron_Lb_shaper.\blk2_hoffset' using process `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:18$750'.
  created $dff cell `$procdff$3838' with positive edge clock.
Creating register for signal `\tetron_Lb_shaper.\blk3_voffset' using process `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:18$750'.
  created $dff cell `$procdff$3839' with positive edge clock.
Creating register for signal `\tetron_Lb_shaper.\blk3_hoffset' using process `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:18$750'.
  created $dff cell `$procdff$3840' with positive edge clock.
Creating register for signal `\tetron_Lb_shaper.\blk4_voffset' using process `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:18$750'.
  created $dff cell `$procdff$3841' with positive edge clock.
Creating register for signal `\tetron_Lb_shaper.\blk4_hoffset' using process `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:18$750'.
  created $dff cell `$procdff$3842' with positive edge clock.
Creating register for signal `\tetron_O_shaper.\blk1_voffset' using process `\tetron_O_shaper.$proc$src/tetron_O.v:18$748'.
  created $dff cell `$procdff$3843' with positive edge clock.
Creating register for signal `\tetron_O_shaper.\blk1_hoffset' using process `\tetron_O_shaper.$proc$src/tetron_O.v:18$748'.
  created $dff cell `$procdff$3844' with positive edge clock.
Creating register for signal `\tetron_O_shaper.\blk2_voffset' using process `\tetron_O_shaper.$proc$src/tetron_O.v:18$748'.
  created $dff cell `$procdff$3845' with positive edge clock.
Creating register for signal `\tetron_O_shaper.\blk2_hoffset' using process `\tetron_O_shaper.$proc$src/tetron_O.v:18$748'.
  created $dff cell `$procdff$3846' with positive edge clock.
Creating register for signal `\tetron_O_shaper.\blk3_voffset' using process `\tetron_O_shaper.$proc$src/tetron_O.v:18$748'.
  created $dff cell `$procdff$3847' with positive edge clock.
Creating register for signal `\tetron_O_shaper.\blk3_hoffset' using process `\tetron_O_shaper.$proc$src/tetron_O.v:18$748'.
  created $dff cell `$procdff$3848' with positive edge clock.
Creating register for signal `\tetron_O_shaper.\blk4_voffset' using process `\tetron_O_shaper.$proc$src/tetron_O.v:18$748'.
  created $dff cell `$procdff$3849' with positive edge clock.
Creating register for signal `\tetron_O_shaper.\blk4_hoffset' using process `\tetron_O_shaper.$proc$src/tetron_O.v:18$748'.
  created $dff cell `$procdff$3850' with positive edge clock.
Creating register for signal `\topbar_display.\gamespeed' using process `\topbar_display.$proc$src/gamespeed_display.v:22$742'.
  created $dff cell `$procdff$3851' with positive edge clock.
Creating register for signal `\topbar_display.\state' using process `\topbar_display.$proc$src/gamespeed_display.v:22$742'.
  created $dff cell `$procdff$3852' with positive edge clock.
Creating register for signal `\tetron_T_shaper.\blk1_voffset' using process `\tetron_T_shaper.$proc$src/tetron_T.v:18$716'.
  created $dff cell `$procdff$3853' with positive edge clock.
Creating register for signal `\tetron_T_shaper.\blk1_hoffset' using process `\tetron_T_shaper.$proc$src/tetron_T.v:18$716'.
  created $dff cell `$procdff$3854' with positive edge clock.
Creating register for signal `\tetron_T_shaper.\blk2_voffset' using process `\tetron_T_shaper.$proc$src/tetron_T.v:18$716'.
  created $dff cell `$procdff$3855' with positive edge clock.
Creating register for signal `\tetron_T_shaper.\blk2_hoffset' using process `\tetron_T_shaper.$proc$src/tetron_T.v:18$716'.
  created $dff cell `$procdff$3856' with positive edge clock.
Creating register for signal `\tetron_T_shaper.\blk3_voffset' using process `\tetron_T_shaper.$proc$src/tetron_T.v:18$716'.
  created $dff cell `$procdff$3857' with positive edge clock.
Creating register for signal `\tetron_T_shaper.\blk3_hoffset' using process `\tetron_T_shaper.$proc$src/tetron_T.v:18$716'.
  created $dff cell `$procdff$3858' with positive edge clock.
Creating register for signal `\tetron_T_shaper.\blk4_voffset' using process `\tetron_T_shaper.$proc$src/tetron_T.v:18$716'.
  created $dff cell `$procdff$3859' with positive edge clock.
Creating register for signal `\tetron_T_shaper.\blk4_hoffset' using process `\tetron_T_shaper.$proc$src/tetron_T.v:18$716'.
  created $dff cell `$procdff$3860' with positive edge clock.
Creating register for signal `\scoredisplay.\valused' using process `\scoredisplay.$proc$src/scoredisplay.v:22$569'.
  created $dff cell `$procdff$3861' with positive edge clock.
Creating register for signal `\scoredisplay.\dumpvar' using process `\scoredisplay.$proc$src/scoredisplay.v:22$569'.
  created $dff cell `$procdff$3862' with positive edge clock.
Creating register for signal `\scoredisplay.\values[0]' using process `\scoredisplay.$proc$src/scoredisplay.v:22$569'.
  created $dff cell `$procdff$3863' with positive edge clock.
Creating register for signal `\scoredisplay.\values[1]' using process `\scoredisplay.$proc$src/scoredisplay.v:22$569'.
  created $dff cell `$procdff$3864' with positive edge clock.
Creating register for signal `\scoredisplay.\values[2]' using process `\scoredisplay.$proc$src/scoredisplay.v:22$569'.
  created $dff cell `$procdff$3865' with positive edge clock.
Creating register for signal `\scoredisplay.\values[3]' using process `\scoredisplay.$proc$src/scoredisplay.v:22$569'.
  created $dff cell `$procdff$3866' with positive edge clock.
Creating register for signal `\scoredisplay.\values[4]' using process `\scoredisplay.$proc$src/scoredisplay.v:22$569'.
  created $dff cell `$procdff$3867' with positive edge clock.
Creating register for signal `\scoredisplay.\values[5]' using process `\scoredisplay.$proc$src/scoredisplay.v:22$569'.
  created $dff cell `$procdff$3868' with positive edge clock.
Creating register for signal `\scoredisplay.\values[6]' using process `\scoredisplay.$proc$src/scoredisplay.v:22$569'.
  created $dff cell `$procdff$3869' with positive edge clock.
Creating register for signal `\scoredisplay.\values[7]' using process `\scoredisplay.$proc$src/scoredisplay.v:22$569'.
  created $dff cell `$procdff$3870' with positive edge clock.
Creating register for signal `\tetron_Sb_shaper.\blk1_voffset' using process `\tetron_Sb_shaper.$proc$src/tetron_Sb.v:18$401'.
  created $dff cell `$procdff$3871' with positive edge clock.
Creating register for signal `\tetron_Sb_shaper.\blk1_hoffset' using process `\tetron_Sb_shaper.$proc$src/tetron_Sb.v:18$401'.
  created $dff cell `$procdff$3872' with positive edge clock.
Creating register for signal `\tetron_Sb_shaper.\blk2_voffset' using process `\tetron_Sb_shaper.$proc$src/tetron_Sb.v:18$401'.
  created $dff cell `$procdff$3873' with positive edge clock.
Creating register for signal `\tetron_Sb_shaper.\blk2_hoffset' using process `\tetron_Sb_shaper.$proc$src/tetron_Sb.v:18$401'.
  created $dff cell `$procdff$3874' with positive edge clock.
Creating register for signal `\tetron_Sb_shaper.\blk3_voffset' using process `\tetron_Sb_shaper.$proc$src/tetron_Sb.v:18$401'.
  created $dff cell `$procdff$3875' with positive edge clock.
Creating register for signal `\tetron_Sb_shaper.\blk3_hoffset' using process `\tetron_Sb_shaper.$proc$src/tetron_Sb.v:18$401'.
  created $dff cell `$procdff$3876' with positive edge clock.
Creating register for signal `\tetron_Sb_shaper.\blk4_voffset' using process `\tetron_Sb_shaper.$proc$src/tetron_Sb.v:18$401'.
  created $dff cell `$procdff$3877' with positive edge clock.
Creating register for signal `\tetron_Sb_shaper.\blk4_hoffset' using process `\tetron_Sb_shaper.$proc$src/tetron_Sb.v:18$401'.
  created $dff cell `$procdff$3878' with positive edge clock.
Creating register for signal `\tetron_Sa_shaper.\blk1_voffset' using process `\tetron_Sa_shaper.$proc$src/tetron_Sa.v:18$395'.
  created $dff cell `$procdff$3879' with positive edge clock.
Creating register for signal `\tetron_Sa_shaper.\blk1_hoffset' using process `\tetron_Sa_shaper.$proc$src/tetron_Sa.v:18$395'.
  created $dff cell `$procdff$3880' with positive edge clock.
Creating register for signal `\tetron_Sa_shaper.\blk2_voffset' using process `\tetron_Sa_shaper.$proc$src/tetron_Sa.v:18$395'.
  created $dff cell `$procdff$3881' with positive edge clock.
Creating register for signal `\tetron_Sa_shaper.\blk2_hoffset' using process `\tetron_Sa_shaper.$proc$src/tetron_Sa.v:18$395'.
  created $dff cell `$procdff$3882' with positive edge clock.
Creating register for signal `\tetron_Sa_shaper.\blk3_voffset' using process `\tetron_Sa_shaper.$proc$src/tetron_Sa.v:18$395'.
  created $dff cell `$procdff$3883' with positive edge clock.
Creating register for signal `\tetron_Sa_shaper.\blk3_hoffset' using process `\tetron_Sa_shaper.$proc$src/tetron_Sa.v:18$395'.
  created $dff cell `$procdff$3884' with positive edge clock.
Creating register for signal `\tetron_Sa_shaper.\blk4_voffset' using process `\tetron_Sa_shaper.$proc$src/tetron_Sa.v:18$395'.
  created $dff cell `$procdff$3885' with positive edge clock.
Creating register for signal `\tetron_Sa_shaper.\blk4_hoffset' using process `\tetron_Sa_shaper.$proc$src/tetron_Sa.v:18$395'.
  created $dff cell `$procdff$3886' with positive edge clock.

26.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

26.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `cellstorage.$proc$src/volatile_cell_storage.v:0$2029'.
Found and cleaned up 16 empty switches in `\cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
Removing empty process `cellstorage.$proc$src/volatile_cell_storage.v:152$1953'.
Removing empty process `SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1697'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1386$1694'.
Removing empty process `SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1386$1694'.
Removing empty process `SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1693'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1328$1687'.
Removing empty process `SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1328$1687'.
Removing empty process `SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1686'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1251$1683'.
Removing empty process `SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1251$1683'.
Removing empty process `SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1682'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1193$1676'.
Removing empty process `SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1193$1676'.
Removing empty process `SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1675'.
Removing empty process `SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1122$1673'.
Removing empty process `SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1672'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1072$1670'.
Removing empty process `SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1072$1670'.
Removing empty process `SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1669'.
Removing empty process `SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1001$1667'.
Removing empty process `SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1666'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:951$1664'.
Removing empty process `SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:951$1664'.
Removing empty process `SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1663'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:906$1662'.
Removing empty process `SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:906$1662'.
Removing empty process `SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1661'.
Removing empty process `SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:868$1660'.
Removing empty process `SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1659'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:789$1656'.
Removing empty process `SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:789$1656'.
Removing empty process `SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1655'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:731$1649'.
Removing empty process `SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:731$1649'.
Removing empty process `SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1648'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:654$1645'.
Removing empty process `SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:654$1645'.
Removing empty process `SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1644'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:596$1638'.
Removing empty process `SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:596$1638'.
Removing empty process `SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1637'.
Removing empty process `SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:525$1635'.
Removing empty process `SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1634'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:475$1632'.
Removing empty process `SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:475$1632'.
Removing empty process `SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1631'.
Removing empty process `SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:404$1629'.
Removing empty process `SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1628'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:354$1626'.
Removing empty process `SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:354$1626'.
Removing empty process `SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1625'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:309$1624'.
Removing empty process `SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:309$1624'.
Removing empty process `SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1623'.
Removing empty process `SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:271$1622'.
Found and cleaned up 25 empty switches in `\blkmemory.$proc$src/blockmemory.v:101$1412'.
Removing empty process `blkmemory.$proc$src/blockmemory.v:101$1412'.
Found and cleaned up 1 empty switch in `\color_lut.$proc$src/color_lut.v:9$1391'.
Removing empty process `color_lut.$proc$src/color_lut.v:9$1391'.
Removing empty process `blknum_horizontal.$proc$src/mod24.v:0$1241'.
Found and cleaned up 3 empty switches in `\gmanager.$proc$src/gmanager.v:69$1159'.
Removing empty process `gmanager.$proc$src/gmanager.v:69$1159'.
Removing empty process `top.$proc$src/top.v:25$1145'.
Removing empty process `top.$proc$src/top.v:29$1140'.
Found and cleaned up 5 empty switches in `\tetron_I_shaper.$proc$src/tetron_I.v:18$1134'.
Removing empty process `tetron_I_shaper.$proc$src/tetron_I.v:18$1134'.
Found and cleaned up 2 empty switches in `\timer.$proc$src/timer.v:10$943'.
Removing empty process `timer.$proc$src/timer.v:10$943'.
Found and cleaned up 3 empty switches in `\VGAcore.$proc$src/vga_core.v:62$935'.
Removing empty process `VGAcore.$proc$src/vga_core.v:62$935'.
Found and cleaned up 3 empty switches in `\memcell.$proc$src/meta_memcell.v:22$921'.
Removing empty process `memcell.$proc$src/meta_memcell.v:22$921'.
Removing empty process `shifter.$proc$src/shifter.v:24$820'.
Found and cleaned up 5 empty switches in `\tetron_La_shaper.$proc$src/tetron_La.v:18$756'.
Removing empty process `tetron_La_shaper.$proc$src/tetron_La.v:18$756'.
Found and cleaned up 5 empty switches in `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:18$750'.
Removing empty process `tetron_Lb_shaper.$proc$src/tetron_Lb.v:18$750'.
Found and cleaned up 1 empty switch in `\tetron_O_shaper.$proc$src/tetron_O.v:18$748'.
Removing empty process `tetron_O_shaper.$proc$src/tetron_O.v:18$748'.
Found and cleaned up 3 empty switches in `\topbar_display.$proc$src/gamespeed_display.v:22$742'.
Removing empty process `topbar_display.$proc$src/gamespeed_display.v:22$742'.
Found and cleaned up 5 empty switches in `\tetron_T_shaper.$proc$src/tetron_T.v:18$716'.
Removing empty process `tetron_T_shaper.$proc$src/tetron_T.v:18$716'.
Found and cleaned up 11 empty switches in `\scoredisplay.$proc$src/scoredisplay.v:22$569'.
Removing empty process `scoredisplay.$proc$src/scoredisplay.v:22$569'.
Found and cleaned up 5 empty switches in `\tetron_Sb_shaper.$proc$src/tetron_Sb.v:18$401'.
Removing empty process `tetron_Sb_shaper.$proc$src/tetron_Sb.v:18$401'.
Found and cleaned up 5 empty switches in `\tetron_Sa_shaper.$proc$src/tetron_Sa.v:18$395'.
Removing empty process `tetron_Sa_shaper.$proc$src/tetron_Sa.v:18$395'.
Cleaned up 116 empty switches.

26.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module cellstorage.
<suppressed ~29 debug messages>
Optimizing module blkmemory.
<suppressed ~25 debug messages>
Optimizing module color_lut.
<suppressed ~1 debug messages>
Optimizing module blkoffset_horizontal.
Optimizing module offsetmap.
<suppressed ~1 debug messages>
Optimizing module blknum_horizontal.
<suppressed ~1 debug messages>
Optimizing module shader.
<suppressed ~1 debug messages>
Optimizing module gmanager.
<suppressed ~5 debug messages>
Optimizing module top.
Optimizing module tetron_I_shaper.
<suppressed ~9 debug messages>
Optimizing module vga_pll.
Optimizing module timer.
<suppressed ~2 debug messages>
Optimizing module VGAcore.
<suppressed ~9 debug messages>
Optimizing module memcell.
<suppressed ~2 debug messages>
Optimizing module memcell_row.
<suppressed ~14 debug messages>
Optimizing module shifter.
<suppressed ~23 debug messages>
Optimizing module tetron_La_shaper.
<suppressed ~9 debug messages>
Optimizing module tetron_Lb_shaper.
<suppressed ~9 debug messages>
Optimizing module tetron_O_shaper.
<suppressed ~4 debug messages>
Optimizing module topbar_display.
<suppressed ~6 debug messages>
Optimizing module tetron_T_shaper.
<suppressed ~9 debug messages>
Optimizing module screen_manager.
Optimizing module scoredisplay.
<suppressed ~25 debug messages>
Optimizing module score_digit.
<suppressed ~6 debug messages>
Optimizing module tetron_Sb_shaper.
<suppressed ~9 debug messages>
Optimizing module tetron_Sa_shaper.
<suppressed ~9 debug messages>
Optimizing module memory.
<suppressed ~48 debug messages>

26.4. Executing FLATTEN pass (flatten design).
Deleting now unused module cellstorage.
Deleting now unused module blkmemory.
Deleting now unused module color_lut.
Deleting now unused module blkoffset_horizontal.
Deleting now unused module offsetmap.
Deleting now unused module blknum_horizontal.
Deleting now unused module shader.
Deleting now unused module gmanager.
Deleting now unused module tetron_I_shaper.
Deleting now unused module vga_pll.
Deleting now unused module timer.
Deleting now unused module VGAcore.
Deleting now unused module memcell.
Deleting now unused module memcell_row.
Deleting now unused module shifter.
Deleting now unused module tetron_La_shaper.
Deleting now unused module tetron_Lb_shaper.
Deleting now unused module tetron_O_shaper.
Deleting now unused module topbar_display.
Deleting now unused module tetron_T_shaper.
Deleting now unused module screen_manager.
Deleting now unused module scoredisplay.
Deleting now unused module score_digit.
Deleting now unused module tetron_Sb_shaper.
Deleting now unused module tetron_Sa_shaper.
Deleting now unused module memory.
<suppressed ~64 debug messages>

26.5. Executing TRIBUF pass.

26.6. Executing DEMINOUT pass (demote inout ports to input or output).

26.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~74 debug messages>

26.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 281 unused cells and 3524 unused wires.
<suppressed ~322 debug messages>

26.9. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: Wire top.\memory.mem.rowfull_stat [21] is used but has no driver.
Warning: Wire top.\memory.mem.rowfull_stat [22] is used but has no driver.
Found and reported 2 problems.

26.10. Executing OPT pass (performing simple optimizations).

26.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

26.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3615 debug messages>
Removed a total of 1205 cells.

26.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\memory.$procmux$2423: \memory.resetperiod -> 1'0
      Replacing known input bits on port A of cell $flatten\memory.$procmux$2421: \memory.resetperiod -> 1'1
      Replacing known input bits on port B of cell $flatten\vcell.$procmux$2089: \vcell.dropit -> 1'1
      Replacing known input bits on port A of cell $flatten\vcell.$procmux$2086: \vcell.dropit -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\game_manager.$procmux$2755.
    dead port 2/2 on $mux $flatten\game_manager.$procmux$2758.
    dead port 2/2 on $mux $flatten\game_manager.$procmux$2764.
Removed 3 multiplexer ports.
<suppressed ~881 debug messages>

26.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

26.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

26.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\vcell.\oshaper.$procdff$3843 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\vcell.\oshaper.$procdff$3843 ($dff) from module top.
Setting constant 0-bit at position 2 on $flatten\vcell.\oshaper.$procdff$3843 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\vcell.\oshaper.$procdff$3843 ($dff) from module top.
Setting constant 0-bit at position 4 on $flatten\vcell.\oshaper.$procdff$3843 ($dff) from module top.

26.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1211 unused wires.
<suppressed ~3 debug messages>

26.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

26.10.9. Rerunning OPT passes. (Maybe there is more to do..)

26.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~878 debug messages>

26.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

26.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.10.13. Executing OPT_DFF pass (perform DFF optimizations).

26.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

26.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

26.10.16. Rerunning OPT passes. (Maybe there is more to do..)

26.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~878 debug messages>

26.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

26.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.10.20. Executing OPT_DFF pass (perform DFF optimizations).

26.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

26.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

26.10.23. Finished OPT passes. (There is nothing left to do.)

26.11. Executing FSM pass (extract and optimize FSM).

26.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.game_manager.ipixstream as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.memory.scorewire as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.memory.stealstatus.
Found FSM state register top.memory.streak_iterator.
Not marking top.vcell.ishaper.blk1_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.ishaper.blk1_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.ishaper.blk2_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.ishaper.blk2_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.ishaper.blk3_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.ishaper.blk3_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.ishaper.blk4_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.ishaper.blk4_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lashaper.blk1_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lashaper.blk1_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lashaper.blk2_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lashaper.blk2_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lashaper.blk3_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lashaper.blk3_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lashaper.blk4_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lashaper.blk4_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lbshaper.blk1_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lbshaper.blk1_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lbshaper.blk2_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lbshaper.blk2_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lbshaper.blk3_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lbshaper.blk3_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lbshaper.blk4_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lbshaper.blk4_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.oshaper.blk2_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.sashaper.blk1_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.sashaper.blk1_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.sashaper.blk2_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.sashaper.blk2_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.sashaper.blk3_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.sashaper.blk3_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.sashaper.blk4_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.sashaper.blk4_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.sbshaper.blk1_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.sbshaper.blk1_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.sbshaper.blk2_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.sbshaper.blk2_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.sbshaper.blk3_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.sbshaper.blk3_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.sbshaper.blk4_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.sbshaper.blk4_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.tshaper.blk1_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.tshaper.blk1_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.tshaper.blk2_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.tshaper.blk2_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.tshaper.blk3_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.tshaper.blk3_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.tshaper.blk4_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.tshaper.blk4_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.

26.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\memory.stealstatus' from module `\top'.
  found $dff cell for state register: $flatten\memory.$procdff$3795
  root of input selection tree: $flatten\memory.$0\stealstatus[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \reset
  found state code: 4'0000
  found ctrl input: \memory.resetperiod
  found ctrl input: $flatten\memory.$gt$src/blockmemory.v:184$1440_Y
  found ctrl input: $flatten\memory.$and$src/blockmemory.v:142$1428_Y
  found ctrl input: $flatten\memory.$and$src/blockmemory.v:166$1434_Y
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:166$1433_Y
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:185$1441_Y
  found ctrl input: $flatten\memory.$procmux$2499_CMP
  found ctrl input: \vcell.movement_intent
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:229$1452_Y
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:224$1451_Y
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:216$1449_Y
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:208$1447_Y
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:200$1445_Y
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:192$1443_Y
  found state code: 4'0001
  found state code: 4'0010
  found state code: 4'0011
  found state code: 4'0100
  found state code: 4'0101
  found state code: 4'0110
  found ctrl output: $flatten\memory.$eq$src/blockmemory.v:229$1452_Y
  found ctrl output: $flatten\memory.$eq$src/blockmemory.v:224$1451_Y
  found ctrl output: $flatten\memory.$eq$src/blockmemory.v:216$1449_Y
  found ctrl output: $flatten\memory.$eq$src/blockmemory.v:208$1447_Y
  found ctrl output: $flatten\memory.$eq$src/blockmemory.v:200$1445_Y
  found ctrl output: $flatten\memory.$eq$src/blockmemory.v:192$1443_Y
  ctrl inputs: { \vcell.movement_intent \memory.resetperiod $flatten\memory.$and$src/blockmemory.v:142$1428_Y $flatten\memory.$eq$src/blockmemory.v:166$1433_Y $flatten\memory.$and$src/blockmemory.v:166$1434_Y $flatten\memory.$gt$src/blockmemory.v:184$1440_Y $flatten\memory.$eq$src/blockmemory.v:185$1441_Y $flatten\memory.$procmux$2499_CMP \reset }
  ctrl outputs: { $flatten\memory.$0\stealstatus[3:0] $flatten\memory.$eq$src/blockmemory.v:192$1443_Y $flatten\memory.$eq$src/blockmemory.v:200$1445_Y $flatten\memory.$eq$src/blockmemory.v:208$1447_Y $flatten\memory.$eq$src/blockmemory.v:216$1449_Y $flatten\memory.$eq$src/blockmemory.v:224$1451_Y $flatten\memory.$eq$src/blockmemory.v:229$1452_Y }
  transition:     4'0000 9'--------0 ->     4'0000 10'0000100000
  transition:     4'0000 9'-00000--1 ->     4'0000 10'0000100000
  transition:     4'0000 9'-00100--1 ->     4'0000 10'0000100000
  transition:     4'0000 9'-00-10--1 ->     4'0000 10'0000100000
  transition:     4'0000 9'-01--0--1 ->     4'0000 10'0000100000
  transition:     4'0000 9'-000010-1 ->     4'0000 10'0000100000
  transition:     4'0000 9'-001010-1 ->     4'0000 10'0000100000
  transition:     4'0000 9'-00-110-1 ->     4'0000 10'0000100000
  transition:     4'0000 9'-01--10-1 ->     4'0000 10'0000100000
  transition:     4'0000 9'-00001101 ->     4'0000 10'0000100000
  transition:     4'0000 9'-00101101 ->     4'0000 10'0000100000
  transition:     4'0000 9'-00-11101 ->     4'0000 10'0000100000
  transition:     4'0000 9'-01--1101 ->     4'0000 10'0000100000
  transition:     4'0000 9'00---1111 ->     4'0001 10'0001100000
  transition:     4'0000 9'100001111 ->     4'0000 10'0000100000
  transition:     4'0000 9'100101111 ->     4'0000 10'0000100000
  transition:     4'0000 9'100-11111 ->     4'0000 10'0000100000
  transition:     4'0000 9'101--1111 ->     4'0000 10'0000100000
  transition:     4'0000 9'-1------1 ->     4'0000 10'0000100000
  transition:     4'0100 9'--------0 ->     4'0000 10'0000000010
  transition:     4'0100 9'-00000--1 ->     4'0100 10'0100000010
  transition:     4'0100 9'-00100--1 ->     4'0000 10'0000000010
  transition:     4'0100 9'-00-10--1 ->     4'0100 10'0100000010
  transition:     4'0100 9'-01--0--1 ->     4'0100 10'0100000010
  transition:     4'0100 9'-000010-1 ->     4'0100 10'0100000010
  transition:     4'0100 9'-001010-1 ->     4'0000 10'0000000010
  transition:     4'0100 9'-00-110-1 ->     4'0100 10'0100000010
  transition:     4'0100 9'-01--10-1 ->     4'0100 10'0100000010
  transition:     4'0100 9'-00001101 ->     4'0100 10'0100000010
  transition:     4'0100 9'-00101101 ->     4'0000 10'0000000010
  transition:     4'0100 9'-00-11101 ->     4'0100 10'0100000010
  transition:     4'0100 9'-01--1101 ->     4'0100 10'0100000010
  transition:     4'0100 9'00---1111 ->     4'0101 10'0101000010
  transition:     4'0100 9'100001111 ->     4'0100 10'0100000010
  transition:     4'0100 9'100101111 ->     4'0000 10'0000000010
  transition:     4'0100 9'100-11111 ->     4'0100 10'0100000010
  transition:     4'0100 9'101--1111 ->     4'0100 10'0100000010
  transition:     4'0100 9'-1------1 ->     4'0100 10'0100000010
  transition:     4'0010 9'--------0 ->     4'0000 10'0000001000
  transition:     4'0010 9'-00000--1 ->     4'0010 10'0010001000
  transition:     4'0010 9'-00100--1 ->     4'0000 10'0000001000
  transition:     4'0010 9'-00-10--1 ->     4'0010 10'0010001000
  transition:     4'0010 9'-01--0--1 ->     4'0010 10'0010001000
  transition:     4'0010 9'-000010-1 ->     4'0010 10'0010001000
  transition:     4'0010 9'-001010-1 ->     4'0000 10'0000001000
  transition:     4'0010 9'-00-110-1 ->     4'0010 10'0010001000
  transition:     4'0010 9'-01--10-1 ->     4'0010 10'0010001000
  transition:     4'0010 9'-00001101 ->     4'0010 10'0010001000
  transition:     4'0010 9'-00101101 ->     4'0000 10'0000001000
  transition:     4'0010 9'-00-11101 ->     4'0010 10'0010001000
  transition:     4'0010 9'-01--1101 ->     4'0010 10'0010001000
  transition:     4'0010 9'00---1111 ->     4'0011 10'0011001000
  transition:     4'0010 9'100001111 ->     4'0010 10'0010001000
  transition:     4'0010 9'100101111 ->     4'0000 10'0000001000
  transition:     4'0010 9'100-11111 ->     4'0010 10'0010001000
  transition:     4'0010 9'101--1111 ->     4'0010 10'0010001000
  transition:     4'0010 9'-1------1 ->     4'0010 10'0010001000
  transition:     4'0110 9'--------0 ->     4'0000 10'0000000000
  transition:     4'0110 9'-00000--1 ->     4'0110 10'0110000000
  transition:     4'0110 9'-00100--1 ->     4'0000 10'0000000000
  transition:     4'0110 9'-00-10--1 ->     4'0110 10'0110000000
  transition:     4'0110 9'-01--0--1 ->     4'0110 10'0110000000
  transition:     4'0110 9'-000010-1 ->     4'0110 10'0110000000
  transition:     4'0110 9'-001010-1 ->     4'0000 10'0000000000
  transition:     4'0110 9'-00-110-1 ->     4'0110 10'0110000000
  transition:     4'0110 9'-01--10-1 ->     4'0110 10'0110000000
  transition:     4'0110 9'-00001101 ->     4'0110 10'0110000000
  transition:     4'0110 9'-00101101 ->     4'0000 10'0000000000
  transition:     4'0110 9'-00-11101 ->     4'0110 10'0110000000
  transition:     4'0110 9'-01--1101 ->     4'0110 10'0110000000
  transition:     4'0110 9'000001111 ->     4'0110 10'0110000000
  transition:     4'0110 9'000101111 ->     4'0000 10'0000000000
  transition:     4'0110 9'000-11111 ->     4'0110 10'0110000000
  transition:     4'0110 9'001--1111 ->     4'0110 10'0110000000
  transition:     4'0110 9'100001111 ->     4'0110 10'0110000000
  transition:     4'0110 9'100101111 ->     4'0000 10'0000000000
  transition:     4'0110 9'100-11111 ->     4'0110 10'0110000000
  transition:     4'0110 9'101--1111 ->     4'0110 10'0110000000
  transition:     4'0110 9'-1------1 ->     4'0110 10'0110000000
  transition:     4'0001 9'--------0 ->     4'0000 10'0000010000
  transition:     4'0001 9'-00000--1 ->     4'0001 10'0001010000
  transition:     4'0001 9'-00100--1 ->     4'0000 10'0000010000
  transition:     4'0001 9'-00-10--1 ->     4'0001 10'0001010000
  transition:     4'0001 9'-01--0--1 ->     4'0001 10'0001010000
  transition:     4'0001 9'-000010-1 ->     4'0001 10'0001010000
  transition:     4'0001 9'-001010-1 ->     4'0000 10'0000010000
  transition:     4'0001 9'-00-110-1 ->     4'0001 10'0001010000
  transition:     4'0001 9'-01--10-1 ->     4'0001 10'0001010000
  transition:     4'0001 9'-00001101 ->     4'0001 10'0001010000
  transition:     4'0001 9'-00101101 ->     4'0000 10'0000010000
  transition:     4'0001 9'-00-11101 ->     4'0001 10'0001010000
  transition:     4'0001 9'-01--1101 ->     4'0001 10'0001010000
  transition:     4'0001 9'00---1111 ->     4'0010 10'0010010000
  transition:     4'0001 9'100001111 ->     4'0001 10'0001010000
  transition:     4'0001 9'100101111 ->     4'0000 10'0000010000
  transition:     4'0001 9'100-11111 ->     4'0001 10'0001010000
  transition:     4'0001 9'101--1111 ->     4'0001 10'0001010000
  transition:     4'0001 9'-1------1 ->     4'0001 10'0001010000
  transition:     4'0101 9'--------0 ->     4'0000 10'0000000001
  transition:     4'0101 9'-00000--1 ->     4'0101 10'0101000001
  transition:     4'0101 9'-00100--1 ->     4'0000 10'0000000001
  transition:     4'0101 9'-00-10--1 ->     4'0101 10'0101000001
  transition:     4'0101 9'-01--0--1 ->     4'0101 10'0101000001
  transition:     4'0101 9'-000010-1 ->     4'0101 10'0101000001
  transition:     4'0101 9'-001010-1 ->     4'0000 10'0000000001
  transition:     4'0101 9'-00-110-1 ->     4'0101 10'0101000001
  transition:     4'0101 9'-01--10-1 ->     4'0101 10'0101000001
  transition:     4'0101 9'-00001101 ->     4'0101 10'0101000001
  transition:     4'0101 9'-00101101 ->     4'0000 10'0000000001
  transition:     4'0101 9'-00-11101 ->     4'0101 10'0101000001
  transition:     4'0101 9'-01--1101 ->     4'0101 10'0101000001
  transition:     4'0101 9'00---1111 ->     4'0110 10'0110000001
  transition:     4'0101 9'100001111 ->     4'0101 10'0101000001
  transition:     4'0101 9'100101111 ->     4'0000 10'0000000001
  transition:     4'0101 9'100-11111 ->     4'0101 10'0101000001
  transition:     4'0101 9'101--1111 ->     4'0101 10'0101000001
  transition:     4'0101 9'-1------1 ->     4'0101 10'0101000001
  transition:     4'0011 9'--------0 ->     4'0000 10'0000000100
  transition:     4'0011 9'-00000--1 ->     4'0011 10'0011000100
  transition:     4'0011 9'-00100--1 ->     4'0000 10'0000000100
  transition:     4'0011 9'-00-10--1 ->     4'0011 10'0011000100
  transition:     4'0011 9'-01--0--1 ->     4'0011 10'0011000100
  transition:     4'0011 9'-000010-1 ->     4'0011 10'0011000100
  transition:     4'0011 9'-001010-1 ->     4'0000 10'0000000100
  transition:     4'0011 9'-00-110-1 ->     4'0011 10'0011000100
  transition:     4'0011 9'-01--10-1 ->     4'0011 10'0011000100
  transition:     4'0011 9'-00001101 ->     4'0011 10'0011000100
  transition:     4'0011 9'-00101101 ->     4'0000 10'0000000100
  transition:     4'0011 9'-00-11101 ->     4'0011 10'0011000100
  transition:     4'0011 9'-01--1101 ->     4'0011 10'0011000100
  transition:     4'0011 9'00---1111 ->     4'0100 10'0100000100
  transition:     4'0011 9'100001111 ->     4'0011 10'0011000100
  transition:     4'0011 9'100101111 ->     4'0000 10'0000000100
  transition:     4'0011 9'100-11111 ->     4'0011 10'0011000100
  transition:     4'0011 9'101--1111 ->     4'0011 10'0011000100
  transition:     4'0011 9'-1------1 ->     4'0011 10'0011000100
Extracting FSM `\memory.streak_iterator' from module `\top'.
  found $dff cell for state register: $flatten\memory.$procdff$3797
  root of input selection tree: $flatten\memory.$0\streak_iterator[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \reset
  found state code: 3'000
  found ctrl input: \memory.resetperiod
  found ctrl input: $flatten\memory.$and$src/blockmemory.v:142$1428_Y
  found ctrl input: $flatten\memory.$and$src/blockmemory.v:166$1434_Y
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:166$1433_Y
  found ctrl input: $flatten\memory.$gt$src/blockmemory.v:178$1438_Y
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:144$1429_Y
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:160$1432_Y
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:155$1431_Y
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:150$1430_Y
  found state code: 3'001
  found state code: 3'010
  found state code: 3'011
  found ctrl output: $flatten\memory.$eq$src/blockmemory.v:160$1432_Y
  found ctrl output: $flatten\memory.$eq$src/blockmemory.v:155$1431_Y
  found ctrl output: $flatten\memory.$eq$src/blockmemory.v:150$1430_Y
  ctrl inputs: { \memory.resetperiod $flatten\memory.$and$src/blockmemory.v:142$1428_Y $flatten\memory.$eq$src/blockmemory.v:144$1429_Y $flatten\memory.$eq$src/blockmemory.v:166$1433_Y $flatten\memory.$and$src/blockmemory.v:166$1434_Y $flatten\memory.$gt$src/blockmemory.v:178$1438_Y \reset }
  ctrl outputs: { $flatten\memory.$0\streak_iterator[2:0] $flatten\memory.$eq$src/blockmemory.v:150$1430_Y $flatten\memory.$eq$src/blockmemory.v:155$1431_Y $flatten\memory.$eq$src/blockmemory.v:160$1432_Y }
  transition:      3'000 7'------0 ->      3'000 6'000100
  transition:      3'000 7'00-00-1 ->      3'000 6'000100
  transition:      3'000 7'00-1001 ->      3'000 6'000100
  transition:      3'000 7'00-1011 ->      3'000 6'000100
  transition:      3'000 7'00--1-1 ->      3'000 6'000100
  transition:      3'000 7'010---1 ->      3'001 6'001100
  transition:      3'000 7'011---1 ->      3'000 6'000100
  transition:      3'000 7'1-----1 ->      3'000 6'000100
  transition:      3'010 7'------0 ->      3'000 6'000001
  transition:      3'010 7'00-00-1 ->      3'010 6'010001
  transition:      3'010 7'00-1001 ->      3'000 6'000001
  transition:      3'010 7'00-1011 ->      3'010 6'010001
  transition:      3'010 7'00--1-1 ->      3'010 6'010001
  transition:      3'010 7'010---1 ->      3'011 6'011001
  transition:      3'010 7'011---1 ->      3'010 6'010001
  transition:      3'010 7'1-----1 ->      3'010 6'010001
  transition:      3'001 7'------0 ->      3'000 6'000010
  transition:      3'001 7'00-00-1 ->      3'001 6'001010
  transition:      3'001 7'00-1001 ->      3'000 6'000010
  transition:      3'001 7'00-1011 ->      3'001 6'001010
  transition:      3'001 7'00--1-1 ->      3'001 6'001010
  transition:      3'001 7'010---1 ->      3'010 6'010010
  transition:      3'001 7'011---1 ->      3'001 6'001010
  transition:      3'001 7'1-----1 ->      3'001 6'001010
  transition:      3'011 7'------0 ->      3'000 6'000000
  transition:      3'011 7'00-00-1 ->      3'011 6'011000
  transition:      3'011 7'00-1001 ->      3'000 6'000000
  transition:      3'011 7'00-1011 ->      3'011 6'011000
  transition:      3'011 7'00--1-1 ->      3'011 6'011000
  transition:      3'011 7'010---1 ->      3'011 6'011000
  transition:      3'011 7'011---1 ->      3'011 6'011000
  transition:      3'011 7'1-----1 ->      3'011 6'011000

26.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\memory.streak_iterator$3895' from module `\top'.
  Merging pattern 7'00-1001 and 7'00-1011 from group (0 0 6'000100).
  Merging pattern 7'00-1011 and 7'00-1001 from group (0 0 6'000100).
  Merging pattern 7'00-00-1 and 7'00-10-1 from group (0 0 6'000100).
  Merging pattern 7'00-10-1 and 7'00-00-1 from group (0 0 6'000100).
  Merging pattern 7'00--0-1 and 7'00--1-1 from group (0 0 6'000100).
  Merging pattern 7'00--1-1 and 7'00--0-1 from group (0 0 6'000100).
  Merging pattern 7'010---1 and 7'011---1 from group (3 3 6'011000).
  Merging pattern 7'011---1 and 7'010---1 from group (3 3 6'011000).
Optimizing FSM `$fsm$\memory.stealstatus$3887' from module `\top'.
  Merging pattern 9'-00001101 and 9'-00101101 from group (0 0 10'0000100000).
  Merging pattern 9'-00101101 and 9'-00001101 from group (0 0 10'0000100000).
  Merging pattern 9'100001111 and 9'100101111 from group (0 0 10'0000100000).
  Merging pattern 9'100101111 and 9'100001111 from group (0 0 10'0000100000).
  Merging pattern 9'-000010-1 and 9'-001010-1 from group (0 0 10'0000100000).
  Merging pattern 9'-001010-1 and 9'-000010-1 from group (0 0 10'0000100000).
  Merging pattern 9'-00000--1 and 9'-00100--1 from group (0 0 10'0000100000).
  Merging pattern 9'-00100--1 and 9'-00000--1 from group (0 0 10'0000100000).
  Merging pattern 9'-00-01101 and 9'-00-11101 from group (0 0 10'0000100000).
  Merging pattern 9'-00-11101 and 9'-00-01101 from group (0 0 10'0000100000).
  Merging pattern 9'100-01111 and 9'100-11111 from group (0 0 10'0000100000).
  Merging pattern 9'100-11111 and 9'100-01111 from group (0 0 10'0000100000).
  Merging pattern 9'-00-010-1 and 9'-00-110-1 from group (0 0 10'0000100000).
  Merging pattern 9'-00-110-1 and 9'-00-010-1 from group (0 0 10'0000100000).
  Merging pattern 9'-00-00--1 and 9'-00-10--1 from group (0 0 10'0000100000).
  Merging pattern 9'-00-10--1 and 9'-00-00--1 from group (0 0 10'0000100000).
  Merging pattern 9'-00--1101 and 9'-01--1101 from group (0 0 10'0000100000).
  Merging pattern 9'-01--1101 and 9'-00--1101 from group (0 0 10'0000100000).
  Merging pattern 9'100--1111 and 9'101--1111 from group (0 0 10'0000100000).
  Merging pattern 9'101--1111 and 9'100--1111 from group (0 0 10'0000100000).
  Merging pattern 9'-00--10-1 and 9'-01--10-1 from group (0 0 10'0000100000).
  Merging pattern 9'-01--10-1 and 9'-00--10-1 from group (0 0 10'0000100000).
  Merging pattern 9'-00--0--1 and 9'-01--0--1 from group (0 0 10'0000100000).
  Merging pattern 9'-01--0--1 and 9'-00--0--1 from group (0 0 10'0000100000).
  Merging pattern 9'000101111 and 9'100101111 from group (3 0 10'0000000000).
  Merging pattern 9'100101111 and 9'000101111 from group (3 0 10'0000000000).
  Merging pattern 9'-00101101 and 9'-00101111 from group (3 0 10'0000000000).
  Merging pattern 9'-00101111 and 9'-00101101 from group (3 0 10'0000000000).
  Merging pattern 9'-001010-1 and 9'-001011-1 from group (3 0 10'0000000000).
  Merging pattern 9'-001011-1 and 9'-001010-1 from group (3 0 10'0000000000).
  Merging pattern 9'-00100--1 and 9'-00101--1 from group (3 0 10'0000000000).
  Merging pattern 9'-00101--1 and 9'-00100--1 from group (3 0 10'0000000000).
  Merging pattern 9'000001111 and 9'100001111 from group (3 3 10'0110000000).
  Merging pattern 9'100001111 and 9'000001111 from group (3 3 10'0110000000).
  Merging pattern 9'000-11111 and 9'100-11111 from group (3 3 10'0110000000).
  Merging pattern 9'100-11111 and 9'000-11111 from group (3 3 10'0110000000).
  Merging pattern 9'001--1111 and 9'101--1111 from group (3 3 10'0110000000).
  Merging pattern 9'101--1111 and 9'001--1111 from group (3 3 10'0110000000).
  Merging pattern 9'-00001101 and 9'-00001111 from group (3 3 10'0110000000).
  Merging pattern 9'-00-11101 and 9'-00-11111 from group (3 3 10'0110000000).
  Merging pattern 9'-01--1101 and 9'-01--1111 from group (3 3 10'0110000000).
  Merging pattern 9'-00001111 and 9'-00001101 from group (3 3 10'0110000000).
  Merging pattern 9'-00-11111 and 9'-00-11101 from group (3 3 10'0110000000).
  Merging pattern 9'-01--1111 and 9'-01--1101 from group (3 3 10'0110000000).
  Merging pattern 9'-000010-1 and 9'-000011-1 from group (3 3 10'0110000000).
  Merging pattern 9'-00-110-1 and 9'-00-111-1 from group (3 3 10'0110000000).
  Merging pattern 9'-01--10-1 and 9'-01--11-1 from group (3 3 10'0110000000).
  Merging pattern 9'-000011-1 and 9'-000010-1 from group (3 3 10'0110000000).
  Merging pattern 9'-00-111-1 and 9'-00-110-1 from group (3 3 10'0110000000).
  Merging pattern 9'-01--11-1 and 9'-01--10-1 from group (3 3 10'0110000000).
  Merging pattern 9'-00000--1 and 9'-00001--1 from group (3 3 10'0110000000).
  Merging pattern 9'-00-10--1 and 9'-00-11--1 from group (3 3 10'0110000000).
  Merging pattern 9'-01--0--1 and 9'-01--1--1 from group (3 3 10'0110000000).
  Merging pattern 9'-00001--1 and 9'-00000--1 from group (3 3 10'0110000000).
  Merging pattern 9'-00-11--1 and 9'-00-10--1 from group (3 3 10'0110000000).
  Merging pattern 9'-01--1--1 and 9'-01--0--1 from group (3 3 10'0110000000).

26.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 36 unused cells and 36 unused wires.
<suppressed ~37 debug messages>

26.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\memory.stealstatus$3887' from module `\top'.
  Removing unused output signal $flatten\memory.$0\stealstatus[3:0] [0].
  Removing unused output signal $flatten\memory.$0\stealstatus[3:0] [1].
  Removing unused output signal $flatten\memory.$0\stealstatus[3:0] [2].
  Removing unused output signal $flatten\memory.$0\stealstatus[3:0] [3].
Optimizing FSM `$fsm$\memory.streak_iterator$3895' from module `\top'.
  Removing unused output signal $flatten\memory.$0\streak_iterator[2:0] [0].
  Removing unused output signal $flatten\memory.$0\streak_iterator[2:0] [1].
  Removing unused output signal $flatten\memory.$0\streak_iterator[2:0] [2].

26.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\memory.stealstatus$3887' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ------1
  0100 -> -----1-
  0010 -> ----1--
  0110 -> ---1---
  0001 -> --1----
  0101 -> -1-----
  0011 -> 1------
Recoding FSM `$fsm$\memory.streak_iterator$3895' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  010 -> --1-
  001 -> -1--
  011 -> 1---

26.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\memory.stealstatus$3887' from module `top':
-------------------------------------

  Information on FSM $fsm$\memory.stealstatus$3887 (\memory.stealstatus):

  Number of input signals:    9
  Number of output signals:   6
  Number of state bits:       7

  Input signals:
    0: \reset
    1: $flatten\memory.$procmux$2499_CMP
    2: $flatten\memory.$eq$src/blockmemory.v:185$1441_Y
    3: $flatten\memory.$gt$src/blockmemory.v:184$1440_Y
    4: $flatten\memory.$and$src/blockmemory.v:166$1434_Y
    5: $flatten\memory.$eq$src/blockmemory.v:166$1433_Y
    6: $flatten\memory.$and$src/blockmemory.v:142$1428_Y
    7: \memory.resetperiod
    8: \vcell.movement_intent

  Output signals:
    0: $flatten\memory.$eq$src/blockmemory.v:229$1452_Y
    1: $flatten\memory.$eq$src/blockmemory.v:224$1451_Y
    2: $flatten\memory.$eq$src/blockmemory.v:216$1449_Y
    3: $flatten\memory.$eq$src/blockmemory.v:208$1447_Y
    4: $flatten\memory.$eq$src/blockmemory.v:200$1445_Y
    5: $flatten\memory.$eq$src/blockmemory.v:192$1443_Y

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 9'--------0   ->     0 6'100000
      1:     0 9'-0---1101   ->     0 6'100000
      2:     0 9'10---1111   ->     0 6'100000
      3:     0 9'-0---10-1   ->     0 6'100000
      4:     0 9'-0---0--1   ->     0 6'100000
      5:     0 9'-1------1   ->     0 6'100000
      6:     0 9'00---1111   ->     4 6'100000
      7:     1 9'--------0   ->     0 6'000010
      8:     1 9'-00101101   ->     0 6'000010
      9:     1 9'100101111   ->     0 6'000010
     10:     1 9'-001010-1   ->     0 6'000010
     11:     1 9'-00100--1   ->     0 6'000010
     12:     1 9'-00001101   ->     1 6'000010
     13:     1 9'-00-11101   ->     1 6'000010
     14:     1 9'-01--1101   ->     1 6'000010
     15:     1 9'100001111   ->     1 6'000010
     16:     1 9'100-11111   ->     1 6'000010
     17:     1 9'101--1111   ->     1 6'000010
     18:     1 9'-000010-1   ->     1 6'000010
     19:     1 9'-00-110-1   ->     1 6'000010
     20:     1 9'-01--10-1   ->     1 6'000010
     21:     1 9'-00000--1   ->     1 6'000010
     22:     1 9'-00-10--1   ->     1 6'000010
     23:     1 9'-01--0--1   ->     1 6'000010
     24:     1 9'-1------1   ->     1 6'000010
     25:     1 9'00---1111   ->     5 6'000010
     26:     2 9'--------0   ->     0 6'001000
     27:     2 9'-00101101   ->     0 6'001000
     28:     2 9'100101111   ->     0 6'001000
     29:     2 9'-001010-1   ->     0 6'001000
     30:     2 9'-00100--1   ->     0 6'001000
     31:     2 9'-00001101   ->     2 6'001000
     32:     2 9'-00-11101   ->     2 6'001000
     33:     2 9'-01--1101   ->     2 6'001000
     34:     2 9'100001111   ->     2 6'001000
     35:     2 9'100-11111   ->     2 6'001000
     36:     2 9'101--1111   ->     2 6'001000
     37:     2 9'-000010-1   ->     2 6'001000
     38:     2 9'-00-110-1   ->     2 6'001000
     39:     2 9'-01--10-1   ->     2 6'001000
     40:     2 9'-00000--1   ->     2 6'001000
     41:     2 9'-00-10--1   ->     2 6'001000
     42:     2 9'-01--0--1   ->     2 6'001000
     43:     2 9'-1------1   ->     2 6'001000
     44:     2 9'00---1111   ->     6 6'001000
     45:     3 9'--------0   ->     0 6'000000
     46:     3 9'-0010---1   ->     0 6'000000
     47:     3 9'-0000---1   ->     3 6'000000
     48:     3 9'-00-1---1   ->     3 6'000000
     49:     3 9'-01-----1   ->     3 6'000000
     50:     3 9'-1------1   ->     3 6'000000
     51:     4 9'--------0   ->     0 6'010000
     52:     4 9'-00101101   ->     0 6'010000
     53:     4 9'100101111   ->     0 6'010000
     54:     4 9'-001010-1   ->     0 6'010000
     55:     4 9'-00100--1   ->     0 6'010000
     56:     4 9'00---1111   ->     2 6'010000
     57:     4 9'-00001101   ->     4 6'010000
     58:     4 9'-00-11101   ->     4 6'010000
     59:     4 9'-01--1101   ->     4 6'010000
     60:     4 9'100001111   ->     4 6'010000
     61:     4 9'100-11111   ->     4 6'010000
     62:     4 9'101--1111   ->     4 6'010000
     63:     4 9'-000010-1   ->     4 6'010000
     64:     4 9'-00-110-1   ->     4 6'010000
     65:     4 9'-01--10-1   ->     4 6'010000
     66:     4 9'-00000--1   ->     4 6'010000
     67:     4 9'-00-10--1   ->     4 6'010000
     68:     4 9'-01--0--1   ->     4 6'010000
     69:     4 9'-1------1   ->     4 6'010000
     70:     5 9'--------0   ->     0 6'000001
     71:     5 9'-00101101   ->     0 6'000001
     72:     5 9'100101111   ->     0 6'000001
     73:     5 9'-001010-1   ->     0 6'000001
     74:     5 9'-00100--1   ->     0 6'000001
     75:     5 9'00---1111   ->     3 6'000001
     76:     5 9'-00001101   ->     5 6'000001
     77:     5 9'-00-11101   ->     5 6'000001
     78:     5 9'-01--1101   ->     5 6'000001
     79:     5 9'100001111   ->     5 6'000001
     80:     5 9'100-11111   ->     5 6'000001
     81:     5 9'101--1111   ->     5 6'000001
     82:     5 9'-000010-1   ->     5 6'000001
     83:     5 9'-00-110-1   ->     5 6'000001
     84:     5 9'-01--10-1   ->     5 6'000001
     85:     5 9'-00000--1   ->     5 6'000001
     86:     5 9'-00-10--1   ->     5 6'000001
     87:     5 9'-01--0--1   ->     5 6'000001
     88:     5 9'-1------1   ->     5 6'000001
     89:     6 9'--------0   ->     0 6'000100
     90:     6 9'-00101101   ->     0 6'000100
     91:     6 9'100101111   ->     0 6'000100
     92:     6 9'-001010-1   ->     0 6'000100
     93:     6 9'-00100--1   ->     0 6'000100
     94:     6 9'00---1111   ->     1 6'000100
     95:     6 9'-00001101   ->     6 6'000100
     96:     6 9'-00-11101   ->     6 6'000100
     97:     6 9'-01--1101   ->     6 6'000100
     98:     6 9'100001111   ->     6 6'000100
     99:     6 9'100-11111   ->     6 6'000100
    100:     6 9'101--1111   ->     6 6'000100
    101:     6 9'-000010-1   ->     6 6'000100
    102:     6 9'-00-110-1   ->     6 6'000100
    103:     6 9'-01--10-1   ->     6 6'000100
    104:     6 9'-00000--1   ->     6 6'000100
    105:     6 9'-00-10--1   ->     6 6'000100
    106:     6 9'-01--0--1   ->     6 6'000100
    107:     6 9'-1------1   ->     6 6'000100

-------------------------------------

FSM `$fsm$\memory.streak_iterator$3895' from module `top':
-------------------------------------

  Information on FSM $fsm$\memory.streak_iterator$3895 (\memory.streak_iterator):

  Number of input signals:    7
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \reset
    1: $flatten\memory.$gt$src/blockmemory.v:178$1438_Y
    2: $flatten\memory.$and$src/blockmemory.v:166$1434_Y
    3: $flatten\memory.$eq$src/blockmemory.v:166$1433_Y
    4: $flatten\memory.$eq$src/blockmemory.v:144$1429_Y
    5: $flatten\memory.$and$src/blockmemory.v:142$1428_Y
    6: \memory.resetperiod

  Output signals:
    0: $flatten\memory.$eq$src/blockmemory.v:160$1432_Y
    1: $flatten\memory.$eq$src/blockmemory.v:155$1431_Y
    2: $flatten\memory.$eq$src/blockmemory.v:150$1430_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'------0   ->     0 3'100
      1:     0 7'011---1   ->     0 3'100
      2:     0 7'00----1   ->     0 3'100
      3:     0 7'1-----1   ->     0 3'100
      4:     0 7'010---1   ->     2 3'100
      5:     1 7'------0   ->     0 3'001
      6:     1 7'00-1001   ->     0 3'001
      7:     1 7'00-1011   ->     1 3'001
      8:     1 7'00-00-1   ->     1 3'001
      9:     1 7'00--1-1   ->     1 3'001
     10:     1 7'011---1   ->     1 3'001
     11:     1 7'1-----1   ->     1 3'001
     12:     1 7'010---1   ->     3 3'001
     13:     2 7'------0   ->     0 3'010
     14:     2 7'00-1001   ->     0 3'010
     15:     2 7'010---1   ->     1 3'010
     16:     2 7'00-1011   ->     2 3'010
     17:     2 7'00-00-1   ->     2 3'010
     18:     2 7'00--1-1   ->     2 3'010
     19:     2 7'011---1   ->     2 3'010
     20:     2 7'1-----1   ->     2 3'010
     21:     3 7'------0   ->     0 3'000
     22:     3 7'00-1001   ->     0 3'000
     23:     3 7'00-1011   ->     3 3'000
     24:     3 7'00-00-1   ->     3 3'000
     25:     3 7'00--1-1   ->     3 3'000
     26:     3 7'01----1   ->     3 3'000
     27:     3 7'1-----1   ->     3 3'000

-------------------------------------

26.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\memory.stealstatus$3887' from module `\top'.
Mapping FSM `$fsm$\memory.streak_iterator$3895' from module `\top'.

26.12. Executing OPT pass (performing simple optimizations).

26.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

26.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~231 debug messages>
Removed a total of 77 cells.

26.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~875 debug messages>

26.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

26.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$3860 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$3133_Y, Q = \vcell.tshaper.blk4_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4341 ($sdff) from module top (D = $flatten\vcell.\tshaper.$procmux$3133_Y, Q = \vcell.tshaper.blk4_hoffset).
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$3859 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$3142_Y, Q = \vcell.tshaper.blk4_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4345 ($sdff) from module top (D = $flatten\vcell.\tshaper.$procmux$3142_Y, Q = \vcell.tshaper.blk4_voffset).
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$3858 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$3153_Y, Q = \vcell.tshaper.blk3_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4353 ($sdff) from module top (D = $flatten\vcell.\tshaper.$procmux$3153_Y, Q = \vcell.tshaper.blk3_hoffset).
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$3857 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$3166_Y, Q = \vcell.tshaper.blk3_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4361 ($sdff) from module top (D = $flatten\vcell.\tshaper.$procmux$3166_Y, Q = \vcell.tshaper.blk3_voffset).
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$3856 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$3171_Y [4:1], Q = \vcell.tshaper.blk2_hoffset [4:1], rval = 4'0000).
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$3856 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$3175_Y [0], Q = \vcell.tshaper.blk2_hoffset [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4370 ($sdff) from module top (D = $flatten\vcell.\tshaper.$procmux$3175_Y [0], Q = \vcell.tshaper.blk2_hoffset [0]).
Adding EN signal on $auto$ff.cc:262:slice$4365 ($sdff) from module top (D = 4'0000, Q = \vcell.tshaper.blk2_hoffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4378 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4378 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4378 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4378 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$3855 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$3188_Y [0], Q = \vcell.tshaper.blk2_voffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$3855 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$3182_Y [4:1], Q = \vcell.tshaper.blk2_voffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4380 ($sdff) from module top (D = 4'0000, Q = \vcell.tshaper.blk2_voffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4385 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4385 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4385 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4385 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$4379 ($sdff) from module top (D = $flatten\vcell.\tshaper.$procmux$3188_Y [0], Q = \vcell.tshaper.blk2_voffset [0]).
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$3854 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$3193_Y, Q = \vcell.tshaper.blk1_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4389 ($sdff) from module top (D = 5'00000, Q = \vcell.tshaper.blk1_hoffset).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4394 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4394 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4394 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4394 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$4394 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$3853 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$3204_Y, Q = \vcell.tshaper.blk1_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4395 ($sdff) from module top (D = 5'00000, Q = \vcell.tshaper.blk1_voffset).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4400 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4400 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4400 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4400 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$4400 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\sbshaper.$procdff$3878 ($dff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3573_Y [0], Q = \vcell.sbshaper.blk4_hoffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\sbshaper.$procdff$3878 ($dff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3567_Y [4:1], Q = \vcell.sbshaper.blk4_hoffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4402 ($sdff) from module top (D = 4'0000, Q = \vcell.sbshaper.blk4_hoffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4407 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4407 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4407 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4407 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$4401 ($sdff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3573_Y [0], Q = \vcell.sbshaper.blk4_hoffset [0]).
Adding SRST signal on $flatten\vcell.\sbshaper.$procdff$3877 ($dff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3584_Y [0], Q = \vcell.sbshaper.blk4_voffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\sbshaper.$procdff$3877 ($dff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3580_Y [4:1], Q = \vcell.sbshaper.blk4_voffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4412 ($sdff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3580_Y [4:1], Q = \vcell.sbshaper.blk4_voffset [4:1]).
Adding EN signal on $auto$ff.cc:262:slice$4411 ($sdff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3584_Y [0], Q = \vcell.sbshaper.blk4_voffset [0]).
Adding SRST signal on $flatten\vcell.\sbshaper.$procdff$3876 ($dff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3589_Y, Q = \vcell.sbshaper.blk3_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4423 ($sdff) from module top (D = 5'11111, Q = \vcell.sbshaper.blk3_hoffset).
Adding SRST signal on $flatten\vcell.\sbshaper.$procdff$3875 ($dff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3602_Y, Q = \vcell.sbshaper.blk3_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4429 ($sdff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3602_Y, Q = \vcell.sbshaper.blk3_voffset).
Adding SRST signal on $flatten\vcell.\sbshaper.$procdff$3874 ($dff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3617_Y, Q = \vcell.sbshaper.blk2_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4437 ($sdff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3617_Y, Q = \vcell.sbshaper.blk2_hoffset).
Adding SRST signal on $flatten\vcell.\sbshaper.$procdff$3873 ($dff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3626_Y, Q = \vcell.sbshaper.blk2_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4441 ($sdff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3626_Y, Q = \vcell.sbshaper.blk2_voffset).
Adding SRST signal on $flatten\vcell.\sbshaper.$procdff$3872 ($dff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3633_Y [4:1], Q = \vcell.sbshaper.blk1_hoffset [4:1], rval = 4'0000).
Adding SRST signal on $flatten\vcell.\sbshaper.$procdff$3872 ($dff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3637_Y [0], Q = \vcell.sbshaper.blk1_hoffset [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4454 ($sdff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3637_Y [0], Q = \vcell.sbshaper.blk1_hoffset [0]).
Adding EN signal on $auto$ff.cc:262:slice$4449 ($sdff) from module top (D = 4'0000, Q = \vcell.sbshaper.blk1_hoffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4462 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4462 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4462 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4462 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\sbshaper.$procdff$3871 ($dff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3650_Y [0], Q = \vcell.sbshaper.blk1_voffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\sbshaper.$procdff$3871 ($dff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3644_Y [4:1], Q = \vcell.sbshaper.blk1_voffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4464 ($sdff) from module top (D = 4'0000, Q = \vcell.sbshaper.blk1_voffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4469 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4469 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4469 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4469 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$4463 ($sdff) from module top (D = $flatten\vcell.\sbshaper.$procmux$3650_Y [0], Q = \vcell.sbshaper.blk1_voffset [0]).
Adding SRST signal on $flatten\vcell.\sashaper.$procdff$3886 ($dff) from module top (D = $flatten\vcell.\sashaper.$procmux$3661_Y [0], Q = \vcell.sashaper.blk4_hoffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\sashaper.$procdff$3886 ($dff) from module top (D = $flatten\vcell.\sashaper.$procmux$3655_Y [4:1], Q = \vcell.sashaper.blk4_hoffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4474 ($sdff) from module top (D = 4'1111, Q = \vcell.sashaper.blk4_hoffset [4:1]).
Adding EN signal on $auto$ff.cc:262:slice$4473 ($sdff) from module top (D = $flatten\vcell.\sashaper.$procmux$3661_Y [0], Q = \vcell.sashaper.blk4_hoffset [0]).
Adding SRST signal on $flatten\vcell.\sashaper.$procdff$3885 ($dff) from module top (D = $flatten\vcell.\sashaper.$procmux$3672_Y [0], Q = \vcell.sashaper.blk4_voffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\sashaper.$procdff$3885 ($dff) from module top (D = $flatten\vcell.\sashaper.$procmux$3666_Y [4:1], Q = \vcell.sashaper.blk4_voffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4484 ($sdff) from module top (D = 4'0000, Q = \vcell.sashaper.blk4_voffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4489 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4489 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4489 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4489 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$4483 ($sdff) from module top (D = $flatten\vcell.\sashaper.$procmux$3672_Y [0], Q = \vcell.sashaper.blk4_voffset [0]).
Adding SRST signal on $flatten\vcell.\sashaper.$procdff$3884 ($dff) from module top (D = $flatten\vcell.\sashaper.$procmux$3677_Y, Q = \vcell.sashaper.blk3_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4493 ($sdff) from module top (D = 5'11111, Q = \vcell.sashaper.blk3_hoffset).
Adding SRST signal on $flatten\vcell.\sashaper.$procdff$3883 ($dff) from module top (D = $flatten\vcell.\sashaper.$procmux$3690_Y, Q = \vcell.sashaper.blk3_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4499 ($sdff) from module top (D = $flatten\vcell.\sashaper.$procmux$3690_Y, Q = \vcell.sashaper.blk3_voffset).
Adding SRST signal on $flatten\vcell.\sashaper.$procdff$3882 ($dff) from module top (D = $flatten\vcell.\sashaper.$procmux$3705_Y, Q = \vcell.sashaper.blk2_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4507 ($sdff) from module top (D = $flatten\vcell.\sashaper.$procmux$3705_Y, Q = \vcell.sashaper.blk2_hoffset).
Adding SRST signal on $flatten\vcell.\sashaper.$procdff$3881 ($dff) from module top (D = $flatten\vcell.\sashaper.$procmux$3714_Y, Q = \vcell.sashaper.blk2_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4511 ($sdff) from module top (D = $flatten\vcell.\sashaper.$procmux$3714_Y, Q = \vcell.sashaper.blk2_voffset).
Adding SRST signal on $flatten\vcell.\sashaper.$procdff$3880 ($dff) from module top (D = $flatten\vcell.\sashaper.$procmux$3721_Y [4:1], Q = \vcell.sashaper.blk1_hoffset [4:1], rval = 4'0000).
Adding SRST signal on $flatten\vcell.\sashaper.$procdff$3880 ($dff) from module top (D = $flatten\vcell.\sashaper.$procmux$3725_Y [0], Q = \vcell.sashaper.blk1_hoffset [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4524 ($sdff) from module top (D = $flatten\vcell.\sashaper.$procmux$3725_Y [0], Q = \vcell.sashaper.blk1_hoffset [0]).
Adding EN signal on $auto$ff.cc:262:slice$4519 ($sdff) from module top (D = 4'0000, Q = \vcell.sashaper.blk1_hoffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4532 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4532 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4532 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4532 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\sashaper.$procdff$3879 ($dff) from module top (D = $flatten\vcell.\sashaper.$procmux$3738_Y [0], Q = \vcell.sashaper.blk1_voffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\sashaper.$procdff$3879 ($dff) from module top (D = $flatten\vcell.\sashaper.$procmux$3732_Y [4:1], Q = \vcell.sashaper.blk1_voffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4534 ($sdff) from module top (D = 4'0000, Q = \vcell.sashaper.blk1_voffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4539 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4539 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4539 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4539 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$4533 ($sdff) from module top (D = $flatten\vcell.\sashaper.$procmux$3738_Y [0], Q = \vcell.sashaper.blk1_voffset [0]).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$3842 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3009_Y [0], Q = \vcell.lbshaper.blk4_hoffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$3842 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3005_Y [4:1], Q = \vcell.lbshaper.blk4_hoffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4544 ($sdff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3005_Y [4:1], Q = \vcell.lbshaper.blk4_hoffset [4:1]).
Adding EN signal on $auto$ff.cc:262:slice$4543 ($sdff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3009_Y [0], Q = \vcell.lbshaper.blk4_hoffset [0]).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$3841 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3020_Y [0], Q = \vcell.lbshaper.blk4_voffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$3841 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3018_Y [4:1], Q = \vcell.lbshaper.blk4_voffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4556 ($sdff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3018_Y [4:1], Q = \vcell.lbshaper.blk4_voffset [4:1]).
Adding EN signal on $auto$ff.cc:262:slice$4555 ($sdff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3020_Y [0], Q = \vcell.lbshaper.blk4_voffset [0]).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$3840 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3029_Y, Q = \vcell.lbshaper.blk3_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4567 ($sdff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3029_Y, Q = \vcell.lbshaper.blk3_hoffset).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$3839 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3042_Y, Q = \vcell.lbshaper.blk3_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4575 ($sdff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3042_Y, Q = \vcell.lbshaper.blk3_voffset).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$3838 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3047_Y [4:1], Q = \vcell.lbshaper.blk2_hoffset [4:1], rval = 4'0000).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$3838 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3051_Y [0], Q = \vcell.lbshaper.blk2_hoffset [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4584 ($sdff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3051_Y [0], Q = \vcell.lbshaper.blk2_hoffset [0]).
Adding EN signal on $auto$ff.cc:262:slice$4579 ($sdff) from module top (D = 4'0000, Q = \vcell.lbshaper.blk2_hoffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4592 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4592 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4592 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4592 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$3837 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3064_Y [0], Q = \vcell.lbshaper.blk2_voffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$3837 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3058_Y [4:1], Q = \vcell.lbshaper.blk2_voffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4594 ($sdff) from module top (D = 4'0000, Q = \vcell.lbshaper.blk2_voffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4599 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4599 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4599 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4599 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$4593 ($sdff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3064_Y [0], Q = \vcell.lbshaper.blk2_voffset [0]).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$3836 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3069_Y, Q = \vcell.lbshaper.blk1_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4603 ($sdff) from module top (D = 5'00000, Q = \vcell.lbshaper.blk1_hoffset).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4608 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4608 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4608 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4608 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$4608 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$3835 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$3080_Y, Q = \vcell.lbshaper.blk1_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4609 ($sdff) from module top (D = 5'00000, Q = \vcell.lbshaper.blk1_voffset).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4614 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4614 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4614 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4614 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$4614 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$3834 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2921_Y, Q = \vcell.lashaper.blk4_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4615 ($sdff) from module top (D = $flatten\vcell.\lashaper.$procmux$2921_Y, Q = \vcell.lashaper.blk4_hoffset).
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$3833 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2932_Y [0], Q = \vcell.lashaper.blk4_voffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$3833 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2928_Y [4:1], Q = \vcell.lashaper.blk4_voffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4620 ($sdff) from module top (D = $flatten\vcell.\lashaper.$procmux$2928_Y [4:1], Q = \vcell.lashaper.blk4_voffset [4:1]).
Adding EN signal on $auto$ff.cc:262:slice$4619 ($sdff) from module top (D = $flatten\vcell.\lashaper.$procmux$2932_Y [0], Q = \vcell.lashaper.blk4_voffset [0]).
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$3832 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2941_Y, Q = \vcell.lashaper.blk3_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4631 ($sdff) from module top (D = $flatten\vcell.\lashaper.$procmux$2941_Y, Q = \vcell.lashaper.blk3_hoffset).
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$3831 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2954_Y, Q = \vcell.lashaper.blk3_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4639 ($sdff) from module top (D = $flatten\vcell.\lashaper.$procmux$2954_Y, Q = \vcell.lashaper.blk3_voffset).
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$3830 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2959_Y [4:1], Q = \vcell.lashaper.blk2_hoffset [4:1], rval = 4'0000).
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$3830 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2963_Y [0], Q = \vcell.lashaper.blk2_hoffset [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4648 ($sdff) from module top (D = $flatten\vcell.\lashaper.$procmux$2963_Y [0], Q = \vcell.lashaper.blk2_hoffset [0]).
Adding EN signal on $auto$ff.cc:262:slice$4643 ($sdff) from module top (D = 4'0000, Q = \vcell.lashaper.blk2_hoffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4656 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4656 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4656 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4656 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$3829 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2976_Y [0], Q = \vcell.lashaper.blk2_voffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$3829 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2970_Y [4:1], Q = \vcell.lashaper.blk2_voffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4658 ($sdff) from module top (D = 4'0000, Q = \vcell.lashaper.blk2_voffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4663 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4663 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4663 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4663 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$4657 ($sdff) from module top (D = $flatten\vcell.\lashaper.$procmux$2976_Y [0], Q = \vcell.lashaper.blk2_voffset [0]).
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$3828 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2981_Y, Q = \vcell.lashaper.blk1_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4667 ($sdff) from module top (D = 5'00000, Q = \vcell.lashaper.blk1_hoffset).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4672 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4672 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4672 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4672 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$4672 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$3827 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2992_Y, Q = \vcell.lashaper.blk1_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4673 ($sdff) from module top (D = 5'00000, Q = \vcell.lashaper.blk1_voffset).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4678 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4678 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4678 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4678 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$4678 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$3813 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2780_Y [0], Q = \vcell.ishaper.blk4_hoffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$3813 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2774_Y [4:2], Q = \vcell.ishaper.blk4_hoffset [4:2], rval = 3'000).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$3813 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2778_Y [1], Q = \vcell.ishaper.blk4_hoffset [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4685 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2778_Y [1], Q = \vcell.ishaper.blk4_hoffset [1]).
Adding EN signal on $auto$ff.cc:262:slice$4680 ($sdff) from module top (D = 3'000, Q = \vcell.ishaper.blk4_hoffset [4:2]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4693 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4693 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4693 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$4679 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2780_Y [0], Q = \vcell.ishaper.blk4_hoffset [0]).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$3812 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2791_Y [1], Q = \vcell.ishaper.blk4_voffset [1], rval = 1'0).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$3812 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2785_Y [4:2], Q = \vcell.ishaper.blk4_voffset [4:2], rval = 3'000).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$3812 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2789_Y [0], Q = \vcell.ishaper.blk4_voffset [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4703 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2789_Y [0], Q = \vcell.ishaper.blk4_voffset [0]).
Adding EN signal on $auto$ff.cc:262:slice$4698 ($sdff) from module top (D = 3'000, Q = \vcell.ishaper.blk4_voffset [4:2]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4711 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4711 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4711 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$4697 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2791_Y [1], Q = \vcell.ishaper.blk4_voffset [1]).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$3811 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2802_Y [0], Q = \vcell.ishaper.blk3_hoffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$3811 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2796_Y [4:1], Q = \vcell.ishaper.blk3_hoffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4716 ($sdff) from module top (D = 4'0000, Q = \vcell.ishaper.blk3_hoffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4721 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4721 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4721 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4721 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$4715 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2802_Y [0], Q = \vcell.ishaper.blk3_hoffset [0]).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$3810 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2813_Y [0], Q = \vcell.ishaper.blk3_voffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$3810 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2807_Y [4:1], Q = \vcell.ishaper.blk3_voffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4726 ($sdff) from module top (D = 4'0000, Q = \vcell.ishaper.blk3_voffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4731 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4731 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4731 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4731 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$4725 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2813_Y [0], Q = \vcell.ishaper.blk3_voffset [0]).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$3809 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2824_Y [0], Q = \vcell.ishaper.blk2_hoffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$3809 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2822_Y [4:1], Q = \vcell.ishaper.blk2_hoffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4736 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2822_Y [4:1], Q = \vcell.ishaper.blk2_hoffset [4:1]).
Adding EN signal on $auto$ff.cc:262:slice$4735 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2824_Y [0], Q = \vcell.ishaper.blk2_hoffset [0]).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$3808 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2835_Y, Q = \vcell.ishaper.blk2_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4747 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2835_Y, Q = \vcell.ishaper.blk2_voffset).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$3807 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2846_Y [0], Q = \vcell.ishaper.blk1_hoffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$3807 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2840_Y [4:1], Q = \vcell.ishaper.blk1_hoffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4752 ($sdff) from module top (D = 4'0000, Q = \vcell.ishaper.blk1_hoffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4757 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4757 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4757 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4757 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$4751 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2846_Y [0], Q = \vcell.ishaper.blk1_hoffset [0]).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$3806 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2851_Y [4:1], Q = \vcell.ishaper.blk1_voffset [4:1], rval = 4'0000).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$3806 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2855_Y [0], Q = \vcell.ishaper.blk1_voffset [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4766 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2855_Y [0], Q = \vcell.ishaper.blk1_voffset [0]).
Adding EN signal on $auto$ff.cc:262:slice$4761 ($sdff) from module top (D = 4'0000, Q = \vcell.ishaper.blk1_voffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4774 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4774 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4774 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4774 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.$procdff$3764 ($dff) from module top (D = $flatten\vcell.$procmux$2071_Y, Q = \vcell.dropcool, rval = 6'010000).
Adding EN signal on $auto$ff.cc:262:slice$4775 ($sdff) from module top (D = $flatten\vcell.$procmux$2066_Y, Q = \vcell.dropcool).
Adding SRST signal on $flatten\vcell.$procdff$3763 ($dff) from module top (D = $flatten\vcell.$procmux$2094_Y, Q = \vcell.dropit, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4785 ($sdff) from module top (D = $flatten\vcell.$procmux$2094_Y, Q = \vcell.dropit).
Adding SRST signal on $flatten\vcell.$procdff$3762 ($dff) from module top (D = $flatten\vcell.$procmux$2104_Y, Q = \vcell.process_decline, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4793 ($sdff) from module top (D = $flatten\vcell.$procmux$2101_Y, Q = \vcell.process_decline).
Adding SRST signal on $flatten\vcell.$procdff$3761 ($dff) from module top (D = { $flatten\vcell.$logic_not$src/volatile_cell_storage.v:181$1958_Y \vcell.buttdebounceD [25:1] }, Q = \vcell.buttdebounceD, rval = 26'00000000000000000000000000).
Adding SRST signal on $flatten\vcell.$procdff$3760 ($dff) from module top (D = { $flatten\vcell.$logic_not$src/volatile_cell_storage.v:179$1956_Y \vcell.buttdebounceT [25:1] }, Q = \vcell.buttdebounceT, rval = 26'00000000000000000000000000).
Adding SRST signal on $flatten\vcell.$procdff$3759 ($dff) from module top (D = { $flatten\vcell.$logic_not$src/volatile_cell_storage.v:180$1957_Y \vcell.buttdebounceR [25:1] }, Q = \vcell.buttdebounceR, rval = 26'00000000000000000000000000).
Adding SRST signal on $flatten\vcell.$procdff$3758 ($dff) from module top (D = { $flatten\vcell.$logic_not$src/volatile_cell_storage.v:178$1955_Y \vcell.buttdebounceL [25:1] }, Q = \vcell.buttdebounceL, rval = 26'00000000000000000000000000).
Adding SRST signal on $flatten\vcell.$procdff$3757 ($dff) from module top (D = $flatten\vcell.$procmux$2114_Y, Q = \vcell.process_steal, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4805 ($sdff) from module top (D = $flatten\vcell.$procmux$2111_Y, Q = \vcell.process_steal).
Adding SRST signal on $flatten\vcell.$procdff$3754 ($dff) from module top (D = $flatten\vcell.$procmux$2165_Y, Q = \vcell.movement_available, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$4813 ($sdff) from module top (D = $flatten\vcell.$procmux$2165_Y, Q = \vcell.movement_available).
Adding SRST signal on $flatten\vcell.$procdff$3753 ($dff) from module top (D = $flatten\vcell.$procmux$2173_Y, Q = \vcell.tetron_type, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4825 ($sdff) from module top (D = $flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021_Y [3:0], Q = \vcell.tetron_type).
Adding SRST signal on $flatten\vcell.$procdff$3752 ($dff) from module top (D = $flatten\vcell.$procmux$2183_Y, Q = \vcell.keep_tetron_rotation, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4831 ($sdff) from module top (D = $flatten\vcell.$procmux$2180_Y, Q = \vcell.keep_tetron_rotation).
Adding SRST signal on $flatten\vcell.$procdff$3751 ($dff) from module top (D = $flatten\vcell.$procmux$2191_Y, Q = \vcell.keep_tetron_h, rval = 5'00101).
Adding EN signal on $auto$ff.cc:262:slice$4839 ($sdff) from module top (D = \vcell.tetron_h, Q = \vcell.keep_tetron_h).
Adding SRST signal on $flatten\vcell.$procdff$3750 ($dff) from module top (D = $flatten\vcell.$procmux$2199_Y, Q = \vcell.keep_tetron_v, rval = 5'00101).
Adding EN signal on $auto$ff.cc:262:slice$4845 ($sdff) from module top (D = \vcell.tetron_v, Q = \vcell.keep_tetron_v).
Adding SRST signal on $flatten\vcell.$procdff$3749 ($dff) from module top (D = $flatten\vcell.$procmux$2218_Y, Q = \vcell.tetron_h, rval = 5'00001).
Adding EN signal on $auto$ff.cc:262:slice$4851 ($sdff) from module top (D = $flatten\vcell.$procmux$2218_Y, Q = \vcell.tetron_h).
Adding SRST signal on $flatten\vcell.$procdff$3748 ($dff) from module top (D = $flatten\vcell.$procmux$2243_Y, Q = \vcell.tetron_v, rval = 5'00101).
Adding EN signal on $auto$ff.cc:262:slice$4861 ($sdff) from module top (D = $flatten\vcell.$procmux$2243_Y, Q = \vcell.tetron_v).
Adding SRST signal on $flatten\vcell.$procdff$3747 ($dff) from module top (D = $flatten\vcell.$procmux$2251_Y, Q = \vcell.volatile_blk_color, rval = 3'100).
Adding EN signal on $auto$ff.cc:262:slice$4875 ($sdff) from module top (D = $flatten\vcell.$ternary$src/volatile_cell_storage.v:261$2019_Y, Q = \vcell.volatile_blk_color).
Adding SRST signal on $flatten\vcell.$procdff$3746 ($dff) from module top (D = $flatten\vcell.$procmux$2278_Y, Q = \vcell.movement_intent, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4881 ($sdff) from module top (D = $flatten\vcell.$procmux$2276_Y, Q = \vcell.movement_intent).
Adding SRST signal on $flatten\vcell.$procdff$3745 ($dff) from module top (D = $flatten\vcell.$procmux$2311_Y, Q = \vcell.movement_request, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4891 ($sdff) from module top (D = $flatten\vcell.$procmux$2311_Y, Q = \vcell.movement_request).
Adding SRST signal on $flatten\vcell.$procdff$3744 ($dff) from module top (D = { \vcell.state [6:0] $flatten\vcell.$xor$src/volatile_cell_storage.v:183$1961_Y }, Q = \vcell.state, rval = 8'11110000).
Adding SRST signal on $flatten\vcell.$procdff$3743 ($dff) from module top (D = $flatten\vcell.$procmux$2339_Y, Q = \vcell.tetron_rotation, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4904 ($sdff) from module top (D = $flatten\vcell.$procmux$2339_Y, Q = \vcell.tetron_rotation).
Adding SRST signal on $flatten\tdisplay.$procdff$3852 ($dff) from module top (D = $flatten\tdisplay.$procmux$3114_Y, Q = \tdisplay.state, rval = 4'0001).
Adding EN signal on $auto$ff.cc:262:slice$4922 ($sdff) from module top (D = $flatten\tdisplay.$procmux$3112_Y, Q = \tdisplay.state).
Adding SRST signal on $flatten\tdisplay.$procdff$3851 ($dff) from module top (D = $flatten\tdisplay.$procmux$3122_Y, Q = \tdisplay.gamespeed, rval = 24'111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$4924 ($sdff) from module top (D = $flatten\tdisplay.$sub$src/gamespeed_display.v:32$747_Y, Q = \tdisplay.gamespeed).
Adding SRST signal on $flatten\t.$procdff$3815 ($dff) from module top (D = $flatten\t.$add$src/timer.v:18$946_Y, Q = \t.counter, rval = 25'0000000000000000000000000).
Adding EN signal on $flatten\t.$procdff$3814 ($dff) from module top (D = $flatten\t.$procmux$2869_Y, Q = \t.trigger).
Adding SRST signal on $flatten\sdisplay.$procdff$3870 ($dff) from module top (D = $flatten\sdisplay.$procmux$3562_Y, Q = \sdisplay.values[7], rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4936 ($sdff) from module top (D = $flatten\sdisplay.$procmux$3557_Y, Q = \sdisplay.values[7]).
Adding SRST signal on $flatten\sdisplay.$procdff$3869 ($dff) from module top (D = $flatten\sdisplay.$procmux$3396_Y, Q = \sdisplay.values[6], rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4942 ($sdff) from module top (D = $flatten\sdisplay.$procmux$3388_Y, Q = \sdisplay.values[6]).
Adding SRST signal on $flatten\sdisplay.$procdff$3868 ($dff) from module top (D = $flatten\sdisplay.$procmux$3413_Y, Q = \sdisplay.values[5], rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4950 ($sdff) from module top (D = $flatten\sdisplay.$procmux$3402_Y, Q = \sdisplay.values[5]).
Adding SRST signal on $flatten\sdisplay.$procdff$3867 ($dff) from module top (D = $flatten\sdisplay.$procmux$3433_Y, Q = \sdisplay.values[4], rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4960 ($sdff) from module top (D = $flatten\sdisplay.$procmux$3419_Y, Q = \sdisplay.values[4]).
Adding SRST signal on $flatten\sdisplay.$procdff$3866 ($dff) from module top (D = $flatten\sdisplay.$procmux$3456_Y, Q = \sdisplay.values[3], rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4972 ($sdff) from module top (D = $flatten\sdisplay.$procmux$3439_Y, Q = \sdisplay.values[3]).
Adding SRST signal on $flatten\sdisplay.$procdff$3865 ($dff) from module top (D = $flatten\sdisplay.$procmux$3482_Y, Q = \sdisplay.values[2], rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$4986 ($sdff) from module top (D = $flatten\sdisplay.$procmux$3462_Y, Q = \sdisplay.values[2]).
Adding SRST signal on $flatten\sdisplay.$procdff$3864 ($dff) from module top (D = $flatten\sdisplay.$procmux$3511_Y, Q = \sdisplay.values[1], rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$5002 ($sdff) from module top (D = $flatten\sdisplay.$procmux$3488_Y, Q = \sdisplay.values[1]).
Adding SRST signal on $flatten\sdisplay.$procdff$3863 ($dff) from module top (D = $flatten\sdisplay.$procmux$3543_Y, Q = \sdisplay.values[0], rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$5020 ($sdff) from module top (D = $flatten\sdisplay.$procmux$3517_Y, Q = \sdisplay.values[0]).
Adding SRST signal on $flatten\sdisplay.$procdff$3862 ($dff) from module top (D = $flatten\sdisplay.$procmux$3551_Y, Q = \sdisplay.dumpvar, rval = 21'000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5040 ($sdff) from module top (D = $flatten\sdisplay.$procmux$3551_Y, Q = \sdisplay.dumpvar).
Adding SRST signal on $flatten\sdisplay.$procdff$3861 ($dff) from module top (D = { $flatten\sdisplay.$procmux$3382_Y $flatten\sdisplay.$procmux$3371_Y $flatten\sdisplay.$procmux$3357_Y $flatten\sdisplay.$procmux$3340_Y $flatten\sdisplay.$procmux$3320_Y $flatten\sdisplay.$procmux$3297_Y $flatten\sdisplay.$procmux$3239_Y $flatten\sdisplay.$procmux$3271_Y }, Q = \sdisplay.valused, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$5044 ($sdff) from module top (D = 1'1, Q = \sdisplay.valused [0]).
Adding EN signal on $auto$ff.cc:262:slice$5044 ($sdff) from module top (D = 1'1, Q = \sdisplay.valused [1]).
Adding EN signal on $auto$ff.cc:262:slice$5044 ($sdff) from module top (D = 1'1, Q = \sdisplay.valused [2]).
Adding EN signal on $auto$ff.cc:262:slice$5044 ($sdff) from module top (D = 1'1, Q = \sdisplay.valused [3]).
Adding EN signal on $auto$ff.cc:262:slice$5044 ($sdff) from module top (D = 1'1, Q = \sdisplay.valused [4]).
Adding EN signal on $auto$ff.cc:262:slice$5044 ($sdff) from module top (D = 1'1, Q = \sdisplay.valused [5]).
Adding EN signal on $auto$ff.cc:262:slice$5044 ($sdff) from module top (D = 1'1, Q = \sdisplay.valused [6]).
Adding EN signal on $auto$ff.cc:262:slice$5044 ($sdff) from module top (D = 1'1, Q = \sdisplay.valused [7]).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_9.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5141 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_9.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_9.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5145 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_9.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_9.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5149 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_9.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_9.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5153 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_9.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_9.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5157 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_9.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_9.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5161 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_9.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_9.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5165 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_9.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_9.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5169 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_9.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_9.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5173 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_9.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_9.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5175 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_9.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_9.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5179 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_9.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_9.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5183 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_9.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_8.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5185 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_8.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_8.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5189 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_8.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_8.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5193 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_8.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_8.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5197 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_8.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_8.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5201 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_8.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_8.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5205 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_8.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_8.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5209 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_8.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_8.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5213 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_8.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_8.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5217 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_8.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_8.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5219 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_8.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_8.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5223 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_8.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_8.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5227 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_8.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_7.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5229 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_7.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_7.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5233 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_7.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_7.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5237 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_7.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_7.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5241 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_7.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_7.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5245 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_7.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_7.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5249 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_7.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_7.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5253 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_7.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_7.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5257 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_7.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_7.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5261 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_7.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_7.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5263 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_7.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_7.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5267 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_7.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_7.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5271 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_7.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_6.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5273 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_6.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_6.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5277 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_6.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_6.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5281 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_6.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_6.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5285 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_6.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_6.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5289 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_6.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_6.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5293 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_6.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_6.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5297 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_6.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_6.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5301 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_6.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_6.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5305 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_6.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_6.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5307 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_6.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_6.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5311 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_6.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_6.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5315 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_6.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_5.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5317 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_5.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_5.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5321 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_5.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_5.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5325 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_5.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_5.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5329 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_5.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_5.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5333 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_5.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_5.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5337 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_5.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_5.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5341 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_5.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_5.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5345 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_5.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_5.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5349 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_5.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_5.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5351 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_5.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_5.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5355 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_5.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_5.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5359 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_5.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_4.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5361 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_4.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_4.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5365 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_4.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_4.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5369 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_4.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_4.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5373 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_4.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_4.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5377 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_4.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_4.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5381 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_4.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_4.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5385 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_4.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_4.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5389 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_4.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_4.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5393 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_4.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_4.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5395 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_4.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_4.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5399 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_4.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_4.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5403 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_4.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_3.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5405 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_3.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_3.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5409 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_3.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_3.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5413 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_3.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_3.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5417 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_3.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_3.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5421 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_3.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_3.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5425 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_3.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_3.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5429 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_3.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_3.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5433 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_3.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_3.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5437 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_3.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_3.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5439 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_3.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_3.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5443 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_3.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_3.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5447 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_3.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_20.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5449 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_20.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_20.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5451 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_20.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_20.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5453 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_20.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_20.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5455 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_20.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_20.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5457 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_20.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_20.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5459 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_20.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_20.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5461 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_20.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_20.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5463 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_20.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_20.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5465 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_20.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_20.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5467 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_20.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_20.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5469 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_20.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_20.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5471 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_20.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_2.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5473 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_2.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_2.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5477 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_2.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_2.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5481 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_2.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_2.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5485 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_2.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_2.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5489 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_2.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_2.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5493 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_2.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_2.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5497 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_2.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_2.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5501 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_2.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_2.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5505 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_2.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_2.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5507 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_2.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_2.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5511 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_2.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_2.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5515 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_2.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_19.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5517 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_19.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_19.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5521 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_19.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_19.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5525 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_19.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_19.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5529 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_19.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_19.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5533 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_19.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_19.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5537 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_19.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_19.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5541 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_19.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_19.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5545 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_19.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_19.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5549 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_19.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_19.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5551 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_19.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_19.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5555 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_19.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_19.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5559 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_19.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_18.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5561 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_18.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_18.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5565 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_18.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_18.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5569 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_18.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_18.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5573 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_18.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_18.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5577 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_18.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_18.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5581 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_18.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_18.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5585 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_18.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_18.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5589 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_18.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_18.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5593 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_18.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_18.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5595 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_18.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_18.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5599 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_18.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_18.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5603 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_18.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_17.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5605 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_17.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_17.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5609 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_17.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_17.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5613 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_17.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_17.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5617 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_17.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_17.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5621 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_17.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_17.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5625 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_17.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_17.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5629 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_17.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_17.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5633 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_17.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_17.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5637 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_17.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_17.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5639 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_17.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_17.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5643 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_17.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_17.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5647 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_17.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_16.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5649 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_16.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_16.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5653 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_16.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_16.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5657 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_16.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_16.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5661 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_16.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_16.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5665 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_16.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_16.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5669 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_16.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_16.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5673 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_16.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_16.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5677 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_16.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_16.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5681 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_16.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_16.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5683 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_16.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_16.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5687 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_16.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_16.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5691 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_16.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_15.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5693 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_15.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_15.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5697 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_15.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_15.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5701 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_15.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_15.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5705 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_15.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_15.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5709 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_15.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_15.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5713 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_15.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_15.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5717 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_15.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_15.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5721 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_15.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_15.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5725 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_15.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_15.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5727 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_15.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_15.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5731 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_15.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_15.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5735 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_15.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_14.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5737 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_14.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_14.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5741 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_14.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_14.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5745 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_14.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_14.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5749 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_14.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_14.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5753 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_14.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_14.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5757 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_14.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_14.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5761 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_14.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_14.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5765 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_14.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_14.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5769 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_14.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_14.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5771 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_14.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_14.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5775 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_14.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_14.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5779 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_14.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_13.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5781 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_13.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_13.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5785 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_13.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_13.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5789 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_13.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_13.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5793 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_13.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_13.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5797 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_13.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_13.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5801 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_13.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_13.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5805 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_13.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_13.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5809 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_13.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_13.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5813 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_13.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_13.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5815 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_13.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_13.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5819 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_13.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_13.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5823 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_13.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_12.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5825 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_12.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_12.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5829 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_12.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_12.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5833 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_12.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_12.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5837 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_12.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_12.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5841 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_12.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_12.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5845 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_12.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_12.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5849 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_12.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_12.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5853 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_12.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_12.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5857 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_12.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_12.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5859 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_12.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_12.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5863 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_12.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_12.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5867 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_12.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_11.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5869 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_11.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_11.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5873 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_11.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_11.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5877 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_11.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_11.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5881 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_11.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_11.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5885 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_11.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_11.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5889 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_11.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_11.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5893 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_11.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_11.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5897 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_11.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_11.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5901 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_11.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_11.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5903 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_11.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_11.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5907 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_11.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_11.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5911 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_11.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_10.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5913 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_10.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_10.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5917 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_10.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_10.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5921 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_10.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_10.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5925 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_10.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_10.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5929 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_10.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_10.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5933 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_10.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_10.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5937 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_10.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_10.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5941 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_10.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_10.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5945 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_10.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_10.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5947 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_10.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_10.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5951 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_10.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_10.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5955 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_10.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_1.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5957 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_1.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_1.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5961 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_1.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_1.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5965 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_1.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_1.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5969 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_1.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_1.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5973 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_1.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_1.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5977 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_1.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_1.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5981 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_1.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_1.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5985 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_1.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_1.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5989 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_1.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_1.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5991 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_1.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_1.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5995 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_1.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_1.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$5999 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_1.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_9.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_0.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$6001 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_9.$procmux$2910_Y, Q = \memory.mem.row_0.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_8.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_0.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$6005 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_8.$procmux$2910_Y, Q = \memory.mem.row_0.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_7.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_0.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$6009 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_7.$procmux$2910_Y, Q = \memory.mem.row_0.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_6.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_0.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$6013 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_6.$procmux$2910_Y, Q = \memory.mem.row_0.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_5.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_0.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$6017 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_5.$procmux$2910_Y, Q = \memory.mem.row_0.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_4.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_0.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$6021 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_4.$procmux$2910_Y, Q = \memory.mem.row_0.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_3.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_0.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$6025 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_3.$procmux$2910_Y, Q = \memory.mem.row_0.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_2.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_0.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$6029 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_2.$procmux$2910_Y, Q = \memory.mem.row_0.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_11.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_11.$procmux$2910_Y, Q = \memory.mem.row_0.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$6033 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_0.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_10.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_0.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$6035 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_10.$procmux$2910_Y, Q = \memory.mem.row_0.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_1.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_0.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$6039 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_1.$procmux$2910_Y, Q = \memory.mem.row_0.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_0.$procdff$3825 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_0.$procmux$2910_Y, Q = \memory.mem.row_0.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$6043 ($sdff) from module top (D = \memory.mm_colorsetter_value, Q = \memory.mem.row_0.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.$procdff$3800 ($dff) from module top (D = $flatten\memory.$procmux$2403_Y, Q = \memory.perq, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$6045 ($sdff) from module top (D = $flatten\memory.$procmux$2400_Y, Q = \memory.perq).
Adding SRST signal on $flatten\memory.$procdff$3799 ($dff) from module top (D = $flatten\memory.$procmux$2415_Y, Q = \memory.resetperiod_state, rval = 21'000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6055 ($sdff) from module top (D = $flatten\memory.$procmux$2413_Y, Q = \memory.resetperiod_state).
Adding SRST signal on $flatten\memory.$procdff$3798 ($dff) from module top (D = $flatten\memory.$procmux$2423_Y, Q = \memory.resetperiod, rval = 1'1).
Adding SRST signal on $flatten\memory.$procdff$3796 ($dff) from module top (D = $flatten\memory.$procmux$2468_Y, Q = \memory.streak_cooldown, rval = 17'00000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6062 ($sdff) from module top (D = $flatten\memory.$procmux$2465_Y, Q = \memory.streak_cooldown).
Adding SRST signal on $flatten\memory.$procdff$3794 ($dff) from module top (D = $flatten\memory.$procmux$2530_Y, Q = \memory.mm_colorsetter_value, rval = 3'110).
Adding EN signal on $auto$ff.cc:262:slice$6074 ($sdff) from module top (D = $flatten\memory.$procmux$2518_Y, Q = \memory.mm_colorsetter_value).
Adding SRST signal on $flatten\memory.$procdff$3793 ($dff) from module top (D = $flatten\memory.$procmux$2559_Y, Q = \memory.mm_colorsetter_commit, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6084 ($sdff) from module top (D = $flatten\memory.$procmux$2559_Y, Q = \memory.mm_colorsetter_commit).
Adding SRST signal on $flatten\memory.$procdff$3792 ($dff) from module top (D = $flatten\memory.$procmux$2590_Y, Q = \memory.mm_colosetter_y, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$6100 ($sdff) from module top (D = $flatten\memory.$procmux$2590_Y, Q = \memory.mm_colosetter_y).
Adding SRST signal on $flatten\memory.$procdff$3791 ($dff) from module top (D = $flatten\memory.$procmux$2621_Y, Q = \memory.mm_colosetter_x, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$6116 ($sdff) from module top (D = $flatten\memory.$procmux$2621_Y, Q = \memory.mm_colosetter_x).
Adding SRST signal on $flatten\memory.$procdff$3790 ($dff) from module top (D = $flatten\memory.$procmux$2627_Y, Q = \memory.proposed_memval, rval = 3'111).
Adding EN signal on $auto$ff.cc:262:slice$6132 ($sdff) from module top (D = \memory.memvalwire, Q = \memory.proposed_memval).
Adding SRST signal on $flatten\memory.$procdff$3789 ($dff) from module top (D = $flatten\memory.$procmux$2643_Y, Q = \memory.cooldown, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$6134 ($sdff) from module top (D = $flatten\memory.$procmux$2640_Y, Q = \memory.cooldown).
Adding SRST signal on $flatten\memory.$procdff$3788 ($dff) from module top (D = $flatten\memory.$procmux$2670_Y, Q = \memory.movement_steal, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6144 ($sdff) from module top (D = $flatten\memory.$procmux$2667_Y, Q = \memory.movement_steal).
Adding SRST signal on $flatten\memory.$procdff$3787 ($dff) from module top (D = $flatten\memory.$procmux$2692_Y, Q = \memory.movement_commit, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6146 ($sdff) from module top (D = $flatten\memory.$procmux$2689_Y, Q = \memory.movement_commit).
Adding SRST signal on $flatten\memory.$procdff$3786 ($dff) from module top (D = $flatten\memory.$procmux$2717_Y, Q = \memory.movement_declined, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6148 ($sdff) from module top (D = $flatten\memory.$procmux$2714_Y, Q = \memory.movement_declined).
Adding EN signal on $flatten\memory.$procdff$3785 ($dff) from module top (D = $flatten\memory.$procmux$2737_Y, Q = \memory.scorewire).
Adding SRST signal on $flatten\game_manager.$procdff$3803 ($dff) from module top (D = $flatten\game_manager.$2\ipixstream[11:0], Q = \game_manager.ipixstream, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6161 ($sdff) from module top (D = \game_manager.texture_lookup, Q = \game_manager.ipixstream).
Adding SRST signal on $flatten\game_manager.$procdff$3802 ($dff) from module top (D = $flatten\game_manager.$procmux$2769_Y, Q = \game_manager.pixstream, rval = 12'000000000000).
Adding EN signal on $flatten\core.$procdff$3824 ($dff) from module top (D = $flatten\core.$lt$src/vga_core.v:80$939_Y, Q = \core.v_drawing_pixels).
Adding EN signal on $flatten\core.$procdff$3823 ($dff) from module top (D = $flatten\core.$lt$src/vga_core.v:79$938_Y, Q = \core.h_drawing_pixels).
Adding SRST signal on $flatten\core.$procdff$3822 ($dff) from module top (D = \core.pixstream [7:4], Q = \core.proposed_g, rval = 4'0000).
Adding SRST signal on $flatten\core.$procdff$3821 ($dff) from module top (D = \core.pixstream [11:8], Q = \core.proposed_b, rval = 4'0000).
Adding SRST signal on $flatten\core.$procdff$3820 ($dff) from module top (D = \core.pixstream [3:0], Q = \core.proposed_r, rval = 4'0000).
Adding SRST signal on $flatten\core.$procdff$3819 ($dff) from module top (D = $flatten\core.$procmux$2894_Y, Q = \core.vscan_pos, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$6169 ($sdff) from module top (D = $flatten\core.$add$src/vga_core.v:85$941_Y, Q = \core.vscan_pos).
Adding SRST signal on $flatten\core.$procdff$3818 ($dff) from module top (D = $flatten\core.$add$src/vga_core.v:77$937_Y, Q = \core.hscan_pos, rval = 10'0000000000).
Adding EN signal on $flatten\core.$procdff$3817 ($dff) from module top (D = \core.vscan_pos, Q = \core.vreadwire).
Adding EN signal on $flatten\core.$procdff$3816 ($dff) from module top (D = \core.hscan_pos, Q = \core.hreadwire).

26.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 646 unused cells and 731 unused wires.
<suppressed ~647 debug messages>

26.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~274 debug messages>

26.12.9. Rerunning OPT passes. (Maybe there is more to do..)

26.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~794 debug messages>

26.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

26.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~843 debug messages>
Removed a total of 281 cells.

26.12.13. Executing OPT_DFF pass (perform DFF optimizations).

26.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 287 unused wires.
<suppressed ~7 debug messages>

26.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

26.12.16. Rerunning OPT passes. (Maybe there is more to do..)

26.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~783 debug messages>

26.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

26.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.12.20. Executing OPT_DFF pass (perform DFF optimizations).

26.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

26.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

26.12.23. Finished OPT passes. (There is nothing left to do.)

26.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 bits (of 32) from port B of cell top.$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021 ($mod).
Removed top 1 bits (of 25) from port B of cell top.$flatten\t.$eq$src/timer.v:14$945 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$4258 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$4252 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$4308 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$4321 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$4317 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$4329 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$4325 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$4333 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$4197 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$4193 ($eq).
Removed top 4 bits (of 8) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$4189 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$4225 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$4221 ($eq).
Removed top 4 bits (of 7) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$4217 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$4213 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$4233 ($eq).
Removed top 5 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$4229 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$4237 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3931 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3927 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3925 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3921 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3919 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3909 ($eq).
Removed top 5 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:350$7 ($eq).
Removed top 4 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:395$11 ($eq).
Removed top 4 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:440$15 ($eq).
Removed top 3 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:485$19 ($eq).
Removed top 3 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:530$23 ($eq).
Removed top 3 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:575$27 ($eq).
Removed top 3 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:620$31 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1247$377 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:665$35 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:710$39 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1247$374 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:755$43 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1247$371 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:800$47 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:845$51 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1247$368 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:890$55 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1247$365 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:935$59 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:980$63 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1247$362 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1025$67 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1247$359 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1070$71 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1115$75 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1247$356 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1160$79 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1247$353 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1205$83 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1240$87 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1240$93 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1240$99 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1240$105 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1240$111 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1240$117 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1240$123 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1240$129 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1244$149 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1244$152 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1244$155 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1244$158 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1244$161 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1244$164 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1244$167 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1244$170 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1244$173 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1244$176 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1244$179 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1244$182 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1244$185 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1244$188 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1244$191 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1245$211 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1245$214 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1245$217 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1245$220 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1245$223 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1245$226 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1245$229 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1245$232 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1245$235 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1245$238 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1245$241 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1245$244 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1245$247 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1245$250 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1245$253 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1246$273 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1246$276 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1246$279 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1246$282 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1246$285 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1246$288 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1246$291 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1246$294 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1246$297 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1246$300 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1246$303 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1246$306 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1246$309 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1246$312 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1246$315 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1247$335 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1247$338 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1247$341 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1247$344 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1247$347 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1247$350 ($eq).
Removed cell top.$flatten\memory.\mem.\row_0.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:173$909 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:160$906 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:147$903 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:186$912 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:134$900 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:199$915 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:121$897 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:108$894 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:95$891 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:82$888 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:212$918 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:59$881 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:59$878 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:59$875 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:59$872 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:59$869 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:59$866 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:59$863 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:59$860 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:59$857 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:59$854 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:59$851 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_0.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_0.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_0.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_0.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_1.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_1.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_1.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_1.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_2.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_2.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_2.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_2.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_3.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_3.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_3.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_3.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_4.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_4.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_4.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_4.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_5.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_5.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_5.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_5.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_6.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_6.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_6.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_6.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_7.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_7.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_7.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_7.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_8.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_8.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_8.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_8.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_9.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_9.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_9.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_9.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_10.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_10.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_10.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_10.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_11.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_11.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_11.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_11.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_12.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_12.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_12.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_12.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_13.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_13.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_13.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_13.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_14.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_14.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_14.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_14.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_15.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_15.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_15.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_15.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_16.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_16.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_16.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_16.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_17.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_17.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_17.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_17.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_18.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_18.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_18.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_18.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_8.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_10.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_7.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_6.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_5.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_4.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_3.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_9.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_2.$procmux$2907 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_1.$procmux$2907 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_19.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_19.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_19.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_19.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_20.$shiftx$src/meta_memrow.v:0$848 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_20.$shiftx$src/meta_memrow.v:0$847 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_20.$shiftx$src/meta_memrow.v:0$846 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_20.$shiftx$src/meta_memrow.v:0$845 ($shiftx).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:47$843 ($lt).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:46$842 ($lt).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:45$841 ($lt).
Removed top 3 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:9$766 ($mux).
Removed top 3 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:9$767 ($mux).
Removed top 3 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:9$768 ($mux).
Removed top 3 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:9$769 ($mux).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:44$840 ($lt).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:43$839 ($lt).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:42$838 ($lt).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:41$837 ($lt).
Removed top 2 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:11$774 ($mux).
Removed top 2 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:11$775 ($mux).
Removed top 2 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:11$776 ($mux).
Removed top 2 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:11$777 ($mux).
Removed top 2 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:40$836 ($lt).
Removed top 2 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:39$835 ($lt).
Removed top 2 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:38$834 ($lt).
Removed top 2 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:37$833 ($lt).
Removed top 2 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:13$782 ($mux).
Removed top 2 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:13$783 ($mux).
Removed top 2 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:13$784 ($mux).
Removed top 2 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:13$785 ($mux).
Removed top 2 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:36$832 ($lt).
Removed top 2 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:35$831 ($lt).
Removed top 2 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:34$830 ($lt).
Removed top 2 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:33$829 ($lt).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:15$790 ($mux).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:15$791 ($mux).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:15$792 ($mux).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:15$793 ($mux).
Removed top 3 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:32$828 ($lt).
Removed top 3 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:31$827 ($lt).
Removed top 3 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:30$826 ($lt).
Removed top 3 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:29$825 ($lt).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:17$798 ($mux).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:17$799 ($mux).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:17$800 ($mux).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:17$801 ($mux).
Removed top 4 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:28$824 ($lt).
Removed top 4 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:27$823 ($lt).
Removed top 5 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:26$822 ($lt).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:19$805 ($mux).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:19$806 ($mux).
Removed top 3 bits (of 6) from port A of cell top.$flatten\memory.\sh.$gt$src/shifter.v:22$808 ($gt).
Removed top 5 bits (of 6) from port B of cell top.$flatten\memory.\sh.$gt$src/shifter.v:22$808 ($gt).
Removed top 2 bits (of 6) from port A of cell top.$flatten\memory.\sh.$gt$src/shifter.v:22$809 ($gt).
Removed top 5 bits (of 6) from port B of cell top.$flatten\memory.\sh.$gt$src/shifter.v:22$809 ($gt).
Removed top 2 bits (of 6) from port A of cell top.$flatten\memory.\sh.$gt$src/shifter.v:22$810 ($gt).
Removed top 5 bits (of 6) from port B of cell top.$flatten\memory.\sh.$gt$src/shifter.v:22$810 ($gt).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$gt$src/shifter.v:22$811 ($gt).
Removed top 5 bits (of 6) from port B of cell top.$flatten\memory.\sh.$gt$src/shifter.v:22$811 ($gt).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$gt$src/shifter.v:22$812 ($gt).
Removed top 5 bits (of 6) from port B of cell top.$flatten\memory.\sh.$gt$src/shifter.v:22$812 ($gt).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$gt$src/shifter.v:22$813 ($gt).
Removed top 5 bits (of 6) from port B of cell top.$flatten\memory.\sh.$gt$src/shifter.v:22$813 ($gt).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:22$814 ($mux).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:22$815 ($mux).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:22$816 ($mux).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:22$817 ($mux).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:22$818 ($mux).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:22$819 ($mux).
Removed top 5 bits (of 6) from port A of cell top.$flatten\memory.\sh.$lt$src/shifter.v:25$821 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:25$821 ($lt).
Removed cell top.$flatten\memory.$procmux$2728 ($mux).
Removed cell top.$flatten\memory.$procmux$2725 ($mux).
Removed cell top.$flatten\memory.$procmux$2722 ($mux).
Removed cell top.$flatten\memory.$procmux$2634 ($mux).
Removed cell top.$flatten\memory.$procmux$2632 ($mux).
Removed cell top.$flatten\memory.$procmux$2615 ($mux).
Removed cell top.$flatten\memory.$procmux$2612 ($mux).
Removed cell top.$flatten\memory.$procmux$2610 ($mux).
Removed cell top.$flatten\memory.$procmux$2608 ($mux).
Removed cell top.$flatten\memory.$procmux$2606 ($mux).
Removed cell top.$flatten\memory.$procmux$2597 ($mux).
Removed cell top.$flatten\memory.$procmux$2584 ($mux).
Removed cell top.$flatten\memory.$procmux$2581 ($mux).
Removed cell top.$flatten\memory.$procmux$2579 ($mux).
Removed cell top.$flatten\memory.$procmux$2577 ($mux).
Removed cell top.$flatten\memory.$procmux$2575 ($mux).
Removed cell top.$flatten\memory.$procmux$2566 ($mux).
Removed cell top.$flatten\memory.$procmux$2557 ($mux).
Removed cell top.$flatten\memory.$procmux$2554 ($mux).
Removed cell top.$flatten\memory.$procmux$2552 ($mux).
Removed cell top.$flatten\memory.$procmux$2550 ($mux).
Removed cell top.$flatten\memory.$procmux$2548 ($mux).
Removed cell top.$flatten\memory.$procmux$2537 ($mux).
Removed cell top.$flatten\memory.$procmux$2512 ($mux).
Removed cell top.$flatten\memory.$procmux$2460 ($mux).
Removed cell top.$flatten\memory.$procmux$2457 ($mux).
Removed cell top.$flatten\memory.$procmux$2455 ($mux).
Removed cell top.$flatten\memory.$procmux$2409 ($mux).
Removed cell top.$flatten\memory.$procmux$2395 ($mux).
Removed cell top.$flatten\memory.$procmux$2392 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\memory.$sub$src/blockmemory.v:219$1450 ($sub).
Removed top 26 bits (of 32) from port Y of cell top.$flatten\memory.$sub$src/blockmemory.v:219$1450 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\memory.$sub$src/blockmemory.v:211$1448 ($sub).
Removed top 26 bits (of 32) from port Y of cell top.$flatten\memory.$sub$src/blockmemory.v:211$1448 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\memory.$sub$src/blockmemory.v:203$1446 ($sub).
Removed top 26 bits (of 32) from port Y of cell top.$flatten\memory.$sub$src/blockmemory.v:203$1446 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\memory.$sub$src/blockmemory.v:195$1444 ($sub).
Removed top 26 bits (of 32) from port Y of cell top.$flatten\memory.$sub$src/blockmemory.v:195$1444 ($sub).
Removed top 3 bits (of 4) from port B of cell top.$flatten\memory.$eq$src/blockmemory.v:185$1441 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\memory.$gt$src/blockmemory.v:184$1440 ($gt).
Removed top 31 bits (of 32) from port B of cell top.$flatten\memory.$gt$src/blockmemory.v:178$1438 ($gt).
Removed top 31 bits (of 32) from port B of cell top.$flatten\memory.$gt$src/blockmemory.v:175$1436 ($gt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\memory.$ge$src/blockmemory.v:136$1426 ($ge).
Removed top 26 bits (of 32) from port B of cell top.$flatten\memory.$sub$src/blockmemory.v:132$1424 ($sub).
Removed top 26 bits (of 32) from port Y of cell top.$flatten\memory.$sub$src/blockmemory.v:132$1424 ($sub).
Removed top 26 bits (of 32) from port B of cell top.$flatten\memory.$lt$src/blockmemory.v:131$1422 ($lt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\memory.$ge$src/blockmemory.v:131$1421 ($ge).
Removed top 27 bits (of 32) from port B of cell top.$flatten\memory.$sub$src/blockmemory.v:128$1419 ($sub).
Removed top 26 bits (of 32) from port Y of cell top.$flatten\memory.$sub$src/blockmemory.v:128$1419 ($sub).
Removed top 26 bits (of 32) from port B of cell top.$flatten\memory.$lt$src/blockmemory.v:126$1417 ($lt).
Removed top 27 bits (of 32) from port B of cell top.$flatten\memory.$ge$src/blockmemory.v:126$1416 ($ge).
Removed top 27 bits (of 32) from port B of cell top.$flatten\memory.$lt$src/blockmemory.v:121$1414 ($lt).
Removed top 3 bits (of 23) from mux cell top.$flatten\memory.$ternary$src/blockmemory.v:63$1409 ($mux).
Removed top 2 bits (of 8) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$3907 ($eq).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\sbshaper.$procmux$3584 ($mux).
Removed top 4 bits (of 5) from FF cell top.$auto$ff.cc:262:slice$4428 ($sdffe).
Removed top 7 bits (of 10) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$6089 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$6087 ($ne).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\sashaper.$procmux$3661 ($mux).
Removed top 4 bits (of 5) from FF cell top.$auto$ff.cc:262:slice$4498 ($sdffe).
Removed top 3 bits (of 4) from FF cell top.$auto$ff.cc:262:slice$4479 ($sdffe).
Removed cell top.$flatten\vcell.\lbshaper.$procmux$3014 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\lbshaper.$procmux$3020 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\lashaper.$procmux$2932 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\lashaper.$procmux$2976 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\oshaper.$procmux$3094 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$6093 ($ne).
Removed top 4 bits (of 5) from FF cell top.$flatten\vcell.\oshaper.$procdff$3845 ($dff).
Removed top 2 bits (of 3) from port B of cell top.$flatten\vcell.\ishaper.$eq$src/tetron_I.v:40$1137 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\vcell.\ishaper.$eq$src/tetron_I.v:51$1138 ($eq).
Removed cell top.$flatten\vcell.\ishaper.$procmux$2774 ($mux).
Removed top 3 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2776 ($mux).
Removed top 3 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2778 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2780 ($mux).
Removed cell top.$flatten\vcell.\ishaper.$procmux$2785 ($mux).
Removed top 3 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2787 ($mux).
Removed top 3 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2789 ($mux).
Removed top 3 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2791 ($mux).
Removed cell top.$flatten\vcell.\ishaper.$procmux$2796 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2798 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2800 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2802 ($mux).
Removed cell top.$flatten\vcell.\ishaper.$procmux$2807 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2809 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2811 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2813 ($mux).
Removed cell top.$flatten\vcell.\ishaper.$procmux$2818 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2824 ($mux).
Removed cell top.$flatten\vcell.\ishaper.$procmux$2829 ($mux).
Removed cell top.$flatten\vcell.\ishaper.$procmux$2842 ($mux).
Removed cell top.$flatten\vcell.\ishaper.$procmux$2844 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2846 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2855 ($mux).
Removed cell top.$flatten\vcell.$procmux$2337 ($mux).
Removed cell top.$flatten\vcell.$procmux$2334 ($mux).
Removed cell top.$flatten\vcell.$procmux$2331 ($mux).
Removed cell top.$flatten\vcell.$procmux$2328 ($mux).
Removed cell top.$flatten\vcell.$procmux$2325 ($mux).
Removed cell top.$flatten\vcell.$procmux$2322 ($mux).
Removed cell top.$flatten\vcell.$procmux$2316 ($mux).
Removed cell top.$flatten\vcell.$procmux$2304 ($mux).
Removed cell top.$flatten\vcell.$procmux$2283 ($mux).
Removed cell top.$flatten\vcell.$procmux$2267 ($mux).
Removed cell top.$flatten\vcell.$procmux$2258 ($mux).
Removed cell top.$flatten\vcell.$procmux$2241 ($mux).
Removed cell top.$flatten\vcell.$procmux$2238 ($mux).
Removed cell top.$flatten\vcell.$procmux$2235 ($mux).
Removed cell top.$flatten\vcell.$procmux$2229 ($mux).
Removed cell top.$flatten\vcell.$procmux$2223 ($mux).
Removed cell top.$flatten\vcell.$procmux$2213 ($mux).
Removed cell top.$flatten\vcell.$procmux$2211 ($mux).
Removed cell top.$flatten\vcell.$procmux$2204 ($mux).
Removed cell top.$flatten\vcell.$procmux$2178 ($mux).
Removed cell top.$flatten\vcell.$procmux$2158 ($mux).
Removed cell top.$flatten\vcell.$procmux$2154 ($mux).
Removed cell top.$flatten\vcell.$procmux$2145 ($mux).
Removed cell top.$flatten\vcell.$procmux$2137 ($mux).
Removed cell top.$flatten\vcell.$procmux$2109 ($mux).
Removed cell top.$flatten\vcell.$procmux$2099 ($mux).
Removed cell top.$flatten\vcell.$procmux$2092 ($mux).
Removed cell top.$flatten\vcell.$procmux$2076 ($mux).
Removed cell top.$flatten\vcell.$procmux$2048 ($mux).
Removed cell top.$flatten\vcell.$procmux$2046 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\vcell.$eq$src/volatile_cell_storage.v:99$2025 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\vcell.$eq$src/volatile_cell_storage.v:89$2024 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\vcell.$eq$src/volatile_cell_storage.v:79$2023 ($eq).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2020 ($and).
Removed top 6 bits (of 9) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$6105 ($ne).
Removed top 31 bits (of 32) from port B of cell top.$flatten\vcell.$gt$src/volatile_cell_storage.v:223$1997 ($gt).
Removed top 1 bits (of 3) from port B of cell top.$flatten\vcell.$eq$src/volatile_cell_storage.v:219$1994 ($eq).
Removed top 25 bits (of 26) from port B of cell top.$flatten\vcell.$and$src/volatile_cell_storage.v:217$1991 ($and).
Removed top 25 bits (of 26) from port A of cell top.$flatten\vcell.$and$src/volatile_cell_storage.v:217$1989 ($and).
Removed top 25 bits (of 26) from port B of cell top.$flatten\vcell.$and$src/volatile_cell_storage.v:211$1984 ($and).
Removed top 25 bits (of 26) from port A of cell top.$flatten\vcell.$and$src/volatile_cell_storage.v:211$1982 ($and).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:65$1952 ($add).
Removed top 3 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:65$1946 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:64$1940 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:64$1939 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:63$1936 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:63$1935 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:63$1934 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:63$1933 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:62$1931 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:62$1930 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:62$1925 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:61$1923 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:61$1919 ($add).
Removed top 3 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:61$1918 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:60$1911 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:59$1908 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:59$1907 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:59$1906 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:59$1905 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:58$1903 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:58$1902 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:58$1897 ($add).
Removed top 26 bits (of 32) from port B of cell top.$flatten\screen_mngr.$lt$src/screen_manager.v:12$706 ($lt).
Removed top 29 bits (of 32) from port B of cell top.$flatten\screen_mngr.$ge$src/screen_manager.v:12$705 ($ge).
Removed top 22 bits (of 32) from port B of cell top.$flatten\screen_mngr.$lt$src/screen_manager.v:11$699 ($lt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\screen_mngr.$ge$src/screen_manager.v:11$698 ($ge).
Removed top 3 bits (of 24) from port B of cell top.$flatten\tdisplay.$sub$src/gamespeed_display.v:32$747 ($sub).
Removed top 4 bits (of 9) from port A of cell top.$flatten\tdisplay.$mul$src/gamespeed_display.v:19$741 ($mul).
Removed top 6 bits (of 18) from mux cell top.$flatten\tdisplay.$ternary$src/gamespeed_display.v:18$740 ($mux).
Removed top 9 bits (of 18) from mux cell top.$flatten\tdisplay.$ternary$src/gamespeed_display.v:18$738 ($mux).
Removed top 1 bits (of 10) from port A of cell top.$flatten\tdisplay.$sub$src/gamespeed_display.v:18$732 ($sub).
Removed top 1 bits (of 10) from port A of cell top.$flatten\tdisplay.$sub$src/gamespeed_display.v:18$730 ($sub).
Removed top 26 bits (of 32) from port B of cell top.$flatten\tdisplay.$lt$src/gamespeed_display.v:15$726 ($lt).
Removed top 29 bits (of 32) from port B of cell top.$flatten\tdisplay.$ge$src/gamespeed_display.v:15$725 ($ge).
Removed top 1 bits (of 6) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$4909 ($ne).
Removed top 1 bits (of 7) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$4816 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$4856 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$4886 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$4818 ($ne).
Removed top 1 bits (of 5) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$4911 ($ne).
Removed top 1 bits (of 6) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$4864 ($ne).
Removed top 3 bits (of 7) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$4778 ($ne).
Removed top 30 bits (of 32) from port B of cell top.$flatten\sdisplay.\s8.$gt$src/digitdisplay.v:17$410 ($gt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.\s8.$lt$src/digitdisplay.v:17$411 ($lt).
Removed top 2 bits (of 4) from port B of cell top.$flatten\sdisplay.\s8.$eq$src/digitdisplay.v:18$415 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\sdisplay.\s8.$eq$src/digitdisplay.v:18$417 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s8.$eq$src/digitdisplay.v:18$419 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s8.$eq$src/digitdisplay.v:18$421 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s8.$eq$src/digitdisplay.v:18$423 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:18$429 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:18$430 ($mux).
Removed top 3 bits (of 5) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$6156 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$6137 ($ne).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:23$453 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:23$455 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s8.$eq$src/digitdisplay.v:28$466 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:28$476 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:28$478 ($mux).
Removed top 29 bits (of 32) from port B of cell top.$flatten\sdisplay.\s8.$lt$src/digitdisplay.v:32$483 ($lt).
Removed top 3 bits (of 4) from port B of cell top.$flatten\sdisplay.\s8.$eq$src/digitdisplay.v:33$487 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:33$501 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:33$503 ($mux).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.\s8.$gt$src/digitdisplay.v:37$507 ($gt).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:38$522 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:38$524 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:43$539 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:43$541 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:47$566 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:47$568 ($mux).
Removed top 30 bits (of 32) from port B of cell top.$flatten\sdisplay.\s7.$gt$src/digitdisplay.v:17$410 ($gt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.\s7.$lt$src/digitdisplay.v:17$411 ($lt).
Removed top 2 bits (of 4) from port B of cell top.$flatten\sdisplay.\s7.$eq$src/digitdisplay.v:18$415 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\sdisplay.\s7.$eq$src/digitdisplay.v:18$417 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s7.$eq$src/digitdisplay.v:18$419 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s7.$eq$src/digitdisplay.v:18$421 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s7.$eq$src/digitdisplay.v:18$423 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:18$429 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:18$430 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:23$453 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:23$455 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s7.$eq$src/digitdisplay.v:28$466 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:28$476 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:28$478 ($mux).
Removed top 29 bits (of 32) from port B of cell top.$flatten\sdisplay.\s7.$lt$src/digitdisplay.v:32$483 ($lt).
Removed top 3 bits (of 4) from port B of cell top.$flatten\sdisplay.\s7.$eq$src/digitdisplay.v:33$487 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:33$501 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:33$503 ($mux).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.\s7.$gt$src/digitdisplay.v:37$507 ($gt).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:38$522 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:38$524 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:43$539 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:43$541 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:47$566 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:47$568 ($mux).
Removed top 30 bits (of 32) from port B of cell top.$flatten\sdisplay.\s6.$gt$src/digitdisplay.v:17$410 ($gt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.\s6.$lt$src/digitdisplay.v:17$411 ($lt).
Removed top 2 bits (of 4) from port B of cell top.$flatten\sdisplay.\s6.$eq$src/digitdisplay.v:18$415 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\sdisplay.\s6.$eq$src/digitdisplay.v:18$417 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s6.$eq$src/digitdisplay.v:18$419 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s6.$eq$src/digitdisplay.v:18$421 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s6.$eq$src/digitdisplay.v:18$423 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:18$429 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:18$430 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:23$453 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:23$455 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s6.$eq$src/digitdisplay.v:28$466 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:28$476 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:28$478 ($mux).
Removed top 29 bits (of 32) from port B of cell top.$flatten\sdisplay.\s6.$lt$src/digitdisplay.v:32$483 ($lt).
Removed top 3 bits (of 4) from port B of cell top.$flatten\sdisplay.\s6.$eq$src/digitdisplay.v:33$487 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:33$501 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:33$503 ($mux).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.\s6.$gt$src/digitdisplay.v:37$507 ($gt).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:38$522 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:38$524 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:43$539 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:43$541 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:47$566 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:47$568 ($mux).
Removed top 30 bits (of 32) from port B of cell top.$flatten\sdisplay.\s5.$gt$src/digitdisplay.v:17$410 ($gt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.\s5.$lt$src/digitdisplay.v:17$411 ($lt).
Removed top 2 bits (of 4) from port B of cell top.$flatten\sdisplay.\s5.$eq$src/digitdisplay.v:18$415 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\sdisplay.\s5.$eq$src/digitdisplay.v:18$417 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s5.$eq$src/digitdisplay.v:18$419 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s5.$eq$src/digitdisplay.v:18$421 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s5.$eq$src/digitdisplay.v:18$423 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:18$429 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:18$430 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:23$453 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:23$455 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s5.$eq$src/digitdisplay.v:28$466 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:28$476 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:28$478 ($mux).
Removed top 29 bits (of 32) from port B of cell top.$flatten\sdisplay.\s5.$lt$src/digitdisplay.v:32$483 ($lt).
Removed top 3 bits (of 4) from port B of cell top.$flatten\sdisplay.\s5.$eq$src/digitdisplay.v:33$487 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:33$501 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:33$503 ($mux).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.\s5.$gt$src/digitdisplay.v:37$507 ($gt).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:38$522 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:38$524 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:43$539 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:43$541 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:47$566 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:47$568 ($mux).
Removed top 30 bits (of 32) from port B of cell top.$flatten\sdisplay.\s4.$gt$src/digitdisplay.v:17$410 ($gt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.\s4.$lt$src/digitdisplay.v:17$411 ($lt).
Removed top 2 bits (of 4) from port B of cell top.$flatten\sdisplay.\s4.$eq$src/digitdisplay.v:18$415 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\sdisplay.\s4.$eq$src/digitdisplay.v:18$417 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s4.$eq$src/digitdisplay.v:18$419 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s4.$eq$src/digitdisplay.v:18$421 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s4.$eq$src/digitdisplay.v:18$423 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:18$429 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:18$430 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:23$453 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:23$455 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s4.$eq$src/digitdisplay.v:28$466 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:28$476 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:28$478 ($mux).
Removed top 29 bits (of 32) from port B of cell top.$flatten\sdisplay.\s4.$lt$src/digitdisplay.v:32$483 ($lt).
Removed top 3 bits (of 4) from port B of cell top.$flatten\sdisplay.\s4.$eq$src/digitdisplay.v:33$487 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:33$501 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:33$503 ($mux).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.\s4.$gt$src/digitdisplay.v:37$507 ($gt).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:38$522 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:38$524 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:43$539 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:43$541 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:47$566 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:47$568 ($mux).
Removed top 30 bits (of 32) from port B of cell top.$flatten\sdisplay.\s3.$gt$src/digitdisplay.v:17$410 ($gt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.\s3.$lt$src/digitdisplay.v:17$411 ($lt).
Removed top 2 bits (of 4) from port B of cell top.$flatten\sdisplay.\s3.$eq$src/digitdisplay.v:18$415 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\sdisplay.\s3.$eq$src/digitdisplay.v:18$417 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s3.$eq$src/digitdisplay.v:18$419 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s3.$eq$src/digitdisplay.v:18$421 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s3.$eq$src/digitdisplay.v:18$423 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:18$429 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:18$430 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:23$453 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:23$455 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s3.$eq$src/digitdisplay.v:28$466 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:28$476 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:28$478 ($mux).
Removed top 29 bits (of 32) from port B of cell top.$flatten\sdisplay.\s3.$lt$src/digitdisplay.v:32$483 ($lt).
Removed top 3 bits (of 4) from port B of cell top.$flatten\sdisplay.\s3.$eq$src/digitdisplay.v:33$487 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:33$501 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:33$503 ($mux).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.\s3.$gt$src/digitdisplay.v:37$507 ($gt).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:38$522 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:38$524 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:43$539 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:43$541 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:47$566 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:47$568 ($mux).
Removed top 30 bits (of 32) from port B of cell top.$flatten\sdisplay.\s2.$gt$src/digitdisplay.v:17$410 ($gt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.\s2.$lt$src/digitdisplay.v:17$411 ($lt).
Removed top 2 bits (of 4) from port B of cell top.$flatten\sdisplay.\s2.$eq$src/digitdisplay.v:18$415 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\sdisplay.\s2.$eq$src/digitdisplay.v:18$417 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s2.$eq$src/digitdisplay.v:18$419 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s2.$eq$src/digitdisplay.v:18$421 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s2.$eq$src/digitdisplay.v:18$423 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:18$429 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:18$430 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:23$453 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:23$455 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s2.$eq$src/digitdisplay.v:28$466 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:28$476 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:28$478 ($mux).
Removed top 29 bits (of 32) from port B of cell top.$flatten\sdisplay.\s2.$lt$src/digitdisplay.v:32$483 ($lt).
Removed top 3 bits (of 4) from port B of cell top.$flatten\sdisplay.\s2.$eq$src/digitdisplay.v:33$487 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:33$501 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:33$503 ($mux).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.\s2.$gt$src/digitdisplay.v:37$507 ($gt).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:38$522 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:38$524 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:43$539 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:43$541 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:47$566 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:47$568 ($mux).
Removed top 29 bits (of 32) from port B of cell top.$flatten\sdisplay.\s1.$lt$src/digitdisplay.v:17$408 ($lt).
Removed top 30 bits (of 32) from port B of cell top.$flatten\sdisplay.\s1.$gt$src/digitdisplay.v:17$410 ($gt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.\s1.$lt$src/digitdisplay.v:17$411 ($lt).
Removed top 2 bits (of 4) from port B of cell top.$flatten\sdisplay.\s1.$eq$src/digitdisplay.v:18$415 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\sdisplay.\s1.$eq$src/digitdisplay.v:18$417 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s1.$eq$src/digitdisplay.v:18$419 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s1.$eq$src/digitdisplay.v:18$421 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s1.$eq$src/digitdisplay.v:18$423 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:18$429 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:18$430 ($mux).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.\s1.$gt$src/digitdisplay.v:22$431 ($gt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.\s1.$lt$src/digitdisplay.v:22$432 ($lt).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$6065 ($ne).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:23$453 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:23$454 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:23$455 ($mux).
Removed top 27 bits (of 32) from port B of cell top.$flatten\sdisplay.\s1.$gt$src/digitdisplay.v:27$456 ($gt).
Removed top 27 bits (of 32) from port B of cell top.$flatten\sdisplay.\s1.$lt$src/digitdisplay.v:27$457 ($lt).
Removed top 1 bits (of 4) from port B of cell top.$flatten\sdisplay.\s1.$eq$src/digitdisplay.v:28$466 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:28$476 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:28$477 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:28$478 ($mux).
Removed top 29 bits (of 32) from port B of cell top.$flatten\sdisplay.\s1.$lt$src/digitdisplay.v:32$483 ($lt).
Removed top 3 bits (of 4) from port B of cell top.$flatten\sdisplay.\s1.$eq$src/digitdisplay.v:33$487 ($eq).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:33$501 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:33$502 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:33$503 ($mux).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.\s1.$gt$src/digitdisplay.v:37$507 ($gt).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:38$522 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:38$523 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:38$524 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:43$539 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:43$540 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:43$541 ($mux).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:47$566 ($mux).
Removed top 8 bits (of 12) from port A of cell top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from port B of cell top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from port Y of cell top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:47$567 ($or).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:47$568 ($mux).
Removed cell top.$flatten\sdisplay.$procmux$3548 ($mux).
Removed top 25 bits (of 32) from port B of cell top.$flatten\sdisplay.$lt$src/scoredisplay.v:147$687 ($lt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.$ge$src/scoredisplay.v:147$686 ($ge).
Removed top 1 bits (of 5) from mux cell top.$flatten\sdisplay.$ternary$src/scoredisplay.v:146$685 ($mux).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:146$683 ($sub).
Removed top 25 bits (of 32) from port Y of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:146$683 ($sub).
Removed top 3 bits (of 10) from port A of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:146$683 ($sub).
Removed top 22 bits (of 32) from port B of cell top.$flatten\sdisplay.$lt$src/scoredisplay.v:143$679 ($lt).
Removed top 22 bits (of 32) from port B of cell top.$flatten\sdisplay.$ge$src/scoredisplay.v:143$678 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\sdisplay.$lt$src/scoredisplay.v:143$676 ($lt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sdisplay.$ge$src/scoredisplay.v:143$675 ($ge).
Removed top 1 bits (of 5) from mux cell top.$flatten\sdisplay.$ternary$src/scoredisplay.v:139$673 ($mux).
Removed top 25 bits (of 32) from port B of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:139$671 ($sub).
Removed top 25 bits (of 32) from port Y of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:139$671 ($sub).
Removed top 3 bits (of 10) from port A of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:139$671 ($sub).
Removed top 24 bits (of 32) from port B of cell top.$flatten\sdisplay.$lt$src/scoredisplay.v:137$664 ($lt).
Removed top 25 bits (of 32) from port B of cell top.$flatten\sdisplay.$ge$src/scoredisplay.v:137$663 ($ge).
Removed top 1 bits (of 5) from mux cell top.$flatten\sdisplay.$ternary$src/scoredisplay.v:132$661 ($mux).
Removed top 24 bits (of 32) from port B of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:132$659 ($sub).
Removed top 25 bits (of 32) from port Y of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:132$659 ($sub).
Removed top 3 bits (of 10) from port A of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:132$659 ($sub).
Removed top 4 bits (of 8) from port B of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:132$659 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$6069 ($ne).
Removed top 24 bits (of 32) from port B of cell top.$flatten\sdisplay.$lt$src/scoredisplay.v:130$652 ($lt).
Removed top 24 bits (of 32) from port B of cell top.$flatten\sdisplay.$ge$src/scoredisplay.v:130$651 ($ge).
Removed top 1 bits (of 5) from mux cell top.$flatten\sdisplay.$ternary$src/scoredisplay.v:125$649 ($mux).
Removed top 24 bits (of 32) from port B of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:125$647 ($sub).
Removed top 25 bits (of 32) from port Y of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:125$647 ($sub).
Removed top 3 bits (of 10) from port A of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:125$647 ($sub).
Removed top 2 bits (of 8) from port B of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:125$647 ($sub).
Removed top 24 bits (of 32) from port B of cell top.$flatten\sdisplay.$lt$src/scoredisplay.v:123$640 ($lt).
Removed top 24 bits (of 32) from port B of cell top.$flatten\sdisplay.$ge$src/scoredisplay.v:123$639 ($ge).
Removed top 1 bits (of 5) from mux cell top.$flatten\sdisplay.$ternary$src/scoredisplay.v:118$637 ($mux).
Removed top 24 bits (of 32) from port B of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:118$635 ($sub).
Removed top 25 bits (of 32) from port Y of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:118$635 ($sub).
Removed top 3 bits (of 10) from port A of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:118$635 ($sub).
Removed top 1 bits (of 8) from port B of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:118$635 ($sub).
Removed top 23 bits (of 32) from port B of cell top.$flatten\sdisplay.$lt$src/scoredisplay.v:116$628 ($lt).
Removed top 24 bits (of 32) from port B of cell top.$flatten\sdisplay.$ge$src/scoredisplay.v:116$627 ($ge).
Removed top 1 bits (of 5) from mux cell top.$flatten\sdisplay.$ternary$src/scoredisplay.v:111$625 ($mux).
Removed top 23 bits (of 32) from port B of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:111$623 ($sub).
Removed top 25 bits (of 32) from port Y of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:111$623 ($sub).
Removed top 3 bits (of 10) from port A of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:111$623 ($sub).
Removed top 4 bits (of 9) from port B of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:111$623 ($sub).
Removed top 23 bits (of 32) from port B of cell top.$flatten\sdisplay.$lt$src/scoredisplay.v:109$616 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\sdisplay.$ge$src/scoredisplay.v:109$615 ($ge).
Removed top 1 bits (of 5) from mux cell top.$flatten\sdisplay.$ternary$src/scoredisplay.v:105$614 ($mux).
Removed top 23 bits (of 32) from port B of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:105$612 ($sub).
Removed top 25 bits (of 32) from port Y of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:105$612 ($sub).
Removed top 3 bits (of 10) from port A of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:105$612 ($sub).
Removed top 2 bits (of 9) from port B of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:105$612 ($sub).
Removed top 22 bits (of 32) from port B of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:105$611 ($sub).
Removed top 25 bits (of 32) from port Y of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:105$611 ($sub).
Removed top 3 bits (of 10) from port A of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:105$611 ($sub).
Removed top 4 bits (of 10) from port B of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:105$611 ($sub).
Removed top 22 bits (of 32) from port B of cell top.$flatten\sdisplay.$lt$src/scoredisplay.v:102$607 ($lt).
Removed top 22 bits (of 32) from port B of cell top.$flatten\sdisplay.$ge$src/scoredisplay.v:102$606 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\sdisplay.$lt$src/scoredisplay.v:102$604 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\sdisplay.$ge$src/scoredisplay.v:102$603 ($ge).
Removed top 1 bits (of 5) from mux cell top.$flatten\sdisplay.$ternary$src/scoredisplay.v:97$602 ($mux).
Removed top 23 bits (of 32) from port B of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:97$600 ($sub).
Removed top 25 bits (of 32) from port Y of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:97$600 ($sub).
Removed top 3 bits (of 10) from port A of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:97$600 ($sub).
Removed top 2 bits (of 9) from port B of cell top.$flatten\sdisplay.$sub$src/scoredisplay.v:97$600 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\sdisplay.\s1.$gt$src/digitdisplay.v:17$407 ($gt).
Removed top 8 bits (of 12) from mux cell top.$flatten\sdisplay.$ternary$src/scoredisplay.v:96$598 ($mux).
Removed top 23 bits (of 32) from port B of cell top.$flatten\sdisplay.$lt$src/scoredisplay.v:94$592 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\sdisplay.$ge$src/scoredisplay.v:94$591 ($ge).
Removed top 31 bits (of 32) from port B of cell top.$flatten\sdisplay.$gt$src/scoredisplay.v:37$573 ($gt).
Removed top 31 bits (of 32) from port B of cell top.$flatten\sdisplay.$gt$src/scoredisplay.v:35$571 ($gt).
Removed top 1 bits (of 3) from port B of cell top.$flatten\game_manager.\clut.$procmux$2750_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\game_manager.\clut.$procmux$2751_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\game_manager.\clut.$procmux$2752_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\game_manager.\sh.$eq$src/shader.v:9$1165 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\game_manager.\sh.$ge$src/shader.v:9$1167 ($ge).
Removed top 30 bits (of 32) from port B of cell top.$flatten\game_manager.\sh.$gt$src/shader.v:10$1169 ($gt).
Removed top 27 bits (of 32) from port B of cell top.$flatten\game_manager.\sh.$lt$src/shader.v:10$1170 ($lt).
Removed top 30 bits (of 32) from port B of cell top.$flatten\game_manager.\sh.$gt$src/shader.v:10$1172 ($gt).
Removed top 27 bits (of 32) from port B of cell top.$flatten\game_manager.\sh.$lt$src/shader.v:10$1174 ($lt).
Removed top 11 bits (of 12) from port Y of cell top.$flatten\game_manager.\sh.$and$src/shader.v:20$1182 ($and).
Removed top 11 bits (of 12) from port B of cell top.$flatten\game_manager.\sh.$and$src/shader.v:21$1185 ($and).
Removed top 11 bits (of 12) from port Y of cell top.$flatten\game_manager.\sh.$and$src/shader.v:21$1185 ($and).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.$sub$src/mod24.v:58$1390 ($sub).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.$sub$src/mod24.v:58$1390 ($sub).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.$sub$src/mod24.v:58$1390 ($sub).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1389 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1389 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1389 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1388 ($mux).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1387 ($mux).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1382 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1382 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1382 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1381 ($mux).
Removed top 6 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1380 ($mux).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1375 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1375 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1375 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:41$1374 ($mux).
Removed top 5 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:41$1373 ($mux).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1368 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1368 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1368 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:40$1367 ($mux).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:40$1366 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:40$1363 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:40$1362 ($eq).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1361 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1361 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1361 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$1360 ($mux).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$1359 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:39$1356 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:39$1355 ($eq).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1354 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1354 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1354 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:38$1353 ($mux).
Removed top 6 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:38$1352 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:38$1349 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:38$1348 ($eq).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1347 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1347 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1347 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1346 ($mux).
Removed top 5 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1345 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:37$1342 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:37$1341 ($eq).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1340 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1340 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1340 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$1339 ($mux).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$1338 ($mux).
Removed top 2 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:36$1335 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:36$1334 ($eq).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1333 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1333 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1333 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1332 ($mux).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1331 ($mux).
Removed top 2 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:35$1328 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:35$1327 ($eq).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1326 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1326 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1326 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:34$1325 ($mux).
Removed top 6 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:34$1324 ($mux).
Removed top 3 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:34$1321 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:34$1320 ($eq).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:33$1319 ($mux).
Removed top 5 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:33$1318 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:33$1315 ($eq).
Removed top 4 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:18$1195 ($mux).
Removed top 3 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:18$1197 ($mux).
Removed top 4 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:18$1198 ($or).
Removed top 3 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:18$1198 ($or).
Removed top 3 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:18$1198 ($or).
Removed top 3 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:18$1199 ($mux).
Removed top 3 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:18$1200 ($or).
Removed top 3 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:18$1200 ($or).
Removed top 3 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:18$1200 ($or).
Removed top 2 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:19$1201 ($mux).
Removed top 2 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:19$1202 ($mux).
Removed top 2 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:19$1203 ($or).
Removed top 2 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:19$1203 ($or).
Removed top 2 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:19$1203 ($or).
Removed top 2 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:19$1204 ($mux).
Removed top 2 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:19$1205 ($or).
Removed top 2 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:19$1205 ($or).
Removed top 2 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:19$1205 ($or).
Removed top 2 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:19$1206 ($mux).
Removed top 2 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:19$1207 ($or).
Removed top 2 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:19$1207 ($or).
Removed top 2 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:19$1207 ($or).
Removed top 1 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:20$1208 ($mux).
Removed top 1 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:20$1209 ($mux).
Removed top 1 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:20$1210 ($or).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:20$1210 ($or).
Removed top 1 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:20$1210 ($or).
Removed top 1 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:20$1211 ($mux).
Removed top 1 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:20$1212 ($or).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:20$1212 ($or).
Removed top 1 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:20$1212 ($or).
Removed top 1 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:20$1213 ($mux).
Removed top 1 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:20$1214 ($or).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:20$1214 ($or).
Removed top 1 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:20$1214 ($or).
Removed top 1 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:21$1215 ($mux).
Removed top 1 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:21$1216 ($mux).
Removed top 1 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:21$1217 ($or).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:21$1217 ($or).
Removed top 1 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:21$1217 ($or).
Removed top 1 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:21$1218 ($mux).
Removed top 1 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:21$1219 ($or).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:21$1219 ($or).
Removed top 1 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:21$1219 ($or).
Removed top 1 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:21$1220 ($mux).
Removed top 1 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:21$1221 ($or).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:21$1221 ($or).
Removed top 1 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:21$1221 ($or).
Removed top 3 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$1236 ($or).
Removed top 2 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$1236 ($or).
Removed top 2 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$1236 ($or).
Removed top 2 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$1237 ($or).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$1237 ($or).
Removed top 1 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$1237 ($or).
Removed top 1 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$1238 ($or).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$1238 ($or).
Removed top 1 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$1238 ($or).
Removed top 1 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$1239 ($or).
Removed top 27 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1245 ($ge).
Removed top 26 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1246 ($lt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1248 ($ge).
Removed top 25 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1249 ($lt).
Removed top 25 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1251 ($ge).
Removed top 25 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1252 ($lt).
Removed top 25 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1254 ($ge).
Removed top 25 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1255 ($lt).
Removed top 25 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1257 ($ge).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1258 ($lt).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1260 ($ge).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1261 ($lt).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1263 ($ge).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1264 ($lt).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1266 ($ge).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1267 ($lt).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1269 ($ge).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1270 ($lt).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1272 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1273 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1275 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1276 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1278 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1279 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1281 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1282 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1284 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1285 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1287 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1288 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1290 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1291 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1293 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1294 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1296 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1297 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1299 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1300 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1302 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1303 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1305 ($ge).
Removed top 22 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1306 ($lt).
Removed top 22 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1308 ($ge).
Removed top 22 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1309 ($lt).
Removed top 22 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$1311 ($ge).
Removed top 22 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$1312 ($lt).
Removed top 31 bits (of 32) from port B of cell top.$flatten\game_manager.\sh.$le$src/shader.v:9$1162 ($le).
Removed top 26 bits (of 32) from port B of cell top.$flatten\game_manager.$sub$src/gmanager.v:43$1158 ($sub).
Removed top 22 bits (of 32) from port Y of cell top.$flatten\game_manager.$sub$src/gmanager.v:43$1158 ($sub).
Removed top 22 bits (of 32) from port B of cell top.$flatten\game_manager.$sub$src/gmanager.v:35$1157 ($sub).
Removed top 26 bits (of 32) from port Y of cell top.$flatten\game_manager.$sub$src/gmanager.v:35$1157 ($sub).
Removed top 26 bits (of 32) from port A of cell top.$flatten\game_manager.$sub$src/gmanager.v:35$1157 ($sub).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.$sub$src/gmanager.v:35$1157 ($sub).
Removed top 26 bits (of 32) from port B of cell top.$flatten\game_manager.$sub$src/gmanager.v:34$1153 ($sub).
Removed top 22 bits (of 32) from port Y of cell top.$flatten\game_manager.$sub$src/gmanager.v:34$1153 ($sub).
Removed top 22 bits (of 32) from port B of cell top.$flatten\game_manager.$lt$src/gmanager.v:29$1151 ($lt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\game_manager.$ge$src/gmanager.v:29$1150 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.$lt$src/gmanager.v:28$1148 ($lt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\game_manager.$ge$src/gmanager.v:28$1147 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\core.$lt$src/vga_core.v:80$939 ($lt).
Removed top 22 bits (of 32) from port B of cell top.$flatten\core.$lt$src/vga_core.v:79$938 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\core.$lt$src/vga_core.v:60$932 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\core.$ge$src/vga_core.v:60$931 ($ge).
Removed top 22 bits (of 32) from port B of cell top.$flatten\core.$lt$src/vga_core.v:59$928 ($lt).
Removed top 22 bits (of 32) from port B of cell top.$flatten\core.$ge$src/vga_core.v:59$927 ($ge).
Removed top 3 bits (of 23) from FF cell top.$flatten\memory.\sh.$procdff$3826 ($dff).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\sbshaper.$procmux$3582 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\sashaper.$procmux$3659 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\lashaper.$procmux$2930 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\lashaper.$procmux$2974 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:44$840 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:43$839 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:42$838 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:41$837 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:40$836 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:39$835 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:38$834 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:37$833 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:36$832 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:35$831 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:34$830 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:33$829 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:32$828 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:31$827 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:30$826 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:29$825 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:28$824 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:27$823 ($lt).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$lt$src/shifter.v:26$822 ($lt).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\sashaper.$procmux$3657 ($mux).
Removed cell top.$flatten\vcell.\lashaper.$procmux$2928 ($mux).
Removed top 3 bits (of 4) from FF cell top.$auto$ff.cc:262:slice$4625 ($sdffe).
Removed cell top.$flatten\vcell.\sashaper.$procmux$3655 ($mux).
Removed top 22 bits (of 32) from wire top.$flatten\game_manager.$sub$src/gmanager.v:34$1153_Y.
Removed top 4 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:18$1196_Y.
Removed top 3 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:18$1198_Y.
Removed top 2 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:19$1203_Y.
Removed top 2 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:19$1205_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:20$1210_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:20$1212_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:21$1217_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:21$1219_Y.
Removed top 2 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:25$1236_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:25$1237_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:25$1238_Y.
Removed top 4 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:18$1197_Y.
Removed top 3 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:18$1199_Y.
Removed top 2 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:19$1201_Y.
Removed top 2 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:19$1202_Y.
Removed top 2 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:19$1204_Y.
Removed top 2 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:19$1206_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:20$1208_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:20$1209_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:20$1211_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:20$1213_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:21$1215_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:21$1216_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:21$1218_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:21$1220_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:23$1234_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:33$1315_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:34$1321_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:35$1328_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:36$1335_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:37$1342_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:38$1349_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:39$1356_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:40$1363_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:41$1370_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:42$1377_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:43$1384_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1326_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1340_Y.
Removed top 6 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1347_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1354_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1361_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1368_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$1375_Y.
Removed top 5 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:33$1318_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:33$1319_Y.
Removed top 6 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:34$1324_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:34$1325_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$1338_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$1339_Y.
Removed top 6 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:38$1352_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:38$1353_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$1359_Y.
Removed top 6 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$1360_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:40$1366_Y.
Removed top 6 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:40$1367_Y.
Removed top 5 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:41$1373_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:41$1374_Y.
Removed top 11 bits (of 12) from wire top.$flatten\game_manager.\sh.$and$src/shader.v:20$1182_Y.
Removed top 11 bits (of 12) from wire top.$flatten\game_manager.\sh.$and$src/shader.v:21$1185_Y.
Removed top 11 bits (of 12) from wire top.$flatten\game_manager.\sh.$logic_not$src/shader.v:21$1184_Y.
Removed top 26 bits (of 32) from wire top.$flatten\memory.$sub$src/blockmemory.v:128$1419_Y.
Removed top 26 bits (of 32) from wire top.$flatten\memory.$sub$src/blockmemory.v:132$1424_Y.
Removed top 26 bits (of 32) from wire top.$flatten\memory.$sub$src/blockmemory.v:203$1446_Y.
Removed top 26 bits (of 32) from wire top.$flatten\memory.$sub$src/blockmemory.v:211$1448_Y.
Removed top 26 bits (of 32) from wire top.$flatten\memory.$sub$src/blockmemory.v:219$1450_Y.
Removed top 2 bits (of 6) from wire top.$flatten\memory.\sh.$ternary$src/shifter.v:11$774_Y.
Removed top 2 bits (of 6) from wire top.$flatten\memory.\sh.$ternary$src/shifter.v:11$775_Y.
Removed top 3 bits (of 6) from wire top.$flatten\memory.\sh.$ternary$src/shifter.v:9$766_Y.
Removed top 3 bits (of 6) from wire top.$flatten\memory.\sh.$ternary$src/shifter.v:9$767_Y.
Removed top 3 bits (of 6) from wire top.$flatten\memory.\sh.$ternary$src/shifter.v:9$768_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:23$454_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:28$477_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:33$502_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:38$523_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:43$540_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s1.$or$src/digitdisplay.v:47$567_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:18$429_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:23$453_Y.
Removed top 11 bits (of 12) from wire top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:28$476_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:33$501_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:38$522_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:43$539_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:47$566_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:23$454_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:28$477_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:33$502_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:38$523_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:43$540_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s2.$or$src/digitdisplay.v:47$567_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:18$429_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:23$453_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:28$476_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:33$501_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:38$522_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:43$539_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:47$566_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:23$454_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:28$477_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:33$502_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:38$523_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:43$540_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s3.$or$src/digitdisplay.v:47$567_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:18$429_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:23$453_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:28$476_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:33$501_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:38$522_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:43$539_Y.
Removed top 11 bits (of 12) from wire top.$flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:47$566_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:23$454_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:28$477_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:33$502_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:38$523_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:43$540_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s4.$or$src/digitdisplay.v:47$567_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:18$429_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:23$453_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:28$476_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:33$501_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:38$522_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:43$539_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:47$566_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:23$454_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:28$477_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:33$502_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:38$523_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:43$540_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s5.$or$src/digitdisplay.v:47$567_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:18$429_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:23$453_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:28$476_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:33$501_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:38$522_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:43$539_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:47$566_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:23$454_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:28$477_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:33$502_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:38$523_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:43$540_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s6.$or$src/digitdisplay.v:47$567_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:18$429_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:23$453_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:28$476_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:33$501_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:38$522_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:43$539_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:47$566_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:23$454_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:28$477_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:33$502_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:38$523_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:43$540_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s7.$or$src/digitdisplay.v:47$567_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:18$429_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:23$453_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:28$476_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:33$501_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:38$522_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:43$539_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:47$566_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:23$454_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:28$477_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:33$502_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:38$523_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:43$540_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s8.$or$src/digitdisplay.v:47$567_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:18$429_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:23$453_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:28$476_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:33$501_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:38$522_Y.
Removed top 9 bits (of 12) from wire top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:43$539_Y.
Removed top 8 bits (of 12) from wire top.$flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:47$566_Y.
Removed top 1 bits (of 10) from wire top.$flatten\tdisplay.$shr$src/gamespeed_display.v:18$736_Y.
Removed top 9 bits (of 10) from wire top.$flatten\tdisplay.$sub$src/gamespeed_display.v:18$735_Y.
Removed top 12 bits (of 18) from wire top.$flatten\tdisplay.$ternary$src/gamespeed_display.v:18$738_Y.
Removed top 25 bits (of 26) from wire top.$flatten\vcell.$eq$src/volatile_cell_storage.v:211$1983_Y.
Removed top 25 bits (of 26) from wire top.$flatten\vcell.$logic_not$src/volatile_cell_storage.v:211$1981_Y.
Removed top 24 bits (of 32) from wire top.$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2020_Y.
Removed top 3 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2776_Y.
Removed top 3 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2778_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2780_Y.
Removed top 3 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2787_Y.
Removed top 3 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2789_Y.
Removed top 3 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2791_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2798_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2800_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2802_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2809_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2811_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2813_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2824_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2846_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2855_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\lashaper.$procmux$2930_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\lashaper.$procmux$2932_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\lashaper.$procmux$2974_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\lashaper.$procmux$2976_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\lbshaper.$procmux$3020_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\oshaper.$0\blk2_hoffset[4:0].
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\sashaper.$procmux$3657_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\sashaper.$procmux$3659_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\sashaper.$procmux$3661_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\sbshaper.$procmux$3582_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\sbshaper.$procmux$3584_Y.

26.14. Executing PEEPOPT pass (run peephole optimizers).

26.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 3 unused cells and 493 unused wires.
<suppressed ~4 debug messages>

26.16. Executing SHARE pass (SAT-based resource sharing).

26.17. Executing TECHMAP pass (map to technology primitives).

26.17.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

26.17.2. Continuing TECHMAP pass.
Using template $paramod$145abe87336b813af869805af52840f8eaed9f1a\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$63c7f1a5c4d320eda7bf5de8a615386686b975ab\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$fd3a338331ce77d5c60504e1108b754e9b73ee37\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~3543 debug messages>

26.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~41 debug messages>

26.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 59 unused wires.
<suppressed ~1 debug messages>

26.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\core.$add$src/vga_core.v:77$937 ($add).
  creating $macc model for $flatten\core.$add$src/vga_core.v:85$941 ($add).
  creating $macc model for $flatten\game_manager.$sub$src/gmanager.v:34$1153 ($sub).
  creating $macc model for $flatten\game_manager.$sub$src/gmanager.v:35$1157 ($sub).
  creating $macc model for $flatten\game_manager.$sub$src/gmanager.v:43$1158 ($sub).
  creating $macc model for $flatten\game_manager.\hh.$sub$src/mod24.v:58$1390 ($sub).
  creating $macc model for $flatten\memory.$add$src/blockmemory.v:124$1415 ($add).
  creating $macc model for $flatten\memory.$sub$src/blockmemory.v:128$1419 ($sub).
  creating $macc model for $flatten\memory.$sub$src/blockmemory.v:132$1424 ($sub).
  creating $macc model for $flatten\memory.$sub$src/blockmemory.v:176$1437 ($sub).
  creating $macc model for $flatten\memory.$sub$src/blockmemory.v:179$1439 ($sub).
  creating $macc model for $flatten\memory.$sub$src/blockmemory.v:195$1444 ($sub).
  creating $macc model for $flatten\memory.$sub$src/blockmemory.v:203$1446 ($sub).
  creating $macc model for $flatten\memory.$sub$src/blockmemory.v:211$1448 ($sub).
  creating $macc model for $flatten\memory.$sub$src/blockmemory.v:219$1450 ($sub).
  creating $macc model for $flatten\memory.$sub$src/blockmemory.v:238$1453 ($sub).
  creating $macc model for $flatten\sdisplay.$add$src/scoredisplay.v:36$572 ($add).
  creating $macc model for $flatten\sdisplay.$add$src/scoredisplay.v:40$576 ($add).
  creating $macc model for $flatten\sdisplay.$add$src/scoredisplay.v:46$578 ($add).
  creating $macc model for $flatten\sdisplay.$add$src/scoredisplay.v:51$580 ($add).
  creating $macc model for $flatten\sdisplay.$add$src/scoredisplay.v:56$582 ($add).
  creating $macc model for $flatten\sdisplay.$add$src/scoredisplay.v:61$584 ($add).
  creating $macc model for $flatten\sdisplay.$add$src/scoredisplay.v:65$586 ($add).
  creating $macc model for $flatten\sdisplay.$add$src/scoredisplay.v:70$588 ($add).
  creating $macc model for $flatten\sdisplay.$add$src/scoredisplay.v:75$590 ($add).
  creating $macc model for $flatten\sdisplay.$sub$src/scoredisplay.v:105$611 ($sub).
  creating $macc model for $flatten\sdisplay.$sub$src/scoredisplay.v:105$612 ($sub).
  creating $macc model for $flatten\sdisplay.$sub$src/scoredisplay.v:111$623 ($sub).
  creating $macc model for $flatten\sdisplay.$sub$src/scoredisplay.v:118$635 ($sub).
  creating $macc model for $flatten\sdisplay.$sub$src/scoredisplay.v:125$647 ($sub).
  creating $macc model for $flatten\sdisplay.$sub$src/scoredisplay.v:132$659 ($sub).
  creating $macc model for $flatten\sdisplay.$sub$src/scoredisplay.v:139$671 ($sub).
  creating $macc model for $flatten\sdisplay.$sub$src/scoredisplay.v:146$683 ($sub).
  creating $macc model for $flatten\sdisplay.$sub$src/scoredisplay.v:38$574 ($sub).
  creating $macc model for $flatten\sdisplay.$sub$src/scoredisplay.v:97$600 ($sub).
  creating $macc model for $flatten\t.$add$src/timer.v:18$946 ($add).
  creating $macc model for $flatten\tdisplay.$add$src/gamespeed_display.v:29$745 ($add).
  creating $macc model for $flatten\tdisplay.$mul$src/gamespeed_display.v:19$741 ($mul).
  creating $macc model for $flatten\tdisplay.$sub$src/gamespeed_display.v:18$730 ($sub).
  creating $macc model for $flatten\tdisplay.$sub$src/gamespeed_display.v:18$732 ($sub).
  creating $macc model for $flatten\tdisplay.$sub$src/gamespeed_display.v:18$735 ($sub).
  creating $macc model for $flatten\tdisplay.$sub$src/gamespeed_display.v:32$747 ($sub).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:187$1964 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:207$1980 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:219$1995 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:58$1897 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:58$1902 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:58$1903 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1904 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1905 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1906 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1907 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1908 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1909 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1910 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1911 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1913 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1914 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1915 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1916 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1917 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1918 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1919 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1920 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1921 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1922 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1923 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1924 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:62$1925 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:62$1930 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:62$1931 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:63$1932 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:63$1933 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:63$1934 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:63$1935 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:63$1936 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:63$1937 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:63$1938 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1939 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1940 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1941 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1942 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1943 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1944 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1945 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1946 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1948 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1949 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1950 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1951 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1952 ($add).
  creating $macc model for $flatten\vcell.$sub$src/volatile_cell_storage.v:200$1967 ($sub).
  creating $macc model for $flatten\vcell.$sub$src/volatile_cell_storage.v:213$1987 ($sub).
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1951 into $flatten\vcell.$add$src/volatile_cell_storage.v:65$1952.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1950 into $flatten\vcell.$add$src/volatile_cell_storage.v:65$1952.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1949 into $flatten\vcell.$add$src/volatile_cell_storage.v:65$1952.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1948 into $flatten\vcell.$add$src/volatile_cell_storage.v:65$1952.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1946 into $flatten\vcell.$add$src/volatile_cell_storage.v:65$1952.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1944 into $flatten\vcell.$add$src/volatile_cell_storage.v:64$1945.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1943 into $flatten\vcell.$add$src/volatile_cell_storage.v:64$1945.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1942 into $flatten\vcell.$add$src/volatile_cell_storage.v:64$1945.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1941 into $flatten\vcell.$add$src/volatile_cell_storage.v:64$1945.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1940 into $flatten\vcell.$add$src/volatile_cell_storage.v:64$1945.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1939 into $flatten\vcell.$add$src/volatile_cell_storage.v:64$1945.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:63$1937 into $flatten\vcell.$add$src/volatile_cell_storage.v:63$1938.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:63$1936 into $flatten\vcell.$add$src/volatile_cell_storage.v:63$1938.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:63$1935 into $flatten\vcell.$add$src/volatile_cell_storage.v:63$1938.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:63$1934 into $flatten\vcell.$add$src/volatile_cell_storage.v:63$1938.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:63$1933 into $flatten\vcell.$add$src/volatile_cell_storage.v:63$1938.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:63$1932 into $flatten\vcell.$add$src/volatile_cell_storage.v:63$1938.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:62$1930 into $flatten\vcell.$add$src/volatile_cell_storage.v:62$1931.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:62$1925 into $flatten\vcell.$add$src/volatile_cell_storage.v:62$1931.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1923 into $flatten\vcell.$add$src/volatile_cell_storage.v:61$1924.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1922 into $flatten\vcell.$add$src/volatile_cell_storage.v:61$1924.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1921 into $flatten\vcell.$add$src/volatile_cell_storage.v:61$1924.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1920 into $flatten\vcell.$add$src/volatile_cell_storage.v:61$1924.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1919 into $flatten\vcell.$add$src/volatile_cell_storage.v:61$1924.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1918 into $flatten\vcell.$add$src/volatile_cell_storage.v:61$1924.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1916 into $flatten\vcell.$add$src/volatile_cell_storage.v:60$1917.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1915 into $flatten\vcell.$add$src/volatile_cell_storage.v:60$1917.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1914 into $flatten\vcell.$add$src/volatile_cell_storage.v:60$1917.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1913 into $flatten\vcell.$add$src/volatile_cell_storage.v:60$1917.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1911 into $flatten\vcell.$add$src/volatile_cell_storage.v:60$1917.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1909 into $flatten\vcell.$add$src/volatile_cell_storage.v:59$1910.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1908 into $flatten\vcell.$add$src/volatile_cell_storage.v:59$1910.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1907 into $flatten\vcell.$add$src/volatile_cell_storage.v:59$1910.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1906 into $flatten\vcell.$add$src/volatile_cell_storage.v:59$1910.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1905 into $flatten\vcell.$add$src/volatile_cell_storage.v:59$1910.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1904 into $flatten\vcell.$add$src/volatile_cell_storage.v:59$1910.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:58$1902 into $flatten\vcell.$add$src/volatile_cell_storage.v:58$1903.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:58$1897 into $flatten\vcell.$add$src/volatile_cell_storage.v:58$1903.
  creating $alu model for $macc $flatten\vcell.$sub$src/volatile_cell_storage.v:200$1967.
  creating $alu model for $macc $flatten\vcell.$sub$src/volatile_cell_storage.v:213$1987.
  creating $alu model for $macc $flatten\vcell.$add$src/volatile_cell_storage.v:219$1995.
  creating $alu model for $macc $flatten\vcell.$add$src/volatile_cell_storage.v:207$1980.
  creating $alu model for $macc $flatten\vcell.$add$src/volatile_cell_storage.v:187$1964.
  creating $alu model for $macc $flatten\tdisplay.$sub$src/gamespeed_display.v:32$747.
  creating $alu model for $macc $flatten\tdisplay.$sub$src/gamespeed_display.v:18$735.
  creating $alu model for $macc $flatten\tdisplay.$sub$src/gamespeed_display.v:18$732.
  creating $alu model for $macc $flatten\tdisplay.$sub$src/gamespeed_display.v:18$730.
  creating $alu model for $macc $flatten\tdisplay.$add$src/gamespeed_display.v:29$745.
  creating $alu model for $macc $flatten\t.$add$src/timer.v:18$946.
  creating $alu model for $macc $flatten\sdisplay.$sub$src/scoredisplay.v:97$600.
  creating $alu model for $macc $flatten\sdisplay.$sub$src/scoredisplay.v:38$574.
  creating $alu model for $macc $flatten\sdisplay.$sub$src/scoredisplay.v:146$683.
  creating $alu model for $macc $flatten\sdisplay.$sub$src/scoredisplay.v:139$671.
  creating $alu model for $macc $flatten\sdisplay.$sub$src/scoredisplay.v:132$659.
  creating $alu model for $macc $flatten\sdisplay.$sub$src/scoredisplay.v:125$647.
  creating $alu model for $macc $flatten\sdisplay.$sub$src/scoredisplay.v:118$635.
  creating $alu model for $macc $flatten\sdisplay.$sub$src/scoredisplay.v:111$623.
  creating $alu model for $macc $flatten\sdisplay.$sub$src/scoredisplay.v:105$612.
  creating $alu model for $macc $flatten\sdisplay.$sub$src/scoredisplay.v:105$611.
  creating $alu model for $macc $flatten\sdisplay.$add$src/scoredisplay.v:75$590.
  creating $alu model for $macc $flatten\sdisplay.$add$src/scoredisplay.v:70$588.
  creating $alu model for $macc $flatten\sdisplay.$add$src/scoredisplay.v:65$586.
  creating $alu model for $macc $flatten\sdisplay.$add$src/scoredisplay.v:61$584.
  creating $alu model for $macc $flatten\sdisplay.$add$src/scoredisplay.v:56$582.
  creating $alu model for $macc $flatten\sdisplay.$add$src/scoredisplay.v:51$580.
  creating $alu model for $macc $flatten\sdisplay.$add$src/scoredisplay.v:46$578.
  creating $alu model for $macc $flatten\sdisplay.$add$src/scoredisplay.v:40$576.
  creating $alu model for $macc $flatten\sdisplay.$add$src/scoredisplay.v:36$572.
  creating $alu model for $macc $flatten\memory.$sub$src/blockmemory.v:238$1453.
  creating $alu model for $macc $flatten\memory.$sub$src/blockmemory.v:219$1450.
  creating $alu model for $macc $flatten\memory.$sub$src/blockmemory.v:211$1448.
  creating $alu model for $macc $flatten\memory.$sub$src/blockmemory.v:203$1446.
  creating $alu model for $macc $flatten\memory.$sub$src/blockmemory.v:195$1444.
  creating $alu model for $macc $flatten\memory.$sub$src/blockmemory.v:179$1439.
  creating $alu model for $macc $flatten\memory.$sub$src/blockmemory.v:176$1437.
  creating $alu model for $macc $flatten\memory.$sub$src/blockmemory.v:132$1424.
  creating $alu model for $macc $flatten\memory.$sub$src/blockmemory.v:128$1419.
  creating $alu model for $macc $flatten\memory.$add$src/blockmemory.v:124$1415.
  creating $alu model for $macc $flatten\game_manager.\hh.$sub$src/mod24.v:58$1390.
  creating $alu model for $macc $flatten\game_manager.$sub$src/gmanager.v:43$1158.
  creating $alu model for $macc $flatten\game_manager.$sub$src/gmanager.v:35$1157.
  creating $alu model for $macc $flatten\game_manager.$sub$src/gmanager.v:34$1153.
  creating $alu model for $macc $flatten\core.$add$src/vga_core.v:85$941.
  creating $alu model for $macc $flatten\core.$add$src/vga_core.v:77$937.
  creating $macc cell for $flatten\tdisplay.$mul$src/gamespeed_display.v:19$741: $auto$alumacc.cc:365:replace_macc$6400
  creating $macc cell for $flatten\vcell.$add$src/volatile_cell_storage.v:58$1903: $auto$alumacc.cc:365:replace_macc$6401
  creating $macc cell for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1952: $auto$alumacc.cc:365:replace_macc$6402
  creating $macc cell for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1945: $auto$alumacc.cc:365:replace_macc$6403
  creating $macc cell for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1917: $auto$alumacc.cc:365:replace_macc$6404
  creating $macc cell for $flatten\vcell.$add$src/volatile_cell_storage.v:62$1931: $auto$alumacc.cc:365:replace_macc$6405
  creating $macc cell for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1924: $auto$alumacc.cc:365:replace_macc$6406
  creating $macc cell for $flatten\vcell.$add$src/volatile_cell_storage.v:63$1938: $auto$alumacc.cc:365:replace_macc$6407
  creating $macc cell for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1910: $auto$alumacc.cc:365:replace_macc$6408
  creating $alu model for $flatten\core.$ge$src/vga_core.v:59$927 ($ge): new $alu
  creating $alu model for $flatten\core.$ge$src/vga_core.v:60$931 ($ge): new $alu
  creating $alu model for $flatten\core.$lt$src/vga_core.v:59$928 ($lt): new $alu
  creating $alu model for $flatten\core.$lt$src/vga_core.v:60$932 ($lt): new $alu
  creating $alu model for $flatten\core.$lt$src/vga_core.v:79$938 ($lt): new $alu
  creating $alu model for $flatten\core.$lt$src/vga_core.v:80$939 ($lt): new $alu
  creating $alu model for $flatten\game_manager.$ge$src/gmanager.v:28$1147 ($ge): new $alu
  creating $alu model for $flatten\game_manager.$ge$src/gmanager.v:29$1150 ($ge): new $alu
  creating $alu model for $flatten\game_manager.$lt$src/gmanager.v:28$1148 ($lt): new $alu
  creating $alu model for $flatten\game_manager.$lt$src/gmanager.v:29$1151 ($lt): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1245 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1248 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1251 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1254 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1257 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1260 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1263 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1266 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1269 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1272 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1275 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1278 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1281 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1284 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1287 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1290 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1293 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1296 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1299 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1302 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1305 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1308 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$1311 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1246 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1248.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1249 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1251.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1252 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1254.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1255 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1257.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1258 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1260.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1261 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1263.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1264 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1266.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1267 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1269.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1270 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1272.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1273 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1275.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1276 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1278.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1279 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1281.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1282 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1284.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1285 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1287.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1288 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1290.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1291 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1293.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1294 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1296.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1297 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1299.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1300 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1302.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1303 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1305.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1306 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1308.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1309 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$1311.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$1312 ($lt): new $alu
  creating $alu model for $flatten\game_manager.\sh.$ge$src/shader.v:9$1167 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\sh.$gt$src/shader.v:10$1169 ($gt): new $alu
  creating $alu model for $flatten\game_manager.\sh.$gt$src/shader.v:10$1172 ($gt): new $alu
  creating $alu model for $flatten\game_manager.\sh.$gt$src/shader.v:12$1178 ($gt): new $alu
  creating $alu model for $flatten\game_manager.\sh.$le$src/shader.v:9$1162 ($le): new $alu
  creating $alu model for $flatten\game_manager.\sh.$lt$src/shader.v:10$1170 ($lt): new $alu
  creating $alu model for $flatten\game_manager.\sh.$lt$src/shader.v:10$1174 ($lt): new $alu
  creating $alu model for $flatten\memory.$ge$src/blockmemory.v:126$1416 ($ge): new $alu
  creating $alu model for $flatten\memory.$ge$src/blockmemory.v:131$1421 ($ge): new $alu
  creating $alu model for $flatten\memory.$ge$src/blockmemory.v:136$1426 ($ge): new $alu
  creating $alu model for $flatten\memory.$gt$src/blockmemory.v:178$1438 ($gt): new $alu
  creating $alu model for $flatten\memory.$lt$src/blockmemory.v:121$1414 ($lt): merged with $flatten\memory.$ge$src/blockmemory.v:126$1416.
  creating $alu model for $flatten\memory.$lt$src/blockmemory.v:126$1417 ($lt): merged with $flatten\memory.$ge$src/blockmemory.v:131$1421.
  creating $alu model for $flatten\memory.$lt$src/blockmemory.v:131$1422 ($lt): merged with $flatten\memory.$ge$src/blockmemory.v:136$1426.
  creating $alu model for $flatten\memory.\sh.$gt$src/shifter.v:22$811 ($gt): new $alu
  creating $alu model for $flatten\memory.\sh.$gt$src/shifter.v:22$812 ($gt): new $alu
  creating $alu model for $flatten\memory.\sh.$gt$src/shifter.v:22$813 ($gt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:25$821 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:26$822 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:27$823 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:28$824 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:29$825 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:30$826 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:31$827 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:32$828 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:33$829 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:34$830 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:35$831 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:36$832 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:37$833 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:38$834 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:39$835 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:40$836 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:41$837 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:42$838 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:43$839 ($lt): new $alu
  creating $alu model for $flatten\memory.\sh.$lt$src/shifter.v:44$840 ($lt): new $alu
  creating $alu model for $flatten\screen_mngr.$ge$src/screen_manager.v:11$698 ($ge): new $alu
  creating $alu model for $flatten\screen_mngr.$ge$src/screen_manager.v:12$705 ($ge): new $alu
  creating $alu model for $flatten\screen_mngr.$ge$src/screen_manager.v:13$712 ($ge): new $alu
  creating $alu model for $flatten\screen_mngr.$lt$src/screen_manager.v:11$699 ($lt): new $alu
  creating $alu model for $flatten\screen_mngr.$lt$src/screen_manager.v:12$706 ($lt): new $alu
  creating $alu model for $flatten\screen_mngr.$lt$src/screen_manager.v:13$713 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.$ge$src/scoredisplay.v:102$603 ($ge): new $alu
  creating $alu model for $flatten\sdisplay.$ge$src/scoredisplay.v:102$606 ($ge): new $alu
  creating $alu model for $flatten\sdisplay.$ge$src/scoredisplay.v:109$615 ($ge): new $alu
  creating $alu model for $flatten\sdisplay.$ge$src/scoredisplay.v:116$627 ($ge): new $alu
  creating $alu model for $flatten\sdisplay.$ge$src/scoredisplay.v:123$639 ($ge): new $alu
  creating $alu model for $flatten\sdisplay.$ge$src/scoredisplay.v:130$651 ($ge): new $alu
  creating $alu model for $flatten\sdisplay.$ge$src/scoredisplay.v:137$663 ($ge): new $alu
  creating $alu model for $flatten\sdisplay.$ge$src/scoredisplay.v:143$675 ($ge): new $alu
  creating $alu model for $flatten\sdisplay.$ge$src/scoredisplay.v:143$678 ($ge): new $alu
  creating $alu model for $flatten\sdisplay.$ge$src/scoredisplay.v:147$686 ($ge): new $alu
  creating $alu model for $flatten\sdisplay.$ge$src/scoredisplay.v:94$591 ($ge): new $alu
  creating $alu model for $flatten\sdisplay.$gt$src/scoredisplay.v:35$571 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.$gt$src/scoredisplay.v:37$573 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:102$604 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:102$607 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:109$616 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:116$628 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:123$640 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:130$652 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:137$664 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:143$676 ($lt): merged with $flatten\tdisplay.$sub$src/gamespeed_display.v:18$730.
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:143$679 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:147$687 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:39$575 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:44$577 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:49$579 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:54$581 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:59$583 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:64$585 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:69$587 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:74$589 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.$lt$src/scoredisplay.v:94$592 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s1.$gt$src/digitdisplay.v:17$407 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s1.$gt$src/digitdisplay.v:17$410 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s1.$gt$src/digitdisplay.v:22$431 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s1.$gt$src/digitdisplay.v:27$456 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s1.$gt$src/digitdisplay.v:37$507 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s1.$lt$src/digitdisplay.v:17$408 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s1.$lt$src/digitdisplay.v:17$411 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s1.$lt$src/digitdisplay.v:22$432 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s1.$lt$src/digitdisplay.v:27$457 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s1.$lt$src/digitdisplay.v:32$483 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s2.$gt$src/digitdisplay.v:17$410 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s2.$gt$src/digitdisplay.v:37$507 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s2.$lt$src/digitdisplay.v:17$411 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s2.$lt$src/digitdisplay.v:32$483 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s3.$gt$src/digitdisplay.v:17$410 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s3.$gt$src/digitdisplay.v:37$507 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s3.$lt$src/digitdisplay.v:17$411 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s3.$lt$src/digitdisplay.v:32$483 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s4.$gt$src/digitdisplay.v:17$410 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s4.$gt$src/digitdisplay.v:37$507 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s4.$lt$src/digitdisplay.v:17$411 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s4.$lt$src/digitdisplay.v:32$483 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s5.$gt$src/digitdisplay.v:17$410 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s5.$gt$src/digitdisplay.v:37$507 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s5.$lt$src/digitdisplay.v:17$411 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s5.$lt$src/digitdisplay.v:32$483 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s6.$gt$src/digitdisplay.v:17$410 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s6.$gt$src/digitdisplay.v:37$507 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s6.$lt$src/digitdisplay.v:17$411 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s6.$lt$src/digitdisplay.v:32$483 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s7.$gt$src/digitdisplay.v:17$410 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s7.$gt$src/digitdisplay.v:37$507 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s7.$lt$src/digitdisplay.v:17$411 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s7.$lt$src/digitdisplay.v:32$483 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s8.$gt$src/digitdisplay.v:17$410 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s8.$gt$src/digitdisplay.v:37$507 ($gt): new $alu
  creating $alu model for $flatten\sdisplay.\s8.$lt$src/digitdisplay.v:17$411 ($lt): new $alu
  creating $alu model for $flatten\sdisplay.\s8.$lt$src/digitdisplay.v:32$483 ($lt): new $alu
  creating $alu model for $flatten\tdisplay.$ge$src/gamespeed_display.v:15$725 ($ge): new $alu
  creating $alu model for $flatten\tdisplay.$lt$src/gamespeed_display.v:15$726 ($lt): new $alu
  creating $alu model for $flatten\tdisplay.$lt$src/gamespeed_display.v:18$731 ($lt): new $alu
  creating $alu model for $flatten\tdisplay.$lt$src/gamespeed_display.v:18$733 ($lt): new $alu
  creating $alu model for $flatten\vcell.$gt$src/volatile_cell_storage.v:223$1997 ($gt): new $alu
  creating $alu cell for $flatten\vcell.$gt$src/volatile_cell_storage.v:223$1997: $auto$alumacc.cc:485:replace_alu$6557
  creating $alu cell for $flatten\tdisplay.$lt$src/gamespeed_display.v:18$733: $auto$alumacc.cc:485:replace_alu$6562
  creating $alu cell for $flatten\tdisplay.$lt$src/gamespeed_display.v:18$731: $auto$alumacc.cc:485:replace_alu$6567
  creating $alu cell for $flatten\tdisplay.$lt$src/gamespeed_display.v:15$726: $auto$alumacc.cc:485:replace_alu$6572
  creating $alu cell for $flatten\tdisplay.$ge$src/gamespeed_display.v:15$725: $auto$alumacc.cc:485:replace_alu$6583
  creating $alu cell for $flatten\sdisplay.\s8.$lt$src/digitdisplay.v:32$483: $auto$alumacc.cc:485:replace_alu$6592
  creating $alu cell for $flatten\sdisplay.\s8.$lt$src/digitdisplay.v:17$411: $auto$alumacc.cc:485:replace_alu$6603
  creating $alu cell for $flatten\sdisplay.\s8.$gt$src/digitdisplay.v:37$507: $auto$alumacc.cc:485:replace_alu$6614
  creating $alu cell for $flatten\sdisplay.\s8.$gt$src/digitdisplay.v:17$410: $auto$alumacc.cc:485:replace_alu$6619
  creating $alu cell for $flatten\sdisplay.\s7.$lt$src/digitdisplay.v:32$483: $auto$alumacc.cc:485:replace_alu$6624
  creating $alu cell for $flatten\sdisplay.\s7.$lt$src/digitdisplay.v:17$411: $auto$alumacc.cc:485:replace_alu$6635
  creating $alu cell for $flatten\sdisplay.\s7.$gt$src/digitdisplay.v:37$507: $auto$alumacc.cc:485:replace_alu$6646
  creating $alu cell for $flatten\sdisplay.\s7.$gt$src/digitdisplay.v:17$410: $auto$alumacc.cc:485:replace_alu$6651
  creating $alu cell for $flatten\sdisplay.\s6.$lt$src/digitdisplay.v:32$483: $auto$alumacc.cc:485:replace_alu$6656
  creating $alu cell for $flatten\sdisplay.\s6.$lt$src/digitdisplay.v:17$411: $auto$alumacc.cc:485:replace_alu$6667
  creating $alu cell for $flatten\sdisplay.\s6.$gt$src/digitdisplay.v:37$507: $auto$alumacc.cc:485:replace_alu$6678
  creating $alu cell for $flatten\sdisplay.\s6.$gt$src/digitdisplay.v:17$410: $auto$alumacc.cc:485:replace_alu$6683
  creating $alu cell for $flatten\sdisplay.\s5.$lt$src/digitdisplay.v:32$483: $auto$alumacc.cc:485:replace_alu$6688
  creating $alu cell for $flatten\sdisplay.\s5.$lt$src/digitdisplay.v:17$411: $auto$alumacc.cc:485:replace_alu$6699
  creating $alu cell for $flatten\sdisplay.\s5.$gt$src/digitdisplay.v:37$507: $auto$alumacc.cc:485:replace_alu$6710
  creating $alu cell for $flatten\sdisplay.\s5.$gt$src/digitdisplay.v:17$410: $auto$alumacc.cc:485:replace_alu$6715
  creating $alu cell for $flatten\sdisplay.\s4.$lt$src/digitdisplay.v:32$483: $auto$alumacc.cc:485:replace_alu$6720
  creating $alu cell for $flatten\sdisplay.\s4.$lt$src/digitdisplay.v:17$411: $auto$alumacc.cc:485:replace_alu$6731
  creating $alu cell for $flatten\sdisplay.\s4.$gt$src/digitdisplay.v:37$507: $auto$alumacc.cc:485:replace_alu$6742
  creating $alu cell for $flatten\sdisplay.\s4.$gt$src/digitdisplay.v:17$410: $auto$alumacc.cc:485:replace_alu$6747
  creating $alu cell for $flatten\sdisplay.\s3.$lt$src/digitdisplay.v:32$483: $auto$alumacc.cc:485:replace_alu$6752
  creating $alu cell for $flatten\sdisplay.\s3.$lt$src/digitdisplay.v:17$411: $auto$alumacc.cc:485:replace_alu$6763
  creating $alu cell for $flatten\sdisplay.\s3.$gt$src/digitdisplay.v:37$507: $auto$alumacc.cc:485:replace_alu$6774
  creating $alu cell for $flatten\sdisplay.\s3.$gt$src/digitdisplay.v:17$410: $auto$alumacc.cc:485:replace_alu$6779
  creating $alu cell for $flatten\sdisplay.\s2.$lt$src/digitdisplay.v:32$483: $auto$alumacc.cc:485:replace_alu$6784
  creating $alu cell for $flatten\sdisplay.\s2.$lt$src/digitdisplay.v:17$411: $auto$alumacc.cc:485:replace_alu$6795
  creating $alu cell for $flatten\sdisplay.\s2.$gt$src/digitdisplay.v:37$507: $auto$alumacc.cc:485:replace_alu$6806
  creating $alu cell for $flatten\sdisplay.\s2.$gt$src/digitdisplay.v:17$410: $auto$alumacc.cc:485:replace_alu$6811
  creating $alu cell for $flatten\sdisplay.\s1.$lt$src/digitdisplay.v:32$483: $auto$alumacc.cc:485:replace_alu$6816
  creating $alu cell for $flatten\sdisplay.\s1.$lt$src/digitdisplay.v:27$457: $auto$alumacc.cc:485:replace_alu$6827
  creating $alu cell for $flatten\sdisplay.\s1.$lt$src/digitdisplay.v:22$432: $auto$alumacc.cc:485:replace_alu$6838
  creating $alu cell for $flatten\sdisplay.\s1.$lt$src/digitdisplay.v:17$411: $auto$alumacc.cc:485:replace_alu$6849
  creating $alu cell for $flatten\sdisplay.\s1.$lt$src/digitdisplay.v:17$408: $auto$alumacc.cc:485:replace_alu$6860
  creating $alu cell for $flatten\sdisplay.\s1.$gt$src/digitdisplay.v:37$507: $auto$alumacc.cc:485:replace_alu$6871
  creating $alu cell for $flatten\sdisplay.\s1.$gt$src/digitdisplay.v:27$456: $auto$alumacc.cc:485:replace_alu$6876
  creating $alu cell for $flatten\sdisplay.\s1.$gt$src/digitdisplay.v:22$431: $auto$alumacc.cc:485:replace_alu$6881
  creating $alu cell for $flatten\sdisplay.\s1.$gt$src/digitdisplay.v:17$410: $auto$alumacc.cc:485:replace_alu$6886
  creating $alu cell for $flatten\sdisplay.\s1.$gt$src/digitdisplay.v:17$407: $auto$alumacc.cc:485:replace_alu$6891
  creating $alu cell for $flatten\sdisplay.$lt$src/scoredisplay.v:94$592: $auto$alumacc.cc:485:replace_alu$6896
  creating $alu cell for $flatten\sdisplay.$lt$src/scoredisplay.v:74$589: $auto$alumacc.cc:485:replace_alu$6907
  creating $alu cell for $flatten\sdisplay.$lt$src/scoredisplay.v:69$587: $auto$alumacc.cc:485:replace_alu$6918
  creating $alu cell for $flatten\sdisplay.$lt$src/scoredisplay.v:64$585: $auto$alumacc.cc:485:replace_alu$6929
  creating $alu cell for $flatten\sdisplay.$lt$src/scoredisplay.v:59$583: $auto$alumacc.cc:485:replace_alu$6940
  creating $alu cell for $flatten\sdisplay.$lt$src/scoredisplay.v:54$581: $auto$alumacc.cc:485:replace_alu$6951
  creating $alu cell for $flatten\sdisplay.$lt$src/scoredisplay.v:49$579: $auto$alumacc.cc:485:replace_alu$6962
  creating $alu cell for $flatten\sdisplay.$lt$src/scoredisplay.v:44$577: $auto$alumacc.cc:485:replace_alu$6973
  creating $alu cell for $flatten\sdisplay.$lt$src/scoredisplay.v:39$575: $auto$alumacc.cc:485:replace_alu$6984
  creating $alu cell for $flatten\sdisplay.$lt$src/scoredisplay.v:147$687: $auto$alumacc.cc:485:replace_alu$6995
  creating $alu cell for $flatten\sdisplay.$lt$src/scoredisplay.v:143$679: $auto$alumacc.cc:485:replace_alu$7006
  creating $alu cell for $flatten\sdisplay.$lt$src/scoredisplay.v:137$664: $auto$alumacc.cc:485:replace_alu$7011
  creating $alu cell for $flatten\sdisplay.$lt$src/scoredisplay.v:130$652: $auto$alumacc.cc:485:replace_alu$7022
  creating $alu cell for $flatten\sdisplay.$lt$src/scoredisplay.v:123$640: $auto$alumacc.cc:485:replace_alu$7033
  creating $alu cell for $flatten\sdisplay.$lt$src/scoredisplay.v:116$628: $auto$alumacc.cc:485:replace_alu$7044
  creating $alu cell for $flatten\sdisplay.$lt$src/scoredisplay.v:109$616: $auto$alumacc.cc:485:replace_alu$7055
  creating $alu cell for $flatten\sdisplay.$lt$src/scoredisplay.v:102$607: $auto$alumacc.cc:485:replace_alu$7066
  creating $alu cell for $flatten\sdisplay.$lt$src/scoredisplay.v:102$604: $auto$alumacc.cc:485:replace_alu$7077
  creating $alu cell for $flatten\sdisplay.$gt$src/scoredisplay.v:37$573: $auto$alumacc.cc:485:replace_alu$7088
  creating $alu cell for $flatten\sdisplay.$gt$src/scoredisplay.v:35$571: $auto$alumacc.cc:485:replace_alu$7093
  creating $alu cell for $flatten\sdisplay.$ge$src/scoredisplay.v:94$591: $auto$alumacc.cc:485:replace_alu$7098
  creating $alu cell for $flatten\sdisplay.$ge$src/scoredisplay.v:147$686: $auto$alumacc.cc:485:replace_alu$7107
  creating $alu cell for $flatten\sdisplay.$ge$src/scoredisplay.v:143$678: $auto$alumacc.cc:485:replace_alu$7116
  creating $alu cell for $flatten\sdisplay.$ge$src/scoredisplay.v:143$675: $auto$alumacc.cc:485:replace_alu$7129
  creating $alu cell for $flatten\sdisplay.$ge$src/scoredisplay.v:137$663: $auto$alumacc.cc:485:replace_alu$7138
  creating $alu cell for $flatten\sdisplay.$ge$src/scoredisplay.v:130$651: $auto$alumacc.cc:485:replace_alu$7147
  creating $alu cell for $flatten\sdisplay.$ge$src/scoredisplay.v:123$639: $auto$alumacc.cc:485:replace_alu$7156
  creating $alu cell for $flatten\sdisplay.$ge$src/scoredisplay.v:116$627: $auto$alumacc.cc:485:replace_alu$7165
  creating $alu cell for $flatten\sdisplay.$ge$src/scoredisplay.v:109$615: $auto$alumacc.cc:485:replace_alu$7174
  creating $alu cell for $flatten\sdisplay.$ge$src/scoredisplay.v:102$606: $auto$alumacc.cc:485:replace_alu$7183
  creating $alu cell for $flatten\sdisplay.$ge$src/scoredisplay.v:102$603: $auto$alumacc.cc:485:replace_alu$7196
  creating $alu cell for $flatten\screen_mngr.$lt$src/screen_manager.v:13$713: $auto$alumacc.cc:485:replace_alu$7205
  creating $alu cell for $flatten\screen_mngr.$lt$src/screen_manager.v:12$706: $auto$alumacc.cc:485:replace_alu$7210
  creating $alu cell for $flatten\screen_mngr.$lt$src/screen_manager.v:11$699: $auto$alumacc.cc:485:replace_alu$7221
  creating $alu cell for $flatten\screen_mngr.$ge$src/screen_manager.v:13$712: $auto$alumacc.cc:485:replace_alu$7226
  creating $alu cell for $flatten\screen_mngr.$ge$src/screen_manager.v:12$705: $auto$alumacc.cc:485:replace_alu$7239
  creating $alu cell for $flatten\screen_mngr.$ge$src/screen_manager.v:11$698: $auto$alumacc.cc:485:replace_alu$7248
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:44$840: $auto$alumacc.cc:485:replace_alu$7257
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:43$839: $auto$alumacc.cc:485:replace_alu$7262
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:42$838: $auto$alumacc.cc:485:replace_alu$7267
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:41$837: $auto$alumacc.cc:485:replace_alu$7272
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:40$836: $auto$alumacc.cc:485:replace_alu$7277
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:39$835: $auto$alumacc.cc:485:replace_alu$7282
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:38$834: $auto$alumacc.cc:485:replace_alu$7287
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:37$833: $auto$alumacc.cc:485:replace_alu$7292
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:36$832: $auto$alumacc.cc:485:replace_alu$7297
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:35$831: $auto$alumacc.cc:485:replace_alu$7302
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:34$830: $auto$alumacc.cc:485:replace_alu$7307
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:33$829: $auto$alumacc.cc:485:replace_alu$7312
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:32$828: $auto$alumacc.cc:485:replace_alu$7317
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:31$827: $auto$alumacc.cc:485:replace_alu$7322
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:30$826: $auto$alumacc.cc:485:replace_alu$7327
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:29$825: $auto$alumacc.cc:485:replace_alu$7332
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:28$824: $auto$alumacc.cc:485:replace_alu$7337
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:27$823: $auto$alumacc.cc:485:replace_alu$7342
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:26$822: $auto$alumacc.cc:485:replace_alu$7347
  creating $alu cell for $flatten\memory.\sh.$lt$src/shifter.v:25$821: $auto$alumacc.cc:485:replace_alu$7352
  creating $alu cell for $flatten\memory.\sh.$gt$src/shifter.v:22$813: $auto$alumacc.cc:485:replace_alu$7357
  creating $alu cell for $flatten\memory.\sh.$gt$src/shifter.v:22$812: $auto$alumacc.cc:485:replace_alu$7362
  creating $alu cell for $flatten\memory.\sh.$gt$src/shifter.v:22$811: $auto$alumacc.cc:485:replace_alu$7367
  creating $alu cell for $flatten\memory.$gt$src/blockmemory.v:178$1438: $auto$alumacc.cc:485:replace_alu$7372
  creating $alu cell for $flatten\memory.$ge$src/blockmemory.v:136$1426, $flatten\memory.$lt$src/blockmemory.v:131$1422: $auto$alumacc.cc:485:replace_alu$7377
  creating $alu cell for $flatten\memory.$ge$src/blockmemory.v:131$1421, $flatten\memory.$lt$src/blockmemory.v:126$1417: $auto$alumacc.cc:485:replace_alu$7390
  creating $alu cell for $flatten\memory.$ge$src/blockmemory.v:126$1416, $flatten\memory.$lt$src/blockmemory.v:121$1414: $auto$alumacc.cc:485:replace_alu$7403
  creating $alu cell for $flatten\game_manager.\sh.$lt$src/shader.v:10$1174: $auto$alumacc.cc:485:replace_alu$7416
  creating $alu cell for $flatten\game_manager.\sh.$lt$src/shader.v:10$1170: $auto$alumacc.cc:485:replace_alu$7427
  creating $alu cell for $flatten\game_manager.\sh.$le$src/shader.v:9$1162: $auto$alumacc.cc:485:replace_alu$7438
  creating $alu cell for $flatten\game_manager.\sh.$gt$src/shader.v:12$1178: $auto$alumacc.cc:485:replace_alu$7451
  creating $alu cell for $flatten\game_manager.\sh.$gt$src/shader.v:10$1172: $auto$alumacc.cc:485:replace_alu$7462
  creating $alu cell for $flatten\game_manager.\sh.$gt$src/shader.v:10$1169: $auto$alumacc.cc:485:replace_alu$7467
  creating $alu cell for $flatten\game_manager.\sh.$ge$src/shader.v:9$1167: $auto$alumacc.cc:485:replace_alu$7472
  creating $alu cell for $flatten\game_manager.\h.$lt$src/mod24.v:15$1312: $auto$alumacc.cc:485:replace_alu$7481
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1311, $flatten\game_manager.\h.$lt$src/mod24.v:15$1309: $auto$alumacc.cc:485:replace_alu$7486
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1308, $flatten\game_manager.\h.$lt$src/mod24.v:15$1306: $auto$alumacc.cc:485:replace_alu$7499
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1305, $flatten\game_manager.\h.$lt$src/mod24.v:15$1303: $auto$alumacc.cc:485:replace_alu$7512
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1302, $flatten\game_manager.\h.$lt$src/mod24.v:15$1300: $auto$alumacc.cc:485:replace_alu$7525
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1299, $flatten\game_manager.\h.$lt$src/mod24.v:15$1297: $auto$alumacc.cc:485:replace_alu$7538
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1296, $flatten\game_manager.\h.$lt$src/mod24.v:15$1294: $auto$alumacc.cc:485:replace_alu$7551
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1293, $flatten\game_manager.\h.$lt$src/mod24.v:15$1291: $auto$alumacc.cc:485:replace_alu$7564
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1290, $flatten\game_manager.\h.$lt$src/mod24.v:15$1288: $auto$alumacc.cc:485:replace_alu$7577
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1287, $flatten\game_manager.\h.$lt$src/mod24.v:15$1285: $auto$alumacc.cc:485:replace_alu$7590
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1284, $flatten\game_manager.\h.$lt$src/mod24.v:15$1282: $auto$alumacc.cc:485:replace_alu$7603
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1281, $flatten\game_manager.\h.$lt$src/mod24.v:15$1279: $auto$alumacc.cc:485:replace_alu$7616
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1278, $flatten\game_manager.\h.$lt$src/mod24.v:15$1276: $auto$alumacc.cc:485:replace_alu$7629
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1275, $flatten\game_manager.\h.$lt$src/mod24.v:15$1273: $auto$alumacc.cc:485:replace_alu$7642
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1272, $flatten\game_manager.\h.$lt$src/mod24.v:15$1270: $auto$alumacc.cc:485:replace_alu$7655
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1269, $flatten\game_manager.\h.$lt$src/mod24.v:15$1267: $auto$alumacc.cc:485:replace_alu$7668
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1266, $flatten\game_manager.\h.$lt$src/mod24.v:15$1264: $auto$alumacc.cc:485:replace_alu$7681
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1263, $flatten\game_manager.\h.$lt$src/mod24.v:15$1261: $auto$alumacc.cc:485:replace_alu$7694
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1260, $flatten\game_manager.\h.$lt$src/mod24.v:15$1258: $auto$alumacc.cc:485:replace_alu$7707
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1257, $flatten\game_manager.\h.$lt$src/mod24.v:15$1255: $auto$alumacc.cc:485:replace_alu$7720
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1254, $flatten\game_manager.\h.$lt$src/mod24.v:15$1252: $auto$alumacc.cc:485:replace_alu$7733
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1251, $flatten\game_manager.\h.$lt$src/mod24.v:15$1249: $auto$alumacc.cc:485:replace_alu$7746
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1248, $flatten\game_manager.\h.$lt$src/mod24.v:15$1246: $auto$alumacc.cc:485:replace_alu$7759
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$1245: $auto$alumacc.cc:485:replace_alu$7772
  creating $alu cell for $flatten\game_manager.$lt$src/gmanager.v:29$1151: $auto$alumacc.cc:485:replace_alu$7781
  creating $alu cell for $flatten\game_manager.$lt$src/gmanager.v:28$1148: $auto$alumacc.cc:485:replace_alu$7786
  creating $alu cell for $flatten\game_manager.$ge$src/gmanager.v:29$1150: $auto$alumacc.cc:485:replace_alu$7797
  creating $alu cell for $flatten\game_manager.$ge$src/gmanager.v:28$1147: $auto$alumacc.cc:485:replace_alu$7806
  creating $alu cell for $flatten\core.$lt$src/vga_core.v:80$939: $auto$alumacc.cc:485:replace_alu$7815
  creating $alu cell for $flatten\core.$lt$src/vga_core.v:79$938: $auto$alumacc.cc:485:replace_alu$7826
  creating $alu cell for $flatten\core.$lt$src/vga_core.v:60$932: $auto$alumacc.cc:485:replace_alu$7831
  creating $alu cell for $flatten\core.$lt$src/vga_core.v:59$928: $auto$alumacc.cc:485:replace_alu$7842
  creating $alu cell for $flatten\core.$ge$src/vga_core.v:60$931: $auto$alumacc.cc:485:replace_alu$7847
  creating $alu cell for $flatten\core.$ge$src/vga_core.v:59$927: $auto$alumacc.cc:485:replace_alu$7856
  creating $alu cell for $flatten\core.$add$src/vga_core.v:77$937: $auto$alumacc.cc:485:replace_alu$7869
  creating $alu cell for $flatten\core.$add$src/vga_core.v:85$941: $auto$alumacc.cc:485:replace_alu$7872
  creating $alu cell for $flatten\game_manager.$sub$src/gmanager.v:34$1153: $auto$alumacc.cc:485:replace_alu$7875
  creating $alu cell for $flatten\game_manager.$sub$src/gmanager.v:35$1157: $auto$alumacc.cc:485:replace_alu$7878
  creating $alu cell for $flatten\game_manager.$sub$src/gmanager.v:43$1158: $auto$alumacc.cc:485:replace_alu$7881
  creating $alu cell for $flatten\game_manager.\hh.$sub$src/mod24.v:58$1390: $auto$alumacc.cc:485:replace_alu$7884
  creating $alu cell for $flatten\memory.$add$src/blockmemory.v:124$1415: $auto$alumacc.cc:485:replace_alu$7887
  creating $alu cell for $flatten\memory.$sub$src/blockmemory.v:128$1419: $auto$alumacc.cc:485:replace_alu$7890
  creating $alu cell for $flatten\memory.$sub$src/blockmemory.v:132$1424: $auto$alumacc.cc:485:replace_alu$7893
  creating $alu cell for $flatten\memory.$sub$src/blockmemory.v:176$1437: $auto$alumacc.cc:485:replace_alu$7896
  creating $alu cell for $flatten\memory.$sub$src/blockmemory.v:179$1439: $auto$alumacc.cc:485:replace_alu$7899
  creating $alu cell for $flatten\memory.$sub$src/blockmemory.v:195$1444: $auto$alumacc.cc:485:replace_alu$7902
  creating $alu cell for $flatten\memory.$sub$src/blockmemory.v:203$1446: $auto$alumacc.cc:485:replace_alu$7905
  creating $alu cell for $flatten\memory.$sub$src/blockmemory.v:211$1448: $auto$alumacc.cc:485:replace_alu$7908
  creating $alu cell for $flatten\memory.$sub$src/blockmemory.v:219$1450: $auto$alumacc.cc:485:replace_alu$7911
  creating $alu cell for $flatten\memory.$sub$src/blockmemory.v:238$1453: $auto$alumacc.cc:485:replace_alu$7914
  creating $alu cell for $flatten\sdisplay.$add$src/scoredisplay.v:36$572: $auto$alumacc.cc:485:replace_alu$7917
  creating $alu cell for $flatten\sdisplay.$add$src/scoredisplay.v:40$576: $auto$alumacc.cc:485:replace_alu$7920
  creating $alu cell for $flatten\sdisplay.$add$src/scoredisplay.v:46$578: $auto$alumacc.cc:485:replace_alu$7923
  creating $alu cell for $flatten\sdisplay.$add$src/scoredisplay.v:51$580: $auto$alumacc.cc:485:replace_alu$7926
  creating $alu cell for $flatten\sdisplay.$add$src/scoredisplay.v:56$582: $auto$alumacc.cc:485:replace_alu$7929
  creating $alu cell for $flatten\sdisplay.$add$src/scoredisplay.v:61$584: $auto$alumacc.cc:485:replace_alu$7932
  creating $alu cell for $flatten\sdisplay.$add$src/scoredisplay.v:65$586: $auto$alumacc.cc:485:replace_alu$7935
  creating $alu cell for $flatten\sdisplay.$add$src/scoredisplay.v:70$588: $auto$alumacc.cc:485:replace_alu$7938
  creating $alu cell for $flatten\sdisplay.$add$src/scoredisplay.v:75$590: $auto$alumacc.cc:485:replace_alu$7941
  creating $alu cell for $flatten\sdisplay.$sub$src/scoredisplay.v:105$611: $auto$alumacc.cc:485:replace_alu$7944
  creating $alu cell for $flatten\sdisplay.$sub$src/scoredisplay.v:105$612: $auto$alumacc.cc:485:replace_alu$7947
  creating $alu cell for $flatten\sdisplay.$sub$src/scoredisplay.v:111$623: $auto$alumacc.cc:485:replace_alu$7950
  creating $alu cell for $flatten\sdisplay.$sub$src/scoredisplay.v:118$635: $auto$alumacc.cc:485:replace_alu$7953
  creating $alu cell for $flatten\sdisplay.$sub$src/scoredisplay.v:125$647: $auto$alumacc.cc:485:replace_alu$7956
  creating $alu cell for $flatten\sdisplay.$sub$src/scoredisplay.v:132$659: $auto$alumacc.cc:485:replace_alu$7959
  creating $alu cell for $flatten\sdisplay.$sub$src/scoredisplay.v:139$671: $auto$alumacc.cc:485:replace_alu$7962
  creating $alu cell for $flatten\sdisplay.$sub$src/scoredisplay.v:146$683: $auto$alumacc.cc:485:replace_alu$7965
  creating $alu cell for $flatten\sdisplay.$sub$src/scoredisplay.v:38$574: $auto$alumacc.cc:485:replace_alu$7968
  creating $alu cell for $flatten\sdisplay.$sub$src/scoredisplay.v:97$600: $auto$alumacc.cc:485:replace_alu$7971
  creating $alu cell for $flatten\t.$add$src/timer.v:18$946: $auto$alumacc.cc:485:replace_alu$7974
  creating $alu cell for $flatten\tdisplay.$add$src/gamespeed_display.v:29$745: $auto$alumacc.cc:485:replace_alu$7977
  creating $alu cell for $flatten\tdisplay.$sub$src/gamespeed_display.v:18$730, $flatten\sdisplay.$lt$src/scoredisplay.v:143$676: $auto$alumacc.cc:485:replace_alu$7980
  creating $alu cell for $flatten\tdisplay.$sub$src/gamespeed_display.v:18$732: $auto$alumacc.cc:485:replace_alu$7991
  creating $alu cell for $flatten\tdisplay.$sub$src/gamespeed_display.v:18$735: $auto$alumacc.cc:485:replace_alu$7994
  creating $alu cell for $flatten\tdisplay.$sub$src/gamespeed_display.v:32$747: $auto$alumacc.cc:485:replace_alu$7997
  creating $alu cell for $flatten\vcell.$add$src/volatile_cell_storage.v:187$1964: $auto$alumacc.cc:485:replace_alu$8000
  creating $alu cell for $flatten\vcell.$add$src/volatile_cell_storage.v:207$1980: $auto$alumacc.cc:485:replace_alu$8003
  creating $alu cell for $flatten\vcell.$add$src/volatile_cell_storage.v:219$1995: $auto$alumacc.cc:485:replace_alu$8006
  creating $alu cell for $flatten\vcell.$sub$src/volatile_cell_storage.v:213$1987: $auto$alumacc.cc:485:replace_alu$8009
  creating $alu cell for $flatten\vcell.$sub$src/volatile_cell_storage.v:200$1967: $auto$alumacc.cc:485:replace_alu$8012
  created 194 $alu and 9 $macc cells.

26.21. Executing OPT pass (performing simple optimizations).

26.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~23 debug messages>

26.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

26.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~770 debug messages>

26.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

26.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.21.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$6150 ($dffe) from module top (D = { $flatten\memory.$procmux$2732_Y [9:7] $flatten\memory.$procmux$2732_Y [2] }, Q = { \memory.scorewire [9:7] \memory.scorewire [2] }, rval = 4'0000).
Adding SRST signal on $auto$ff.cc:262:slice$6150 ($dffe) from module top (D = { $flatten\memory.$procmux$2730_Y [15:10] $flatten\memory.$procmux$2730_Y [6] $flatten\memory.$procmux$2730_Y [4] $flatten\memory.$procmux$2730_Y [1:0] }, Q = { \memory.scorewire [15:10] \memory.scorewire [6] \memory.scorewire [4] \memory.scorewire [1:0] }, rval = 10'0000000000).
Adding SRST signal on $auto$ff.cc:262:slice$6150 ($dffe) from module top (D = { $flatten\memory.$procmux$2735_Y [5] $flatten\memory.$procmux$2735_Y [3] }, Q = { \memory.scorewire [5] \memory.scorewire [3] }, rval = 2'00).

26.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 44 unused cells and 220 unused wires.
<suppressed ~45 debug messages>

26.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

26.21.9. Rerunning OPT passes. (Maybe there is more to do..)

26.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~772 debug messages>

26.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

26.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

26.21.13. Executing OPT_DFF pass (perform DFF optimizations).

26.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

26.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

26.21.16. Rerunning OPT passes. (Maybe there is more to do..)

26.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~772 debug messages>

26.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

26.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.21.20. Executing OPT_DFF pass (perform DFF optimizations).

26.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

26.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

26.21.23. Finished OPT passes. (There is nothing left to do.)

26.22. Executing MEMORY pass.

26.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

26.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

26.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

26.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

26.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

26.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

26.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

26.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

26.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

26.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

26.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

26.25. Executing TECHMAP pass (map to technology primitives).

26.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

26.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

26.26. Executing ICE40_BRAMINIT pass.

26.27. Executing OPT pass (performing simple optimizations).

26.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~215 debug messages>

26.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~396 debug messages>
Removed a total of 132 cells.

26.27.3. Executing OPT_DFF pass (perform DFF optimizations).

26.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 44 unused cells and 231 unused wires.
<suppressed ~45 debug messages>

26.27.5. Finished fast OPT passes.

26.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

26.29. Executing OPT pass (performing simple optimizations).

26.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

26.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~764 debug messages>

26.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\game_manager.\clut.$procmux$2745:
      Old ports: A=12'011001100110, B=84'111111110000000011111111110000001100000011110000000000001111111100000000000001111111, Y=\game_manager.texture_lookup
      New ports: A=11'01100100110, B=77'11111110000000011111111100000110000001110000000000011111111000000000000111111, Y={ \game_manager.texture_lookup [11:7] \game_manager.texture_lookup [5:0] }
      New connections: \game_manager.texture_lookup [6] = \game_manager.texture_lookup [5]
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:18$1197:
      Old ports: A=2'00, B=2'10, Y={ $auto$opt_expr.cc:205:group_cell_inputs$8317 $auto$wreduce.cc:454:run$6194 [0] }
      New ports: A=1'0, B=1'1, Y=$auto$opt_expr.cc:205:group_cell_inputs$8317
      New connections: $auto$wreduce.cc:454:run$6194 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:18$1199:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:454:run$6195 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6195 [0]
      New connections: $auto$wreduce.cc:454:run$6195 [1] = $auto$wreduce.cc:454:run$6195 [0]
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:19$1201:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$6196 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6196 [2]
      New connections: $auto$wreduce.cc:454:run$6196 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:19$1202:
      Old ports: A=3'000, B=3'101, Y=$auto$wreduce.cc:454:run$6197 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6197 [0]
      New connections: $auto$wreduce.cc:454:run$6197 [2:1] = { $auto$wreduce.cc:454:run$6197 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:19$1204:
      Old ports: A=3'000, B=3'110, Y=$auto$wreduce.cc:454:run$6198 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6198 [1]
      New connections: { $auto$wreduce.cc:454:run$6198 [2] $auto$wreduce.cc:454:run$6198 [0] } = { $auto$wreduce.cc:454:run$6198 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:19$1206:
      Old ports: A=3'000, B=3'111, Y=$auto$wreduce.cc:454:run$6199 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6199 [0]
      New connections: $auto$wreduce.cc:454:run$6199 [2:1] = { $auto$wreduce.cc:454:run$6199 [0] $auto$wreduce.cc:454:run$6199 [0] }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:20$1208:
      Old ports: A=4'0000, B=4'1000, Y=$auto$wreduce.cc:454:run$6200 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6200 [3]
      New connections: $auto$wreduce.cc:454:run$6200 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:20$1209:
      Old ports: A=4'0000, B=4'1001, Y=$auto$wreduce.cc:454:run$6201 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6201 [0]
      New connections: $auto$wreduce.cc:454:run$6201 [3:1] = { $auto$wreduce.cc:454:run$6201 [0] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:20$1211:
      Old ports: A=4'0000, B=4'1010, Y=$auto$wreduce.cc:454:run$6202 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6202 [1]
      New connections: { $auto$wreduce.cc:454:run$6202 [3:2] $auto$wreduce.cc:454:run$6202 [0] } = { $auto$wreduce.cc:454:run$6202 [1] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:20$1213:
      Old ports: A=4'0000, B=4'1011, Y=$auto$wreduce.cc:454:run$6203 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6203 [0]
      New connections: $auto$wreduce.cc:454:run$6203 [3:1] = { $auto$wreduce.cc:454:run$6203 [0] 1'0 $auto$wreduce.cc:454:run$6203 [0] }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:21$1215:
      Old ports: A=4'0000, B=4'1100, Y=$auto$wreduce.cc:454:run$6204 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6204 [2]
      New connections: { $auto$wreduce.cc:454:run$6204 [3] $auto$wreduce.cc:454:run$6204 [1:0] } = { $auto$wreduce.cc:454:run$6204 [2] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:21$1216:
      Old ports: A=4'0000, B=4'1101, Y=$auto$wreduce.cc:454:run$6205 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6205 [0]
      New connections: $auto$wreduce.cc:454:run$6205 [3:1] = { $auto$wreduce.cc:454:run$6205 [0] $auto$wreduce.cc:454:run$6205 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:21$1218:
      Old ports: A=4'0000, B=4'1110, Y=$auto$wreduce.cc:454:run$6206 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6206 [1]
      New connections: { $auto$wreduce.cc:454:run$6206 [3:2] $auto$wreduce.cc:454:run$6206 [0] } = { $auto$wreduce.cc:454:run$6206 [1] $auto$wreduce.cc:454:run$6206 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:21$1220:
      Old ports: A=4'0000, B=4'1111, Y=$auto$wreduce.cc:454:run$6207 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6207 [0]
      New connections: $auto$wreduce.cc:454:run$6207 [3:1] = { $auto$wreduce.cc:454:run$6207 [0] $auto$wreduce.cc:454:run$6207 [0] $auto$wreduce.cc:454:run$6207 [0] }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:22$1222:
      Old ports: A=5'00000, B=5'10000, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:22$1222_Y
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:22$1222_Y [4]
      New connections: $flatten\game_manager.\h.$ternary$src/mod24.v:22$1222_Y [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:22$1223:
      Old ports: A=5'00000, B=5'10001, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:22$1223_Y
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:22$1223_Y [0]
      New connections: $flatten\game_manager.\h.$ternary$src/mod24.v:22$1223_Y [4:1] = { $flatten\game_manager.\h.$ternary$src/mod24.v:22$1223_Y [0] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:22$1225:
      Old ports: A=5'00000, B=5'10010, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:22$1225_Y
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:22$1225_Y [1]
      New connections: { $flatten\game_manager.\h.$ternary$src/mod24.v:22$1225_Y [4:2] $flatten\game_manager.\h.$ternary$src/mod24.v:22$1225_Y [0] } = { $flatten\game_manager.\h.$ternary$src/mod24.v:22$1225_Y [1] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:22$1227:
      Old ports: A=5'00000, B=5'10011, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:22$1227_Y
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:22$1227_Y [0]
      New connections: $flatten\game_manager.\h.$ternary$src/mod24.v:22$1227_Y [4:1] = { $flatten\game_manager.\h.$ternary$src/mod24.v:22$1227_Y [0] 2'00 $flatten\game_manager.\h.$ternary$src/mod24.v:22$1227_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:23$1229:
      Old ports: A=5'00000, B=5'10100, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:23$1229_Y
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:23$1229_Y [2]
      New connections: { $flatten\game_manager.\h.$ternary$src/mod24.v:23$1229_Y [4:3] $flatten\game_manager.\h.$ternary$src/mod24.v:23$1229_Y [1:0] } = { $flatten\game_manager.\h.$ternary$src/mod24.v:23$1229_Y [2] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:23$1230:
      Old ports: A=5'00000, B=5'10101, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:23$1230_Y
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:23$1230_Y [0]
      New connections: $flatten\game_manager.\h.$ternary$src/mod24.v:23$1230_Y [4:1] = { $flatten\game_manager.\h.$ternary$src/mod24.v:23$1230_Y [0] 1'0 $flatten\game_manager.\h.$ternary$src/mod24.v:23$1230_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:23$1232:
      Old ports: A=5'00000, B=5'10110, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:23$1232_Y
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:23$1232_Y [1]
      New connections: { $flatten\game_manager.\h.$ternary$src/mod24.v:23$1232_Y [4:2] $flatten\game_manager.\h.$ternary$src/mod24.v:23$1232_Y [0] } = { $flatten\game_manager.\h.$ternary$src/mod24.v:23$1232_Y [1] 1'0 $flatten\game_manager.\h.$ternary$src/mod24.v:23$1232_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:23$1234:
      Old ports: A=5'00000, B=5'10111, Y=$auto$wreduce.cc:454:run$6208
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6208 [0]
      New connections: $auto$wreduce.cc:454:run$6208 [4:1] = { $auto$wreduce.cc:454:run$6208 [0] 1'0 $auto$wreduce.cc:454:run$6208 [0] $auto$wreduce.cc:454:run$6208 [0] }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:33$1318:
      Old ports: A=5'00000, B=5'11000, Y=$auto$wreduce.cc:454:run$6227 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6227 [3]
      New connections: { $auto$wreduce.cc:454:run$6227 [4] $auto$wreduce.cc:454:run$6227 [2:0] } = { $auto$wreduce.cc:454:run$6227 [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:33$1319:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$6227 [4:0] }, B=6'000000, Y=$auto$wreduce.cc:454:run$6228 [5:0]
      New ports: A=$auto$wreduce.cc:454:run$6227 [4:0], B=5'00000, Y=$auto$wreduce.cc:454:run$6228 [4:0]
      New connections: $auto$wreduce.cc:454:run$6228 [5] = 1'0
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:34$1324:
      Old ports: A=4'0000, B=4'1000, Y=$auto$wreduce.cc:454:run$6229 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6229 [3]
      New connections: $auto$wreduce.cc:454:run$6229 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:34$1325:
      Old ports: A={ 2'00 $auto$wreduce.cc:454:run$6229 [3:0] }, B=6'110000, Y=$auto$wreduce.cc:454:run$6230 [5:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$6229 [3:0] }, B=5'10000, Y=$auto$wreduce.cc:454:run$6230 [4:0]
      New connections: $auto$wreduce.cc:454:run$6230 [5] = $auto$wreduce.cc:454:run$6230 [4]
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1331:
      Old ports: A=6'000000, B=6'111000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1331_Y [5:0]
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1331_Y [3]
      New connections: { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1331_Y [5:4] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1331_Y [2:0] } = { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1331_Y [3] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1331_Y [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$1338:
      Old ports: A=6'000000, B=6'101000, Y=$auto$wreduce.cc:454:run$6231 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6231 [3]
      New connections: { $auto$wreduce.cc:454:run$6231 [5:4] $auto$wreduce.cc:454:run$6231 [2:0] } = { $auto$wreduce.cc:454:run$6231 [3] 4'0000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1345:
      Old ports: A=5'00000, B=5'11000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1345_Y [4:0]
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1345_Y [3]
      New connections: { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1345_Y [4] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1345_Y [2:0] } = { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1345_Y [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1346:
      Old ports: A={ 1'0 $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1345_Y [4:0] }, B=6'000000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1346_Y [5:0]
      New ports: A=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1345_Y [4:0], B=5'00000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1346_Y [4:0]
      New connections: $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1346_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:38$1352:
      Old ports: A=4'0000, B=4'1000, Y=$auto$wreduce.cc:454:run$6233 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6233 [3]
      New connections: $auto$wreduce.cc:454:run$6233 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:38$1353:
      Old ports: A={ 2'00 $auto$wreduce.cc:454:run$6233 [3:0] }, B=6'110000, Y=$auto$wreduce.cc:454:run$6234 [5:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$6233 [3:0] }, B=5'10000, Y=$auto$wreduce.cc:454:run$6234 [4:0]
      New connections: $auto$wreduce.cc:454:run$6234 [5] = $auto$wreduce.cc:454:run$6234 [4]
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$1359:
      Old ports: A=6'000000, B=6'111000, Y=$auto$wreduce.cc:454:run$6235 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6235 [3]
      New connections: { $auto$wreduce.cc:454:run$6235 [5:4] $auto$wreduce.cc:454:run$6235 [2:0] } = { $auto$wreduce.cc:454:run$6235 [3] $auto$wreduce.cc:454:run$6235 [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:40$1366:
      Old ports: A=6'000000, B=6'101000, Y=$auto$wreduce.cc:454:run$6237 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6237 [3]
      New connections: { $auto$wreduce.cc:454:run$6237 [5:4] $auto$wreduce.cc:454:run$6237 [2:0] } = { $auto$wreduce.cc:454:run$6237 [3] 4'0000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:41$1373:
      Old ports: A=5'00000, B=5'11000, Y=$auto$wreduce.cc:454:run$6239 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6239 [3]
      New connections: { $auto$wreduce.cc:454:run$6239 [4] $auto$wreduce.cc:454:run$6239 [2:0] } = { $auto$wreduce.cc:454:run$6239 [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:41$1374:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$6239 [4:0] }, B=6'000000, Y=$auto$wreduce.cc:454:run$6240 [5:0]
      New ports: A=$auto$wreduce.cc:454:run$6239 [4:0], B=5'00000, Y=$auto$wreduce.cc:454:run$6240 [4:0]
      New connections: $auto$wreduce.cc:454:run$6240 [5] = 1'0
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1380:
      Old ports: A=4'0000, B=4'1000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1380_Y [3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1380_Y [3]
      New connections: $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1380_Y [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1381:
      Old ports: A={ 2'00 $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1380_Y [3:0] }, B=6'110000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1381_Y [5:0]
      New ports: A={ 1'0 $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1380_Y [3:0] }, B=5'10000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1381_Y [4:0]
      New connections: $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1381_Y [5] = $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1381_Y [4]
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1387:
      Old ports: A=6'000000, B=6'111000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1387_Y [5:0]
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1387_Y [3]
      New connections: { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1387_Y [5:4] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1387_Y [2:0] } = { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1387_Y [3] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1387_Y [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\sh.$ternary$src/shader.v:20$1188:
      Old ports: A=12'000000000000, B={ \game_manager.ipixstream [11] 3'000 \game_manager.ipixstream [7] 3'000 \game_manager.ipixstream [3] 3'000 }, Y=$flatten\game_manager.\sh.$ternary$src/shader.v:20$1188_Y
      New ports: A=3'000, B={ \game_manager.ipixstream [11] \game_manager.ipixstream [7] \game_manager.ipixstream [3] }, Y={ $flatten\game_manager.\sh.$ternary$src/shader.v:20$1188_Y [11] $flatten\game_manager.\sh.$ternary$src/shader.v:20$1188_Y [7] $flatten\game_manager.\sh.$ternary$src/shader.v:20$1188_Y [3] }
      New connections: { $flatten\game_manager.\sh.$ternary$src/shader.v:20$1188_Y [10:8] $flatten\game_manager.\sh.$ternary$src/shader.v:20$1188_Y [6:4] $flatten\game_manager.\sh.$ternary$src/shader.v:20$1188_Y [2:0] } = 9'000000000
    Consolidated identical input bits for $mux cell $flatten\memory.$procmux$2599:
      Old ports: A={ 1'0 \memory.P1blk_v }, B={ 1'0 \memory.P2blk_v }, Y=$flatten\memory.$procmux$2599_Y
      New ports: A=\memory.P1blk_v, B=\memory.P2blk_v, Y=$flatten\memory.$procmux$2599_Y [4:0]
      New connections: $flatten\memory.$procmux$2599_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory.$procmux$2730:
      Old ports: A=16'0000000000111100, B=16'0000000011001000, Y=$flatten\memory.$procmux$2730_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\memory.$procmux$2730_Y [6] $flatten\memory.$procmux$2730_Y [2] }
      New connections: { $flatten\memory.$procmux$2730_Y [15:7] $flatten\memory.$procmux$2730_Y [5:3] $flatten\memory.$procmux$2730_Y [1:0] } = { 8'00000000 $flatten\memory.$procmux$2730_Y [6] $flatten\memory.$procmux$2730_Y [2] $flatten\memory.$procmux$2730_Y [2] 3'100 }
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:11$774:
      Old ports: A=4'0000, B=4'1000, Y=$auto$wreduce.cc:454:run$6249 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6249 [3]
      New connections: $auto$wreduce.cc:454:run$6249 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:13$782:
      Old ports: A=4'0000, B=4'1100, Y=$flatten\memory.\sh.$ternary$src/shifter.v:13$782_Y [3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\memory.\sh.$ternary$src/shifter.v:13$782_Y [2]
      New connections: { $flatten\memory.\sh.$ternary$src/shifter.v:13$782_Y [3] $flatten\memory.\sh.$ternary$src/shifter.v:13$782_Y [1:0] } = { $flatten\memory.\sh.$ternary$src/shifter.v:13$782_Y [2] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:15$790:
      Old ports: A=5'00000, B=5'10000, Y=$flatten\memory.\sh.$ternary$src/shifter.v:15$790_Y [4:0]
      New ports: A=1'0, B=1'1, Y=$flatten\memory.\sh.$ternary$src/shifter.v:15$790_Y [4]
      New connections: $flatten\memory.\sh.$ternary$src/shifter.v:15$790_Y [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:17$798:
      Old ports: A=5'00000, B=5'10100, Y=$flatten\memory.\sh.$ternary$src/shifter.v:17$798_Y [4:0]
      New ports: A=1'0, B=1'1, Y=$flatten\memory.\sh.$ternary$src/shifter.v:17$798_Y [2]
      New connections: { $flatten\memory.\sh.$ternary$src/shifter.v:17$798_Y [4:3] $flatten\memory.\sh.$ternary$src/shifter.v:17$798_Y [1:0] } = { $flatten\memory.\sh.$ternary$src/shifter.v:17$798_Y [2] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:9$766:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$6251 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6251 [2]
      New connections: $auto$wreduce.cc:454:run$6251 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\sdisplay.$ternary$src/scoredisplay.v:104$610:
      Old ports: A={ 8'00000000 \sdisplay.pixstream1 [3:0] }, B={ 8'00000000 \sdisplay.__pixstream2 [3:0] }, Y=\sdisplay.pixstream2
      New ports: A=\sdisplay.pixstream1 [3:0], B=\sdisplay.__pixstream2 [3:0], Y=\sdisplay.pixstream2 [3:0]
      New connections: \sdisplay.pixstream2 [11:4] = 8'00000000
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:18$429:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6260 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6260 [0]
      New connections: $auto$wreduce.cc:454:run$6260 [3:1] = { $auto$wreduce.cc:454:run$6260 [0] 1'1 $auto$wreduce.cc:454:run$6260 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:23$453:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6261 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6261 [0]
      New connections: $auto$wreduce.cc:454:run$6261 [3:1] = { $auto$wreduce.cc:454:run$6261 [0] 1'1 $auto$wreduce.cc:454:run$6261 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:28$476:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6262 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6262 [0]
      New connections: $auto$wreduce.cc:454:run$6262 [3:1] = { $auto$wreduce.cc:454:run$6262 [0] 1'1 $auto$wreduce.cc:454:run$6262 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:33$501:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6263 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6263 [0]
      New connections: $auto$wreduce.cc:454:run$6263 [3:1] = { $auto$wreduce.cc:454:run$6263 [0] 1'1 $auto$wreduce.cc:454:run$6263 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:38$522:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6264 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6264 [0]
      New connections: $auto$wreduce.cc:454:run$6264 [3:1] = { $auto$wreduce.cc:454:run$6264 [0] 1'1 $auto$wreduce.cc:454:run$6264 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:43$539:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6265 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6265 [0]
      New connections: $auto$wreduce.cc:454:run$6265 [3:1] = { $auto$wreduce.cc:454:run$6265 [0] 1'1 $auto$wreduce.cc:454:run$6265 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:47$566:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6266 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6266 [0]
      New connections: $auto$wreduce.cc:454:run$6266 [3:1] = { $auto$wreduce.cc:454:run$6266 [0] 1'1 $auto$wreduce.cc:454:run$6266 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:18$429:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6273 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6273 [0]
      New connections: $auto$wreduce.cc:454:run$6273 [3:1] = { $auto$wreduce.cc:454:run$6273 [0] 1'1 $auto$wreduce.cc:454:run$6273 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:23$453:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6274 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6274 [0]
      New connections: $auto$wreduce.cc:454:run$6274 [3:1] = { $auto$wreduce.cc:454:run$6274 [0] 1'1 $auto$wreduce.cc:454:run$6274 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:28$476:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6275 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6275 [0]
      New connections: $auto$wreduce.cc:454:run$6275 [3:1] = { $auto$wreduce.cc:454:run$6275 [0] 1'1 $auto$wreduce.cc:454:run$6275 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:33$501:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6276 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6276 [0]
      New connections: $auto$wreduce.cc:454:run$6276 [3:1] = { $auto$wreduce.cc:454:run$6276 [0] 1'1 $auto$wreduce.cc:454:run$6276 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:38$522:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6277 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6277 [0]
      New connections: $auto$wreduce.cc:454:run$6277 [3:1] = { $auto$wreduce.cc:454:run$6277 [0] 1'1 $auto$wreduce.cc:454:run$6277 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:43$539:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6278 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6278 [0]
      New connections: $auto$wreduce.cc:454:run$6278 [3:1] = { $auto$wreduce.cc:454:run$6278 [0] 1'1 $auto$wreduce.cc:454:run$6278 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:47$566:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6279 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6279 [0]
      New connections: $auto$wreduce.cc:454:run$6279 [3:1] = { $auto$wreduce.cc:454:run$6279 [0] 1'1 $auto$wreduce.cc:454:run$6279 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:18$429:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6286 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6286 [0]
      New connections: $auto$wreduce.cc:454:run$6286 [3:1] = { $auto$wreduce.cc:454:run$6286 [0] 1'1 $auto$wreduce.cc:454:run$6286 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:23$453:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6287 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6287 [0]
      New connections: $auto$wreduce.cc:454:run$6287 [3:1] = { $auto$wreduce.cc:454:run$6287 [0] 1'1 $auto$wreduce.cc:454:run$6287 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:28$476:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6288 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6288 [0]
      New connections: $auto$wreduce.cc:454:run$6288 [3:1] = { $auto$wreduce.cc:454:run$6288 [0] 1'1 $auto$wreduce.cc:454:run$6288 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:33$501:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6289 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6289 [0]
      New connections: $auto$wreduce.cc:454:run$6289 [3:1] = { $auto$wreduce.cc:454:run$6289 [0] 1'1 $auto$wreduce.cc:454:run$6289 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:38$522:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6290 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6290 [0]
      New connections: $auto$wreduce.cc:454:run$6290 [3:1] = { $auto$wreduce.cc:454:run$6290 [0] 1'1 $auto$wreduce.cc:454:run$6290 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:43$539:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6291 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6291 [0]
      New connections: $auto$wreduce.cc:454:run$6291 [3:1] = { $auto$wreduce.cc:454:run$6291 [0] 1'1 $auto$wreduce.cc:454:run$6291 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:47$566:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6292 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6292 [0]
      New connections: $auto$wreduce.cc:454:run$6292 [3:1] = { $auto$wreduce.cc:454:run$6292 [0] 1'1 $auto$wreduce.cc:454:run$6292 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:18$429:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6299 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6299 [0]
      New connections: $auto$wreduce.cc:454:run$6299 [3:1] = { $auto$wreduce.cc:454:run$6299 [0] 1'1 $auto$wreduce.cc:454:run$6299 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:23$453:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6300 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6300 [0]
      New connections: $auto$wreduce.cc:454:run$6300 [3:1] = { $auto$wreduce.cc:454:run$6300 [0] 1'1 $auto$wreduce.cc:454:run$6300 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:28$476:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6301 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6301 [0]
      New connections: $auto$wreduce.cc:454:run$6301 [3:1] = { $auto$wreduce.cc:454:run$6301 [0] 1'1 $auto$wreduce.cc:454:run$6301 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:33$501:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6302 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6302 [0]
      New connections: $auto$wreduce.cc:454:run$6302 [3:1] = { $auto$wreduce.cc:454:run$6302 [0] 1'1 $auto$wreduce.cc:454:run$6302 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:38$522:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6303 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6303 [0]
      New connections: $auto$wreduce.cc:454:run$6303 [3:1] = { $auto$wreduce.cc:454:run$6303 [0] 1'1 $auto$wreduce.cc:454:run$6303 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:43$539:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6304 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6304 [0]
      New connections: $auto$wreduce.cc:454:run$6304 [3:1] = { $auto$wreduce.cc:454:run$6304 [0] 1'1 $auto$wreduce.cc:454:run$6304 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:47$566:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6305 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6305 [0]
      New connections: $auto$wreduce.cc:454:run$6305 [3:1] = { $auto$wreduce.cc:454:run$6305 [0] 1'1 $auto$wreduce.cc:454:run$6305 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:18$429:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6312 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6312 [0]
      New connections: $auto$wreduce.cc:454:run$6312 [3:1] = { $auto$wreduce.cc:454:run$6312 [0] 1'1 $auto$wreduce.cc:454:run$6312 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:23$453:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6313 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6313 [0]
      New connections: $auto$wreduce.cc:454:run$6313 [3:1] = { $auto$wreduce.cc:454:run$6313 [0] 1'1 $auto$wreduce.cc:454:run$6313 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:28$476:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6314 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6314 [0]
      New connections: $auto$wreduce.cc:454:run$6314 [3:1] = { $auto$wreduce.cc:454:run$6314 [0] 1'1 $auto$wreduce.cc:454:run$6314 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:33$501:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6315 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6315 [0]
      New connections: $auto$wreduce.cc:454:run$6315 [3:1] = { $auto$wreduce.cc:454:run$6315 [0] 1'1 $auto$wreduce.cc:454:run$6315 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:38$522:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6316 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6316 [0]
      New connections: $auto$wreduce.cc:454:run$6316 [3:1] = { $auto$wreduce.cc:454:run$6316 [0] 1'1 $auto$wreduce.cc:454:run$6316 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:43$539:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6317 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6317 [0]
      New connections: $auto$wreduce.cc:454:run$6317 [3:1] = { $auto$wreduce.cc:454:run$6317 [0] 1'1 $auto$wreduce.cc:454:run$6317 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:47$566:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6318 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6318 [0]
      New connections: $auto$wreduce.cc:454:run$6318 [3:1] = { $auto$wreduce.cc:454:run$6318 [0] 1'1 $auto$wreduce.cc:454:run$6318 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:18$429:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6325 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6325 [0]
      New connections: $auto$wreduce.cc:454:run$6325 [3:1] = { $auto$wreduce.cc:454:run$6325 [0] 1'1 $auto$wreduce.cc:454:run$6325 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:23$453:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6326 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6326 [0]
      New connections: $auto$wreduce.cc:454:run$6326 [3:1] = { $auto$wreduce.cc:454:run$6326 [0] 1'1 $auto$wreduce.cc:454:run$6326 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:28$476:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6327 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6327 [0]
      New connections: $auto$wreduce.cc:454:run$6327 [3:1] = { $auto$wreduce.cc:454:run$6327 [0] 1'1 $auto$wreduce.cc:454:run$6327 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:33$501:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6328 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6328 [0]
      New connections: $auto$wreduce.cc:454:run$6328 [3:1] = { $auto$wreduce.cc:454:run$6328 [0] 1'1 $auto$wreduce.cc:454:run$6328 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:38$522:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6329 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6329 [0]
      New connections: $auto$wreduce.cc:454:run$6329 [3:1] = { $auto$wreduce.cc:454:run$6329 [0] 1'1 $auto$wreduce.cc:454:run$6329 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:43$539:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6330 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6330 [0]
      New connections: $auto$wreduce.cc:454:run$6330 [3:1] = { $auto$wreduce.cc:454:run$6330 [0] 1'1 $auto$wreduce.cc:454:run$6330 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:47$566:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6331 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6331 [0]
      New connections: $auto$wreduce.cc:454:run$6331 [3:1] = { $auto$wreduce.cc:454:run$6331 [0] 1'1 $auto$wreduce.cc:454:run$6331 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:18$429:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6338 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6338 [0]
      New connections: $auto$wreduce.cc:454:run$6338 [3:1] = { $auto$wreduce.cc:454:run$6338 [0] 1'1 $auto$wreduce.cc:454:run$6338 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:23$453:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6339 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6339 [0]
      New connections: $auto$wreduce.cc:454:run$6339 [3:1] = { $auto$wreduce.cc:454:run$6339 [0] 1'1 $auto$wreduce.cc:454:run$6339 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:28$476:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6340 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6340 [0]
      New connections: $auto$wreduce.cc:454:run$6340 [3:1] = { $auto$wreduce.cc:454:run$6340 [0] 1'1 $auto$wreduce.cc:454:run$6340 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:33$501:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6341 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6341 [0]
      New connections: $auto$wreduce.cc:454:run$6341 [3:1] = { $auto$wreduce.cc:454:run$6341 [0] 1'1 $auto$wreduce.cc:454:run$6341 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:38$522:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6342 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6342 [0]
      New connections: $auto$wreduce.cc:454:run$6342 [3:1] = { $auto$wreduce.cc:454:run$6342 [0] 1'1 $auto$wreduce.cc:454:run$6342 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:43$539:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6343 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6343 [0]
      New connections: $auto$wreduce.cc:454:run$6343 [3:1] = { $auto$wreduce.cc:454:run$6343 [0] 1'1 $auto$wreduce.cc:454:run$6343 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:47$566:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6344 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6344 [0]
      New connections: $auto$wreduce.cc:454:run$6344 [3:1] = { $auto$wreduce.cc:454:run$6344 [0] 1'1 $auto$wreduce.cc:454:run$6344 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:18$429:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6351 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6351 [0]
      New connections: $auto$wreduce.cc:454:run$6351 [3:1] = { $auto$wreduce.cc:454:run$6351 [0] 1'1 $auto$wreduce.cc:454:run$6351 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:23$453:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6352 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6352 [0]
      New connections: $auto$wreduce.cc:454:run$6352 [3:1] = { $auto$wreduce.cc:454:run$6352 [0] 1'1 $auto$wreduce.cc:454:run$6352 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:28$476:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6353 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6353 [0]
      New connections: $auto$wreduce.cc:454:run$6353 [3:1] = { $auto$wreduce.cc:454:run$6353 [0] 1'1 $auto$wreduce.cc:454:run$6353 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:33$501:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6354 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6354 [0]
      New connections: $auto$wreduce.cc:454:run$6354 [3:1] = { $auto$wreduce.cc:454:run$6354 [0] 1'1 $auto$wreduce.cc:454:run$6354 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:38$522:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6355 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6355 [0]
      New connections: $auto$wreduce.cc:454:run$6355 [3:1] = { $auto$wreduce.cc:454:run$6355 [0] 1'1 $auto$wreduce.cc:454:run$6355 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:43$539:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6356 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6356 [0]
      New connections: $auto$wreduce.cc:454:run$6356 [3:1] = { $auto$wreduce.cc:454:run$6356 [0] 1'1 $auto$wreduce.cc:454:run$6356 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:47$566:
      Old ports: A=4'0100, B=4'1111, Y=$auto$wreduce.cc:454:run$6357 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6357 [0]
      New connections: $auto$wreduce.cc:454:run$6357 [3:1] = { $auto$wreduce.cc:454:run$6357 [0] 1'1 $auto$wreduce.cc:454:run$6357 [0] }
    Consolidated identical input bits for $mux cell $flatten\tdisplay.$ternary$src/gamespeed_display.v:18$740:
      Old ports: A=12'000000001111, B={ 3'000 $auto$wreduce.cc:454:run$6360 [8:0] }, Y=\tdisplay.ipixstream
      New ports: A=9'000001111, B=$auto$wreduce.cc:454:run$6360 [8:0], Y=\tdisplay.ipixstream [8:0]
      New connections: \tdisplay.ipixstream [11:9] = 3'000
    Consolidated identical input bits for $mux cell $flatten\vcell.\ishaper.$procmux$2776:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:454:run$6364 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$6364 [1]
      New connections: $auto$wreduce.cc:454:run$6364 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\vcell.\ishaper.$procmux$2787:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:454:run$6367 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$6367 [1]
      New connections: $auto$wreduce.cc:454:run$6367 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\vcell.\ishaper.$procmux$2820:
      Old ports: A=5'11111, B=5'00000, Y=$flatten\vcell.\ishaper.$procmux$2820_Y
      New ports: A=1'1, B=1'0, Y=$flatten\vcell.\ishaper.$procmux$2820_Y [0]
      New connections: $flatten\vcell.\ishaper.$procmux$2820_Y [4:1] = { $flatten\vcell.\ishaper.$procmux$2820_Y [0] $flatten\vcell.\ishaper.$procmux$2820_Y [0] $flatten\vcell.\ishaper.$procmux$2820_Y [0] $flatten\vcell.\ishaper.$procmux$2820_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\vcell.\ishaper.$procmux$2831:
      Old ports: A=5'00000, B=5'11111, Y=$flatten\vcell.\ishaper.$procmux$2831_Y
      New ports: A=1'0, B=1'1, Y=$flatten\vcell.\ishaper.$procmux$2831_Y [0]
      New connections: $flatten\vcell.\ishaper.$procmux$2831_Y [4:1] = { $flatten\vcell.\ishaper.$procmux$2831_Y [0] $flatten\vcell.\ishaper.$procmux$2831_Y [0] $flatten\vcell.\ishaper.$procmux$2831_Y [0] $flatten\vcell.\ishaper.$procmux$2831_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\vcell.\lashaper.$procmux$2917:
      Old ports: A=5'11111, B=5'00001, Y=$flatten\vcell.\lashaper.$procmux$2917_Y
      New ports: A=1'1, B=1'0, Y=$flatten\vcell.\lashaper.$procmux$2917_Y [1]
      New connections: { $flatten\vcell.\lashaper.$procmux$2917_Y [4:2] $flatten\vcell.\lashaper.$procmux$2917_Y [0] } = { $flatten\vcell.\lashaper.$procmux$2917_Y [1] $flatten\vcell.\lashaper.$procmux$2917_Y [1] $flatten\vcell.\lashaper.$procmux$2917_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\vcell.\lbshaper.$procmux$3016:
      Old ports: A=5'00001, B=5'11111, Y=$flatten\vcell.\lbshaper.$procmux$3016_Y
      New ports: A=1'0, B=1'1, Y=$flatten\vcell.\lbshaper.$procmux$3016_Y [1]
      New connections: { $flatten\vcell.\lbshaper.$procmux$3016_Y [4:2] $flatten\vcell.\lbshaper.$procmux$3016_Y [0] } = { $flatten\vcell.\lbshaper.$procmux$3016_Y [1] $flatten\vcell.\lbshaper.$procmux$3016_Y [1] $flatten\vcell.\lbshaper.$procmux$3016_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\vcell.\sbshaper.$procmux$3615:
      Old ports: A=5'11111, B=5'00000, Y=$flatten\vcell.\sbshaper.$procmux$3615_Y
      New ports: A=1'1, B=1'0, Y=$flatten\vcell.\sbshaper.$procmux$3615_Y [0]
      New connections: $flatten\vcell.\sbshaper.$procmux$3615_Y [4:1] = { $flatten\vcell.\sbshaper.$procmux$3615_Y [0] $flatten\vcell.\sbshaper.$procmux$3615_Y [0] $flatten\vcell.\sbshaper.$procmux$3615_Y [0] $flatten\vcell.\sbshaper.$procmux$3615_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\vcell.\tshaper.$procmux$3129:
      Old ports: A=5'00000, B=5'00001, Y=$flatten\vcell.\tshaper.$procmux$3129_Y
      New ports: A=1'0, B=1'1, Y=$flatten\vcell.\tshaper.$procmux$3129_Y [0]
      New connections: $flatten\vcell.\tshaper.$procmux$3129_Y [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\vcell.\tshaper.$procmux$3140:
      Old ports: A=5'00001, B=5'00000, Y=$flatten\vcell.\tshaper.$procmux$3140_Y
      New ports: A=1'1, B=1'0, Y=$flatten\vcell.\tshaper.$procmux$3140_Y [0]
      New connections: $flatten\vcell.\tshaper.$procmux$3140_Y [4:1] = 4'0000
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:33$1319:
      Old ports: A=$auto$wreduce.cc:454:run$6227 [4:0], B=5'00000, Y=$auto$wreduce.cc:454:run$6228 [4:0]
      New ports: A=$auto$wreduce.cc:454:run$6227 [3], B=1'0, Y=$auto$wreduce.cc:454:run$6228 [3]
      New connections: { $auto$wreduce.cc:454:run$6228 [4] $auto$wreduce.cc:454:run$6228 [2:0] } = { $auto$wreduce.cc:454:run$6228 [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:34$1325:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$6229 [3:0] }, B=5'10000, Y=$auto$wreduce.cc:454:run$6230 [4:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$6229 [3] }, B=2'10, Y=$auto$wreduce.cc:454:run$6230 [4:3]
      New connections: $auto$wreduce.cc:454:run$6230 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1332:
      Old ports: A=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1331_Y [5:0], B=6'100000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1332_Y [5:0]
      New ports: A={ $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1331_Y [3] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1331_Y [3] }, B=2'10, Y={ $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1332_Y [5] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1332_Y [3] }
      New connections: { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1332_Y [4] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1332_Y [2:0] } = { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$1332_Y [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$1339:
      Old ports: A=$auto$wreduce.cc:454:run$6231 [5:0], B=6'010000, Y=$auto$wreduce.cc:454:run$6232 [5:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$6231 [3] }, B=2'10, Y=$auto$wreduce.cc:454:run$6232 [4:3]
      New connections: { $auto$wreduce.cc:454:run$6232 [5] $auto$wreduce.cc:454:run$6232 [2:0] } = { $auto$wreduce.cc:454:run$6232 [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1346:
      Old ports: A=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1345_Y [4:0], B=5'00000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1346_Y [4:0]
      New ports: A=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1345_Y [3], B=1'0, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1346_Y [3]
      New connections: { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1346_Y [4] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1346_Y [2:0] } = { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$1346_Y [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:38$1353:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$6233 [3:0] }, B=5'10000, Y=$auto$wreduce.cc:454:run$6234 [4:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$6233 [3] }, B=2'10, Y=$auto$wreduce.cc:454:run$6234 [4:3]
      New connections: $auto$wreduce.cc:454:run$6234 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$1360:
      Old ports: A=$auto$wreduce.cc:454:run$6235 [5:0], B=6'100000, Y=$auto$wreduce.cc:454:run$6236 [5:0]
      New ports: A={ $auto$wreduce.cc:454:run$6235 [3] $auto$wreduce.cc:454:run$6235 [3] }, B=2'10, Y={ $auto$wreduce.cc:454:run$6236 [5] $auto$wreduce.cc:454:run$6236 [3] }
      New connections: { $auto$wreduce.cc:454:run$6236 [4] $auto$wreduce.cc:454:run$6236 [2:0] } = { $auto$wreduce.cc:454:run$6236 [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:40$1367:
      Old ports: A=$auto$wreduce.cc:454:run$6237 [5:0], B=6'010000, Y=$auto$wreduce.cc:454:run$6238 [5:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$6237 [3] }, B=2'10, Y=$auto$wreduce.cc:454:run$6238 [4:3]
      New connections: { $auto$wreduce.cc:454:run$6238 [5] $auto$wreduce.cc:454:run$6238 [2:0] } = { $auto$wreduce.cc:454:run$6238 [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:41$1374:
      Old ports: A=$auto$wreduce.cc:454:run$6239 [4:0], B=5'00000, Y=$auto$wreduce.cc:454:run$6240 [4:0]
      New ports: A=$auto$wreduce.cc:454:run$6239 [3], B=1'0, Y=$auto$wreduce.cc:454:run$6240 [3]
      New connections: { $auto$wreduce.cc:454:run$6240 [4] $auto$wreduce.cc:454:run$6240 [2:0] } = { $auto$wreduce.cc:454:run$6240 [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1381:
      Old ports: A={ 1'0 $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1380_Y [3:0] }, B=5'10000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1381_Y [4:0]
      New ports: A={ 1'0 $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1380_Y [3] }, B=2'10, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1381_Y [4:3]
      New connections: $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$1381_Y [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1388:
      Old ports: A=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1387_Y [5:0], B=6'100000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1388_Y [5:0]
      New ports: A={ $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1387_Y [3] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1387_Y [3] }, B=2'10, Y={ $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1388_Y [5] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1388_Y [3] }
      New connections: { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1388_Y [4] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1388_Y [2:0] } = { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$1388_Y [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\memory.$procmux$2601:
      Old ports: A=$flatten\memory.$procmux$2599_Y, B={ 1'0 \memory.P3blk_v }, Y=$flatten\memory.$procmux$2601_Y
      New ports: A=$flatten\memory.$procmux$2599_Y [4:0], B=\memory.P3blk_v, Y=$flatten\memory.$procmux$2601_Y [4:0]
      New connections: $flatten\memory.$procmux$2601_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory.$procmux$2732:
      Old ports: A=$flatten\memory.$procmux$2730_Y, B=16'0000001110000100, Y=$flatten\memory.$procmux$2732_Y
      New ports: A={ 1'0 $flatten\memory.$procmux$2730_Y [6] $flatten\memory.$procmux$2730_Y [6] $flatten\memory.$procmux$2730_Y [2] 1'1 $flatten\memory.$procmux$2730_Y [2] }, B=6'110001, Y={ $flatten\memory.$procmux$2732_Y [8:6] $flatten\memory.$procmux$2732_Y [4:2] }
      New connections: { $flatten\memory.$procmux$2732_Y [15:9] $flatten\memory.$procmux$2732_Y [5] $flatten\memory.$procmux$2732_Y [1:0] } = { 6'000000 $flatten\memory.$procmux$2732_Y [8] $flatten\memory.$procmux$2732_Y [4] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:11$775:
      Old ports: A=$auto$wreduce.cc:454:run$6249 [3:0], B=4'0111, Y=$auto$wreduce.cc:454:run$6250 [3:0]
      New ports: A={ $auto$wreduce.cc:454:run$6249 [3] 1'0 }, B=2'01, Y={ $auto$wreduce.cc:454:run$6250 [3] $auto$wreduce.cc:454:run$6250 [0] }
      New connections: $auto$wreduce.cc:454:run$6250 [2:1] = { $auto$wreduce.cc:454:run$6250 [0] $auto$wreduce.cc:454:run$6250 [0] }
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:13$783:
      Old ports: A=$flatten\memory.\sh.$ternary$src/shifter.v:13$782_Y [3:0], B=4'1011, Y=$flatten\memory.\sh.$ternary$src/shifter.v:13$783_Y [3:0]
      New ports: A={ $flatten\memory.\sh.$ternary$src/shifter.v:13$782_Y [2] $flatten\memory.\sh.$ternary$src/shifter.v:13$782_Y [2] 1'0 }, B=3'101, Y={ $flatten\memory.\sh.$ternary$src/shifter.v:13$783_Y [3:2] $flatten\memory.\sh.$ternary$src/shifter.v:13$783_Y [0] }
      New connections: $flatten\memory.\sh.$ternary$src/shifter.v:13$783_Y [1] = $flatten\memory.\sh.$ternary$src/shifter.v:13$783_Y [0]
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:15$791:
      Old ports: A=$flatten\memory.\sh.$ternary$src/shifter.v:15$790_Y [4:0], B=5'01111, Y=$flatten\memory.\sh.$ternary$src/shifter.v:15$791_Y [4:0]
      New ports: A={ $flatten\memory.\sh.$ternary$src/shifter.v:15$790_Y [4] 1'0 }, B=2'01, Y={ $flatten\memory.\sh.$ternary$src/shifter.v:15$791_Y [4] $flatten\memory.\sh.$ternary$src/shifter.v:15$791_Y [0] }
      New connections: $flatten\memory.\sh.$ternary$src/shifter.v:15$791_Y [3:1] = { $flatten\memory.\sh.$ternary$src/shifter.v:15$791_Y [0] $flatten\memory.\sh.$ternary$src/shifter.v:15$791_Y [0] $flatten\memory.\sh.$ternary$src/shifter.v:15$791_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:17$799:
      Old ports: A=$flatten\memory.\sh.$ternary$src/shifter.v:17$798_Y [4:0], B=5'10011, Y=$flatten\memory.\sh.$ternary$src/shifter.v:17$799_Y [4:0]
      New ports: A={ $flatten\memory.\sh.$ternary$src/shifter.v:17$798_Y [2] $flatten\memory.\sh.$ternary$src/shifter.v:17$798_Y [2] 1'0 }, B=3'101, Y={ $flatten\memory.\sh.$ternary$src/shifter.v:17$799_Y [4] $flatten\memory.\sh.$ternary$src/shifter.v:17$799_Y [2] $flatten\memory.\sh.$ternary$src/shifter.v:17$799_Y [0] }
      New connections: { $flatten\memory.\sh.$ternary$src/shifter.v:17$799_Y [3] $flatten\memory.\sh.$ternary$src/shifter.v:17$799_Y [1] } = { 1'0 $flatten\memory.\sh.$ternary$src/shifter.v:17$799_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:9$767:
      Old ports: A=$auto$wreduce.cc:454:run$6251 [2:0], B=3'011, Y=$auto$wreduce.cc:454:run$6252 [2:0]
      New ports: A={ $auto$wreduce.cc:454:run$6251 [2] 1'0 }, B=2'01, Y={ $auto$wreduce.cc:454:run$6252 [2] $auto$wreduce.cc:454:run$6252 [0] }
      New connections: $auto$wreduce.cc:454:run$6252 [1] = $auto$wreduce.cc:454:run$6252 [0]
    Consolidated identical input bits for $mux cell $flatten\sdisplay.$ternary$src/scoredisplay.v:112$626:
      Old ports: A=\sdisplay.pixstream2, B={ 8'00000000 \sdisplay.__pixstream3 [3:0] }, Y=\sdisplay.pixstream3
      New ports: A=\sdisplay.pixstream2 [3:0], B=\sdisplay.__pixstream3 [3:0], Y=\sdisplay.pixstream3 [3:0]
      New connections: \sdisplay.pixstream3 [11:4] = 8'00000000
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:18$430:
      Old ports: A=4'0000, B=$auto$wreduce.cc:454:run$6260 [3:0], Y=\sdisplay.s1.pixstream_top [3:0]
      New ports: A=2'00, B={ 1'1 $auto$wreduce.cc:454:run$6260 [0] }, Y={ \sdisplay.s1.pixstream_top [2] \sdisplay.s1.pixstream_top [0] }
      New connections: { \sdisplay.s1.pixstream_top [3] \sdisplay.s1.pixstream_top [1] } = { \sdisplay.s1.pixstream_top [0] \sdisplay.s1.pixstream_top [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:18$430:
      Old ports: A=4'0000, B=$auto$wreduce.cc:454:run$6273 [3:0], Y=\sdisplay.s2.pixstream_top [3:0]
      New ports: A=2'00, B={ 1'1 $auto$wreduce.cc:454:run$6273 [0] }, Y={ \sdisplay.s2.pixstream_top [2] \sdisplay.s2.pixstream_top [0] }
      New connections: { \sdisplay.s2.pixstream_top [3] \sdisplay.s2.pixstream_top [1] } = { \sdisplay.s2.pixstream_top [0] \sdisplay.s2.pixstream_top [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:18$430:
      Old ports: A=4'0000, B=$auto$wreduce.cc:454:run$6286 [3:0], Y=\sdisplay.s3.pixstream_top [3:0]
      New ports: A=2'00, B={ 1'1 $auto$wreduce.cc:454:run$6286 [0] }, Y={ \sdisplay.s3.pixstream_top [2] \sdisplay.s3.pixstream_top [0] }
      New connections: { \sdisplay.s3.pixstream_top [3] \sdisplay.s3.pixstream_top [1] } = { \sdisplay.s3.pixstream_top [0] \sdisplay.s3.pixstream_top [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:18$430:
      Old ports: A=4'0000, B=$auto$wreduce.cc:454:run$6299 [3:0], Y=\sdisplay.s4.pixstream_top [3:0]
      New ports: A=2'00, B={ 1'1 $auto$wreduce.cc:454:run$6299 [0] }, Y={ \sdisplay.s4.pixstream_top [2] \sdisplay.s4.pixstream_top [0] }
      New connections: { \sdisplay.s4.pixstream_top [3] \sdisplay.s4.pixstream_top [1] } = { \sdisplay.s4.pixstream_top [0] \sdisplay.s4.pixstream_top [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:18$430:
      Old ports: A=4'0000, B=$auto$wreduce.cc:454:run$6312 [3:0], Y=\sdisplay.s5.pixstream_top [3:0]
      New ports: A=2'00, B={ 1'1 $auto$wreduce.cc:454:run$6312 [0] }, Y={ \sdisplay.s5.pixstream_top [2] \sdisplay.s5.pixstream_top [0] }
      New connections: { \sdisplay.s5.pixstream_top [3] \sdisplay.s5.pixstream_top [1] } = { \sdisplay.s5.pixstream_top [0] \sdisplay.s5.pixstream_top [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:18$430:
      Old ports: A=4'0000, B=$auto$wreduce.cc:454:run$6325 [3:0], Y=\sdisplay.s6.pixstream_top [3:0]
      New ports: A=2'00, B={ 1'1 $auto$wreduce.cc:454:run$6325 [0] }, Y={ \sdisplay.s6.pixstream_top [2] \sdisplay.s6.pixstream_top [0] }
      New connections: { \sdisplay.s6.pixstream_top [3] \sdisplay.s6.pixstream_top [1] } = { \sdisplay.s6.pixstream_top [0] \sdisplay.s6.pixstream_top [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:18$430:
      Old ports: A=4'0000, B=$auto$wreduce.cc:454:run$6338 [3:0], Y=\sdisplay.s7.pixstream_top [3:0]
      New ports: A=2'00, B={ 1'1 $auto$wreduce.cc:454:run$6338 [0] }, Y={ \sdisplay.s7.pixstream_top [2] \sdisplay.s7.pixstream_top [0] }
      New connections: { \sdisplay.s7.pixstream_top [3] \sdisplay.s7.pixstream_top [1] } = { \sdisplay.s7.pixstream_top [0] \sdisplay.s7.pixstream_top [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:18$430:
      Old ports: A=4'0000, B=$auto$wreduce.cc:454:run$6351 [3:0], Y=\sdisplay.s8.pixstream_top [3:0]
      New ports: A=2'00, B={ 1'1 $auto$wreduce.cc:454:run$6351 [0] }, Y={ \sdisplay.s8.pixstream_top [2] \sdisplay.s8.pixstream_top [0] }
      New connections: { \sdisplay.s8.pixstream_top [3] \sdisplay.s8.pixstream_top [1] } = { \sdisplay.s8.pixstream_top [0] \sdisplay.s8.pixstream_top [0] }
    Consolidated identical input bits for $mux cell $flatten\tdisplay.$ternary$src/gamespeed_display.v:16$729:
      Old ports: A=12'111111111111, B=\tdisplay.ipixstream, Y=\gamespeed_stream
      New ports: A=10'1111111111, B={ 1'0 \tdisplay.ipixstream [8:0] }, Y=\gamespeed_stream [9:0]
      New connections: \gamespeed_stream [11:10] = { \gamespeed_stream [9] \gamespeed_stream [9] }
    Consolidated identical input bits for $mux cell $flatten\vcell.\ishaper.$procmux$2778:
      Old ports: A=$auto$wreduce.cc:454:run$6364 [1:0], B=2'10, Y=$auto$wreduce.cc:454:run$6365 [1:0]
      New ports: A=$auto$wreduce.cc:454:run$6364 [1], B=1'1, Y=$auto$wreduce.cc:454:run$6365 [1]
      New connections: $auto$wreduce.cc:454:run$6365 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\vcell.\ishaper.$procmux$2822:
      Old ports: A=$flatten\vcell.\ishaper.$procmux$2820_Y, B=5'11111, Y=$flatten\vcell.\ishaper.$procmux$2822_Y
      New ports: A=$flatten\vcell.\ishaper.$procmux$2820_Y [0], B=1'1, Y=$flatten\vcell.\ishaper.$procmux$2822_Y [0]
      New connections: $flatten\vcell.\ishaper.$procmux$2822_Y [4:1] = { $flatten\vcell.\ishaper.$procmux$2822_Y [0] $flatten\vcell.\ishaper.$procmux$2822_Y [0] $flatten\vcell.\ishaper.$procmux$2822_Y [0] $flatten\vcell.\ishaper.$procmux$2822_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\vcell.\ishaper.$procmux$2833:
      Old ports: A=$flatten\vcell.\ishaper.$procmux$2831_Y, B=5'00001, Y=$flatten\vcell.\ishaper.$procmux$2833_Y
      New ports: A={ $flatten\vcell.\ishaper.$procmux$2831_Y [0] $flatten\vcell.\ishaper.$procmux$2831_Y [0] }, B=2'01, Y=$flatten\vcell.\ishaper.$procmux$2833_Y [1:0]
      New connections: $flatten\vcell.\ishaper.$procmux$2833_Y [4:2] = { $flatten\vcell.\ishaper.$procmux$2833_Y [1] $flatten\vcell.\ishaper.$procmux$2833_Y [1] $flatten\vcell.\ishaper.$procmux$2833_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\vcell.\lashaper.$procmux$2919:
      Old ports: A=$flatten\vcell.\lashaper.$procmux$2917_Y, B=5'00001, Y=$flatten\vcell.\lashaper.$procmux$2919_Y
      New ports: A=$flatten\vcell.\lashaper.$procmux$2917_Y [1], B=1'0, Y=$flatten\vcell.\lashaper.$procmux$2919_Y [1]
      New connections: { $flatten\vcell.\lashaper.$procmux$2919_Y [4:2] $flatten\vcell.\lashaper.$procmux$2919_Y [0] } = { $flatten\vcell.\lashaper.$procmux$2919_Y [1] $flatten\vcell.\lashaper.$procmux$2919_Y [1] $flatten\vcell.\lashaper.$procmux$2919_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\vcell.\lashaper.$procmux$2952:
      Old ports: A=$flatten\vcell.\ishaper.$procmux$2831_Y, B=5'00000, Y=$flatten\vcell.\lashaper.$procmux$2952_Y
      New ports: A=$flatten\vcell.\ishaper.$procmux$2831_Y [0], B=1'0, Y=$flatten\vcell.\lashaper.$procmux$2952_Y [0]
      New connections: $flatten\vcell.\lashaper.$procmux$2952_Y [4:1] = { $flatten\vcell.\lashaper.$procmux$2952_Y [0] $flatten\vcell.\lashaper.$procmux$2952_Y [0] $flatten\vcell.\lashaper.$procmux$2952_Y [0] $flatten\vcell.\lashaper.$procmux$2952_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\vcell.\lbshaper.$procmux$3018:
      Old ports: A=$flatten\vcell.\lbshaper.$procmux$3016_Y, B=5'11111, Y=$flatten\vcell.\lbshaper.$procmux$3018_Y
      New ports: A=$flatten\vcell.\lbshaper.$procmux$3016_Y [1], B=1'1, Y=$flatten\vcell.\lbshaper.$procmux$3018_Y [1]
      New connections: { $flatten\vcell.\lbshaper.$procmux$3018_Y [4:2] $flatten\vcell.\lbshaper.$procmux$3018_Y [0] } = { $flatten\vcell.\lbshaper.$procmux$3018_Y [1] $flatten\vcell.\lbshaper.$procmux$3018_Y [1] $flatten\vcell.\lbshaper.$procmux$3018_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\vcell.\sbshaper.$procmux$3582:
      Old ports: A=$flatten\vcell.\lbshaper.$procmux$3016_Y [0], B=1'1, Y=$auto$wreduce.cc:454:run$6388 [0]
      New ports: A={ }, B={ }, Y={ }
      New connections: $auto$wreduce.cc:454:run$6388 [0] = 1'1
    New ctrl vector for $mux cell $flatten\vcell.\sbshaper.$procmux$3582: { }
    Consolidated identical input bits for $mux cell $flatten\vcell.\sbshaper.$procmux$3617:
      Old ports: A=$flatten\vcell.\sbshaper.$procmux$3615_Y, B=5'11111, Y=$flatten\vcell.\sbshaper.$procmux$3617_Y
      New ports: A=$flatten\vcell.\sbshaper.$procmux$3615_Y [0], B=1'1, Y=$flatten\vcell.\sbshaper.$procmux$3617_Y [0]
      New connections: $flatten\vcell.\sbshaper.$procmux$3617_Y [4:1] = { $flatten\vcell.\sbshaper.$procmux$3617_Y [0] $flatten\vcell.\sbshaper.$procmux$3617_Y [0] $flatten\vcell.\sbshaper.$procmux$3617_Y [0] $flatten\vcell.\sbshaper.$procmux$3617_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\vcell.\tshaper.$procmux$3131:
      Old ports: A=$flatten\vcell.\tshaper.$procmux$3129_Y, B=5'00000, Y=$flatten\vcell.\tshaper.$procmux$3131_Y
      New ports: A=$flatten\vcell.\tshaper.$procmux$3129_Y [0], B=1'0, Y=$flatten\vcell.\tshaper.$procmux$3131_Y [0]
      New connections: $flatten\vcell.\tshaper.$procmux$3131_Y [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\vcell.\tshaper.$procmux$3142:
      Old ports: A=$flatten\vcell.\tshaper.$procmux$3140_Y, B=5'11111, Y=$flatten\vcell.\tshaper.$procmux$3142_Y
      New ports: A={ 1'0 $flatten\vcell.\tshaper.$procmux$3140_Y [0] }, B=2'11, Y=$flatten\vcell.\tshaper.$procmux$3142_Y [1:0]
      New connections: $flatten\vcell.\tshaper.$procmux$3142_Y [4:2] = { $flatten\vcell.\tshaper.$procmux$3142_Y [1] $flatten\vcell.\tshaper.$procmux$3142_Y [1] $flatten\vcell.\tshaper.$procmux$3142_Y [1] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\memory.$procmux$2603:
      Old ports: A=$flatten\memory.$procmux$2601_Y, B={ 1'0 \memory.P4blk_v }, Y=$flatten\memory.$procmux$2603_Y
      New ports: A=$flatten\memory.$procmux$2601_Y [4:0], B=\memory.P4blk_v, Y=$flatten\memory.$procmux$2603_Y [4:0]
      New connections: $flatten\memory.$procmux$2603_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory.$procmux$2735:
      Old ports: A=$flatten\memory.$procmux$2732_Y, B=16'0000000000101000, Y=$flatten\memory.$procmux$2735_Y
      New ports: A={ $flatten\memory.$procmux$2732_Y [8:6] $flatten\memory.$procmux$2732_Y [4] $flatten\memory.$procmux$2732_Y [4:2] }, B=7'0001010, Y=$flatten\memory.$procmux$2735_Y [8:2]
      New connections: { $flatten\memory.$procmux$2735_Y [15:9] $flatten\memory.$procmux$2735_Y [1:0] } = { 6'000000 $flatten\memory.$procmux$2735_Y [8] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:11$776:
      Old ports: A=$auto$wreduce.cc:454:run$6250 [3:0], B=4'0110, Y=$flatten\memory.\sh.$ternary$src/shifter.v:11$776_Y [3:0]
      New ports: A={ $auto$wreduce.cc:454:run$6250 [3] $auto$wreduce.cc:454:run$6250 [0] $auto$wreduce.cc:454:run$6250 [0] }, B=3'010, Y={ $flatten\memory.\sh.$ternary$src/shifter.v:11$776_Y [3] $flatten\memory.\sh.$ternary$src/shifter.v:11$776_Y [1:0] }
      New connections: $flatten\memory.\sh.$ternary$src/shifter.v:11$776_Y [2] = $flatten\memory.\sh.$ternary$src/shifter.v:11$776_Y [1]
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:15$792:
      Old ports: A=$flatten\memory.\sh.$ternary$src/shifter.v:15$791_Y [4:0], B=5'01110, Y=$flatten\memory.\sh.$ternary$src/shifter.v:15$792_Y [4:0]
      New ports: A={ $flatten\memory.\sh.$ternary$src/shifter.v:15$791_Y [4] $flatten\memory.\sh.$ternary$src/shifter.v:15$791_Y [0] $flatten\memory.\sh.$ternary$src/shifter.v:15$791_Y [0] }, B=3'010, Y={ $flatten\memory.\sh.$ternary$src/shifter.v:15$792_Y [4] $flatten\memory.\sh.$ternary$src/shifter.v:15$792_Y [1:0] }
      New connections: $flatten\memory.\sh.$ternary$src/shifter.v:15$792_Y [3:2] = { $flatten\memory.\sh.$ternary$src/shifter.v:15$792_Y [1] $flatten\memory.\sh.$ternary$src/shifter.v:15$792_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:17$800:
      Old ports: A=$flatten\memory.\sh.$ternary$src/shifter.v:17$799_Y [4:0], B=5'10010, Y=$flatten\memory.\sh.$ternary$src/shifter.v:17$800_Y [4:0]
      New ports: A={ $flatten\memory.\sh.$ternary$src/shifter.v:17$799_Y [4] $flatten\memory.\sh.$ternary$src/shifter.v:17$799_Y [2] $flatten\memory.\sh.$ternary$src/shifter.v:17$799_Y [0] $flatten\memory.\sh.$ternary$src/shifter.v:17$799_Y [0] }, B=4'1010, Y={ $flatten\memory.\sh.$ternary$src/shifter.v:17$800_Y [4] $flatten\memory.\sh.$ternary$src/shifter.v:17$800_Y [2:0] }
      New connections: $flatten\memory.\sh.$ternary$src/shifter.v:17$800_Y [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\sdisplay.$ternary$src/scoredisplay.v:119$638:
      Old ports: A=\sdisplay.pixstream3, B={ 8'00000000 \sdisplay.__pixstream4 [3:0] }, Y=\sdisplay.pixstream4
      New ports: A=\sdisplay.pixstream3 [3:0], B=\sdisplay.__pixstream4 [3:0], Y=\sdisplay.pixstream4 [3:0]
      New connections: \sdisplay.pixstream4 [11:4] = 8'00000000
    Consolidated identical input bits for $mux cell $flatten\vcell.\ishaper.$procmux$2835:
      Old ports: A=$flatten\vcell.\ishaper.$procmux$2833_Y, B=5'11111, Y=$flatten\vcell.\ishaper.$procmux$2835_Y
      New ports: A=$flatten\vcell.\ishaper.$procmux$2833_Y [1:0], B=2'11, Y=$flatten\vcell.\ishaper.$procmux$2835_Y [1:0]
      New connections: $flatten\vcell.\ishaper.$procmux$2835_Y [4:2] = { $flatten\vcell.\ishaper.$procmux$2835_Y [1] $flatten\vcell.\ishaper.$procmux$2835_Y [1] $flatten\vcell.\ishaper.$procmux$2835_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\vcell.\lashaper.$procmux$2921:
      Old ports: A=$flatten\vcell.\lashaper.$procmux$2919_Y, B=5'11111, Y=$flatten\vcell.\lashaper.$procmux$2921_Y
      New ports: A=$flatten\vcell.\lashaper.$procmux$2919_Y [1], B=1'1, Y=$flatten\vcell.\lashaper.$procmux$2921_Y [1]
      New connections: { $flatten\vcell.\lashaper.$procmux$2921_Y [4:2] $flatten\vcell.\lashaper.$procmux$2921_Y [0] } = { $flatten\vcell.\lashaper.$procmux$2921_Y [1] $flatten\vcell.\lashaper.$procmux$2921_Y [1] $flatten\vcell.\lashaper.$procmux$2921_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\vcell.\lashaper.$procmux$2954:
      Old ports: A=$flatten\vcell.\lashaper.$procmux$2952_Y, B=5'11111, Y=$flatten\vcell.\lashaper.$procmux$2954_Y
      New ports: A=$flatten\vcell.\lashaper.$procmux$2952_Y [0], B=1'1, Y=$flatten\vcell.\lashaper.$procmux$2954_Y [0]
      New connections: $flatten\vcell.\lashaper.$procmux$2954_Y [4:1] = { $flatten\vcell.\lashaper.$procmux$2954_Y [0] $flatten\vcell.\lashaper.$procmux$2954_Y [0] $flatten\vcell.\lashaper.$procmux$2954_Y [0] $flatten\vcell.\lashaper.$procmux$2954_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\vcell.\lbshaper.$procmux$3020:
      Old ports: A=$flatten\vcell.\lbshaper.$procmux$3018_Y [0], B=1'1, Y=$auto$wreduce.cc:454:run$6383 [0]
      New ports: A={ }, B={ }, Y={ }
      New connections: $auto$wreduce.cc:454:run$6383 [0] = 1'1
    New ctrl vector for $mux cell $flatten\vcell.\lbshaper.$procmux$3020: { }
    Consolidated identical input bits for $mux cell $flatten\vcell.\sbshaper.$procmux$3584:
      Old ports: A=$auto$wreduce.cc:454:run$6388 [0], B=1'1, Y=$auto$wreduce.cc:454:run$6389 [0]
      New ports: A={ }, B={ }, Y={ }
      New connections: $auto$wreduce.cc:454:run$6389 [0] = 1'1
    New ctrl vector for $mux cell $flatten\vcell.\sbshaper.$procmux$3584: { }
    Consolidated identical input bits for $mux cell $flatten\vcell.\tshaper.$procmux$3133:
      Old ports: A=$flatten\vcell.\tshaper.$procmux$3131_Y, B=5'11111, Y=$flatten\vcell.\tshaper.$procmux$3133_Y
      New ports: A={ 1'0 $flatten\vcell.\tshaper.$procmux$3131_Y [0] }, B=2'11, Y=$flatten\vcell.\tshaper.$procmux$3133_Y [1:0]
      New connections: $flatten\vcell.\tshaper.$procmux$3133_Y [4:2] = { $flatten\vcell.\tshaper.$procmux$3133_Y [1] $flatten\vcell.\tshaper.$procmux$3133_Y [1] $flatten\vcell.\tshaper.$procmux$3133_Y [1] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:15$793:
      Old ports: A=$flatten\memory.\sh.$ternary$src/shifter.v:15$792_Y [4:0], B=5'01101, Y=\memory.sh.point4 [4:0]
      New ports: A={ $flatten\memory.\sh.$ternary$src/shifter.v:15$792_Y [4] $flatten\memory.\sh.$ternary$src/shifter.v:15$792_Y [1] $flatten\memory.\sh.$ternary$src/shifter.v:15$792_Y [1:0] }, B=4'0101, Y={ \memory.sh.point4 [4] \memory.sh.point4 [2:0] }
      New connections: \memory.sh.point4 [3] = \memory.sh.point4 [2]
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:17$801:
      Old ports: A=$flatten\memory.\sh.$ternary$src/shifter.v:17$800_Y [4:0], B=5'10001, Y=\memory.sh.point5 [4:0]
      New ports: A={ $flatten\memory.\sh.$ternary$src/shifter.v:17$800_Y [4] $flatten\memory.\sh.$ternary$src/shifter.v:17$800_Y [2:0] }, B=4'1001, Y={ \memory.sh.point5 [4] \memory.sh.point5 [2:0] }
      New connections: \memory.sh.point5 [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\sdisplay.$ternary$src/scoredisplay.v:126$650:
      Old ports: A=\sdisplay.pixstream4, B={ 8'00000000 \sdisplay.__pixstream5 [3:0] }, Y=\sdisplay.pixstream5
      New ports: A=\sdisplay.pixstream4 [3:0], B=\sdisplay.__pixstream5 [3:0], Y=\sdisplay.pixstream5 [3:0]
      New connections: \sdisplay.pixstream5 [11:4] = 8'00000000
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:22$815:
      Old ports: A=\memory.sh.point5 [4:0], B=5'00000, Y=$flatten\memory.\sh.$ternary$src/shifter.v:22$815_Y [4:0]
      New ports: A={ \memory.sh.point5 [4] \memory.sh.point5 [2:0] }, B=4'0000, Y={ $flatten\memory.\sh.$ternary$src/shifter.v:22$815_Y [4] $flatten\memory.\sh.$ternary$src/shifter.v:22$815_Y [2:0] }
      New connections: $flatten\memory.\sh.$ternary$src/shifter.v:22$815_Y [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\sdisplay.$ternary$src/scoredisplay.v:133$662:
      Old ports: A=\sdisplay.pixstream5, B={ 8'00000000 \sdisplay.__pixstream6 [3:0] }, Y=\sdisplay.pixstream6
      New ports: A=\sdisplay.pixstream5 [3:0], B=\sdisplay.__pixstream6 [3:0], Y=\sdisplay.pixstream6 [3:0]
      New connections: \sdisplay.pixstream6 [11:4] = 8'00000000
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sdisplay.$ternary$src/scoredisplay.v:140$674:
      Old ports: A=\sdisplay.pixstream6, B={ 8'00000000 \sdisplay.__pixstream7 [3:0] }, Y=\sdisplay.pixstream7
      New ports: A=\sdisplay.pixstream6 [3:0], B=\sdisplay.__pixstream7 [3:0], Y=\sdisplay.pixstream7 [3:0]
      New connections: \sdisplay.pixstream7 [11:4] = 8'00000000
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693:
      Old ports: A=12'111111111111, B=\sdisplay.pixstream7, Y=$flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y
      New ports: A=5'11111, B={ 1'0 \sdisplay.pixstream7 [3:0] }, Y=$flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [4:0]
      New connections: $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [11:5] = { $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [4] $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [4] $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [4] $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [4] $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [4] $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [4] $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [4] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sdisplay.$ternary$src/scoredisplay.v:148$694:
      Old ports: A=$flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y, B={ 8'00000000 \sdisplay.__pixstream8 [3:0] }, Y=\score_screen
      New ports: A=$flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [4:0], B={ 1'0 \sdisplay.__pixstream8 [3:0] }, Y=\score_screen [4:0]
      New connections: \score_screen [11:5] = { \score_screen [4] \score_screen [4] \score_screen [4] \score_screen [4] \score_screen [4] \score_screen [4] \score_screen [4] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $ternary$src/top.v:121$1142:
      Old ports: A=12'001100110011, B=\score_screen, Y=$ternary$src/top.v:121$1142_Y
      New ports: A=6'010011, B={ \score_screen [4] \score_screen [4:0] }, Y={ $ternary$src/top.v:121$1142_Y [6] $ternary$src/top.v:121$1142_Y [4:0] }
      New connections: { $ternary$src/top.v:121$1142_Y [11:7] $ternary$src/top.v:121$1142_Y [5] } = { $ternary$src/top.v:121$1142_Y [6] $ternary$src/top.v:121$1142_Y [6] $ternary$src/top.v:121$1142_Y [4] $ternary$src/top.v:121$1142_Y [4] $ternary$src/top.v:121$1142_Y [6] $ternary$src/top.v:121$1142_Y [4] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $ternary$src/top.v:121$1143:
      Old ports: A=$ternary$src/top.v:121$1142_Y, B={ \gamespeed_stream [9] \gamespeed_stream [9] \gamespeed_stream [9:0] }, Y=$ternary$src/top.v:121$1143_Y
      New ports: A={ $ternary$src/top.v:121$1142_Y [6] $ternary$src/top.v:121$1142_Y [4] $ternary$src/top.v:121$1142_Y [4] $ternary$src/top.v:121$1142_Y [6] $ternary$src/top.v:121$1142_Y [6] $ternary$src/top.v:121$1142_Y [4] $ternary$src/top.v:121$1142_Y [4:0] }, B={ \gamespeed_stream [9] \gamespeed_stream [9:0] }, Y=$ternary$src/top.v:121$1143_Y [10:0]
      New connections: $ternary$src/top.v:121$1143_Y [11] = $ternary$src/top.v:121$1143_Y [10]
  Optimizing cells in module \top.
Performed a total of 178 changes.

26.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

26.29.6. Executing OPT_DFF pass (perform DFF optimizations).

26.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

26.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~573 debug messages>

26.29.9. Rerunning OPT passes. (Maybe there is more to do..)

26.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~759 debug messages>

26.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:23$455:
      Old ports: A={ \sdisplay.s1.pixstream_top [3:2] \sdisplay.s1.pixstream_top [3] \sdisplay.s1.pixstream_top [3] }, B=$auto$wreduce.cc:454:run$6254 [3:0], Y=\sdisplay.s1.pixstream_bot [3:0]
      New ports: A={ \sdisplay.s1.pixstream_top [2] \sdisplay.s1.pixstream_top [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8618 }, Y={ \sdisplay.s1.pixstream_bot [2] \sdisplay.s1.pixstream_bot [0] }
      New connections: { \sdisplay.s1.pixstream_bot [3] \sdisplay.s1.pixstream_bot [1] } = { \sdisplay.s1.pixstream_bot [0] \sdisplay.s1.pixstream_bot [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:23$455:
      Old ports: A={ \sdisplay.s2.pixstream_top [3:2] \sdisplay.s2.pixstream_top [3] \sdisplay.s2.pixstream_top [3] }, B=$auto$wreduce.cc:454:run$6267 [3:0], Y=\sdisplay.s2.pixstream_bot [3:0]
      New ports: A={ \sdisplay.s2.pixstream_top [2] \sdisplay.s2.pixstream_top [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8594 }, Y={ \sdisplay.s2.pixstream_bot [2] \sdisplay.s2.pixstream_bot [0] }
      New connections: { \sdisplay.s2.pixstream_bot [3] \sdisplay.s2.pixstream_bot [1] } = { \sdisplay.s2.pixstream_bot [0] \sdisplay.s2.pixstream_bot [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:23$455:
      Old ports: A={ \sdisplay.s3.pixstream_top [3:2] \sdisplay.s3.pixstream_top [3] \sdisplay.s3.pixstream_top [3] }, B=$auto$wreduce.cc:454:run$6280 [3:0], Y=\sdisplay.s3.pixstream_bot [3:0]
      New ports: A={ \sdisplay.s3.pixstream_top [2] \sdisplay.s3.pixstream_top [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8570 }, Y={ \sdisplay.s3.pixstream_bot [2] \sdisplay.s3.pixstream_bot [0] }
      New connections: { \sdisplay.s3.pixstream_bot [3] \sdisplay.s3.pixstream_bot [1] } = { \sdisplay.s3.pixstream_bot [0] \sdisplay.s3.pixstream_bot [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:23$455:
      Old ports: A={ \sdisplay.s4.pixstream_top [3:2] \sdisplay.s4.pixstream_top [3] \sdisplay.s4.pixstream_top [3] }, B=$auto$wreduce.cc:454:run$6293 [3:0], Y=\sdisplay.s4.pixstream_bot [3:0]
      New ports: A={ \sdisplay.s4.pixstream_top [2] \sdisplay.s4.pixstream_top [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8546 }, Y={ \sdisplay.s4.pixstream_bot [2] \sdisplay.s4.pixstream_bot [0] }
      New connections: { \sdisplay.s4.pixstream_bot [3] \sdisplay.s4.pixstream_bot [1] } = { \sdisplay.s4.pixstream_bot [0] \sdisplay.s4.pixstream_bot [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:23$455:
      Old ports: A={ \sdisplay.s5.pixstream_top [3:2] \sdisplay.s5.pixstream_top [3] \sdisplay.s5.pixstream_top [3] }, B=$auto$wreduce.cc:454:run$6306 [3:0], Y=\sdisplay.s5.pixstream_bot [3:0]
      New ports: A={ \sdisplay.s5.pixstream_top [2] \sdisplay.s5.pixstream_top [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8522 }, Y={ \sdisplay.s5.pixstream_bot [2] \sdisplay.s5.pixstream_bot [0] }
      New connections: { \sdisplay.s5.pixstream_bot [3] \sdisplay.s5.pixstream_bot [1] } = { \sdisplay.s5.pixstream_bot [0] \sdisplay.s5.pixstream_bot [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:23$455:
      Old ports: A={ \sdisplay.s6.pixstream_top [3:2] \sdisplay.s6.pixstream_top [3] \sdisplay.s6.pixstream_top [3] }, B=$auto$wreduce.cc:454:run$6319 [3:0], Y=\sdisplay.s6.pixstream_bot [3:0]
      New ports: A={ \sdisplay.s6.pixstream_top [2] \sdisplay.s6.pixstream_top [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8498 }, Y={ \sdisplay.s6.pixstream_bot [2] \sdisplay.s6.pixstream_bot [0] }
      New connections: { \sdisplay.s6.pixstream_bot [3] \sdisplay.s6.pixstream_bot [1] } = { \sdisplay.s6.pixstream_bot [0] \sdisplay.s6.pixstream_bot [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:23$455:
      Old ports: A={ \sdisplay.s7.pixstream_top [3:2] \sdisplay.s7.pixstream_top [3] \sdisplay.s7.pixstream_top [3] }, B=$auto$wreduce.cc:454:run$6332 [3:0], Y=\sdisplay.s7.pixstream_bot [3:0]
      New ports: A={ \sdisplay.s7.pixstream_top [2] \sdisplay.s7.pixstream_top [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8474 }, Y={ \sdisplay.s7.pixstream_bot [2] \sdisplay.s7.pixstream_bot [0] }
      New connections: { \sdisplay.s7.pixstream_bot [3] \sdisplay.s7.pixstream_bot [1] } = { \sdisplay.s7.pixstream_bot [0] \sdisplay.s7.pixstream_bot [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:23$455:
      Old ports: A={ \sdisplay.s8.pixstream_top [3:2] \sdisplay.s8.pixstream_top [3] \sdisplay.s8.pixstream_top [3] }, B=$auto$wreduce.cc:454:run$6345 [3:0], Y=\sdisplay.s8.pixstream_bot [3:0]
      New ports: A={ \sdisplay.s8.pixstream_top [2] \sdisplay.s8.pixstream_top [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8450 }, Y={ \sdisplay.s8.pixstream_bot [2] \sdisplay.s8.pixstream_bot [0] }
      New connections: { \sdisplay.s8.pixstream_bot [3] \sdisplay.s8.pixstream_bot [1] } = { \sdisplay.s8.pixstream_bot [0] \sdisplay.s8.pixstream_bot [0] }
  Optimizing cells in module \top.
Performed a total of 8 changes.

26.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

26.29.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$8020 ($sdffce) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$8020 ($sdffce) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$8020 ($sdffce) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$8020 ($sdffce) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$8020 ($sdffce) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$8020 ($sdffce) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$8020 ($sdffce) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$8020 ($sdffce) from module top.

26.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 174 unused wires.
<suppressed ~1 debug messages>

26.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~35 debug messages>

26.29.16. Rerunning OPT passes. (Maybe there is more to do..)

26.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~759 debug messages>

26.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:28$478:
      Old ports: A={ \sdisplay.s1.pixstream_bot [3:2] \sdisplay.s1.pixstream_bot [3] \sdisplay.s1.pixstream_bot [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8622 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8622 [1:0] }, Y=\sdisplay.s1.pixstream_mid [3:0]
      New ports: A={ \sdisplay.s1.pixstream_bot [2] \sdisplay.s1.pixstream_bot [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8772 }, Y={ \sdisplay.s1.pixstream_mid [2] \sdisplay.s1.pixstream_mid [0] }
      New connections: { \sdisplay.s1.pixstream_mid [3] \sdisplay.s1.pixstream_mid [1] } = { \sdisplay.s1.pixstream_mid [0] \sdisplay.s1.pixstream_mid [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:28$478:
      Old ports: A={ \sdisplay.s2.pixstream_bot [3:2] \sdisplay.s2.pixstream_bot [3] \sdisplay.s2.pixstream_bot [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8598 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8598 [1:0] }, Y=\sdisplay.s2.pixstream_mid [3:0]
      New ports: A={ \sdisplay.s2.pixstream_bot [2] \sdisplay.s2.pixstream_bot [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8770 }, Y={ \sdisplay.s2.pixstream_mid [2] \sdisplay.s2.pixstream_mid [0] }
      New connections: { \sdisplay.s2.pixstream_mid [3] \sdisplay.s2.pixstream_mid [1] } = { \sdisplay.s2.pixstream_mid [0] \sdisplay.s2.pixstream_mid [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:28$478:
      Old ports: A={ \sdisplay.s3.pixstream_bot [3:2] \sdisplay.s3.pixstream_bot [3] \sdisplay.s3.pixstream_bot [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8574 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8574 [1:0] }, Y=\sdisplay.s3.pixstream_mid [3:0]
      New ports: A={ \sdisplay.s3.pixstream_bot [2] \sdisplay.s3.pixstream_bot [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8768 }, Y={ \sdisplay.s3.pixstream_mid [2] \sdisplay.s3.pixstream_mid [0] }
      New connections: { \sdisplay.s3.pixstream_mid [3] \sdisplay.s3.pixstream_mid [1] } = { \sdisplay.s3.pixstream_mid [0] \sdisplay.s3.pixstream_mid [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:28$478:
      Old ports: A={ \sdisplay.s4.pixstream_bot [3:2] \sdisplay.s4.pixstream_bot [3] \sdisplay.s4.pixstream_bot [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8550 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8550 [1:0] }, Y=\sdisplay.s4.pixstream_mid [3:0]
      New ports: A={ \sdisplay.s4.pixstream_bot [2] \sdisplay.s4.pixstream_bot [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8766 }, Y={ \sdisplay.s4.pixstream_mid [2] \sdisplay.s4.pixstream_mid [0] }
      New connections: { \sdisplay.s4.pixstream_mid [3] \sdisplay.s4.pixstream_mid [1] } = { \sdisplay.s4.pixstream_mid [0] \sdisplay.s4.pixstream_mid [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:28$478:
      Old ports: A={ \sdisplay.s5.pixstream_bot [3:2] \sdisplay.s5.pixstream_bot [3] \sdisplay.s5.pixstream_bot [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8526 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8526 [1:0] }, Y=\sdisplay.s5.pixstream_mid [3:0]
      New ports: A={ \sdisplay.s5.pixstream_bot [2] \sdisplay.s5.pixstream_bot [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8764 }, Y={ \sdisplay.s5.pixstream_mid [2] \sdisplay.s5.pixstream_mid [0] }
      New connections: { \sdisplay.s5.pixstream_mid [3] \sdisplay.s5.pixstream_mid [1] } = { \sdisplay.s5.pixstream_mid [0] \sdisplay.s5.pixstream_mid [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:28$478:
      Old ports: A={ \sdisplay.s6.pixstream_bot [3:2] \sdisplay.s6.pixstream_bot [3] \sdisplay.s6.pixstream_bot [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8502 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8502 [1:0] }, Y=\sdisplay.s6.pixstream_mid [3:0]
      New ports: A={ \sdisplay.s6.pixstream_bot [2] \sdisplay.s6.pixstream_bot [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8762 }, Y={ \sdisplay.s6.pixstream_mid [2] \sdisplay.s6.pixstream_mid [0] }
      New connections: { \sdisplay.s6.pixstream_mid [3] \sdisplay.s6.pixstream_mid [1] } = { \sdisplay.s6.pixstream_mid [0] \sdisplay.s6.pixstream_mid [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:28$478:
      Old ports: A={ \sdisplay.s7.pixstream_bot [3:2] \sdisplay.s7.pixstream_bot [3] \sdisplay.s7.pixstream_bot [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8478 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8478 [1:0] }, Y=\sdisplay.s7.pixstream_mid [3:0]
      New ports: A={ \sdisplay.s7.pixstream_bot [2] \sdisplay.s7.pixstream_bot [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8760 }, Y={ \sdisplay.s7.pixstream_mid [2] \sdisplay.s7.pixstream_mid [0] }
      New connections: { \sdisplay.s7.pixstream_mid [3] \sdisplay.s7.pixstream_mid [1] } = { \sdisplay.s7.pixstream_mid [0] \sdisplay.s7.pixstream_mid [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:28$478:
      Old ports: A={ \sdisplay.s8.pixstream_bot [3:2] \sdisplay.s8.pixstream_bot [3] \sdisplay.s8.pixstream_bot [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8454 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8454 [1:0] }, Y=\sdisplay.s8.pixstream_mid [3:0]
      New ports: A={ \sdisplay.s8.pixstream_bot [2] \sdisplay.s8.pixstream_bot [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8758 }, Y={ \sdisplay.s8.pixstream_mid [2] \sdisplay.s8.pixstream_mid [0] }
      New connections: { \sdisplay.s8.pixstream_mid [3] \sdisplay.s8.pixstream_mid [1] } = { \sdisplay.s8.pixstream_mid [0] \sdisplay.s8.pixstream_mid [0] }
  Optimizing cells in module \top.
Performed a total of 8 changes.

26.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.29.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$5041 ($sdffe) from module top (D = $flatten\sdisplay.$procmux$3551_Y [1:0], Q = \sdisplay.dumpvar [1:0]).

26.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

26.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~33 debug messages>

26.29.23. Rerunning OPT passes. (Maybe there is more to do..)

26.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~759 debug messages>

26.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:33$503:
      Old ports: A={ \sdisplay.s1.pixstream_mid [3:2] \sdisplay.s1.pixstream_mid [3] \sdisplay.s1.pixstream_mid [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8626 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8626 [1:0] }, Y=\sdisplay.s1.pixstream_topr [3:0]
      New ports: A={ \sdisplay.s1.pixstream_mid [2] \sdisplay.s1.pixstream_mid [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8796 }, Y={ \sdisplay.s1.pixstream_topr [2] \sdisplay.s1.pixstream_topr [0] }
      New connections: { \sdisplay.s1.pixstream_topr [3] \sdisplay.s1.pixstream_topr [1] } = { \sdisplay.s1.pixstream_topr [0] \sdisplay.s1.pixstream_topr [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:33$503:
      Old ports: A={ \sdisplay.s2.pixstream_mid [3:2] \sdisplay.s2.pixstream_mid [3] \sdisplay.s2.pixstream_mid [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8602 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8602 [1:0] }, Y=\sdisplay.s2.pixstream_topr [3:0]
      New ports: A={ \sdisplay.s2.pixstream_mid [2] \sdisplay.s2.pixstream_mid [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8794 }, Y={ \sdisplay.s2.pixstream_topr [2] \sdisplay.s2.pixstream_topr [0] }
      New connections: { \sdisplay.s2.pixstream_topr [3] \sdisplay.s2.pixstream_topr [1] } = { \sdisplay.s2.pixstream_topr [0] \sdisplay.s2.pixstream_topr [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:33$503:
      Old ports: A={ \sdisplay.s3.pixstream_mid [3:2] \sdisplay.s3.pixstream_mid [3] \sdisplay.s3.pixstream_mid [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8578 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8578 [1:0] }, Y=\sdisplay.s3.pixstream_topr [3:0]
      New ports: A={ \sdisplay.s3.pixstream_mid [2] \sdisplay.s3.pixstream_mid [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8792 }, Y={ \sdisplay.s3.pixstream_topr [2] \sdisplay.s3.pixstream_topr [0] }
      New connections: { \sdisplay.s3.pixstream_topr [3] \sdisplay.s3.pixstream_topr [1] } = { \sdisplay.s3.pixstream_topr [0] \sdisplay.s3.pixstream_topr [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:33$503:
      Old ports: A={ \sdisplay.s4.pixstream_mid [3:2] \sdisplay.s4.pixstream_mid [3] \sdisplay.s4.pixstream_mid [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8554 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8554 [1:0] }, Y=\sdisplay.s4.pixstream_topr [3:0]
      New ports: A={ \sdisplay.s4.pixstream_mid [2] \sdisplay.s4.pixstream_mid [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8790 }, Y={ \sdisplay.s4.pixstream_topr [2] \sdisplay.s4.pixstream_topr [0] }
      New connections: { \sdisplay.s4.pixstream_topr [3] \sdisplay.s4.pixstream_topr [1] } = { \sdisplay.s4.pixstream_topr [0] \sdisplay.s4.pixstream_topr [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:33$503:
      Old ports: A={ \sdisplay.s5.pixstream_mid [3:2] \sdisplay.s5.pixstream_mid [3] \sdisplay.s5.pixstream_mid [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8530 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8530 [1:0] }, Y=\sdisplay.s5.pixstream_topr [3:0]
      New ports: A={ \sdisplay.s5.pixstream_mid [2] \sdisplay.s5.pixstream_mid [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8788 }, Y={ \sdisplay.s5.pixstream_topr [2] \sdisplay.s5.pixstream_topr [0] }
      New connections: { \sdisplay.s5.pixstream_topr [3] \sdisplay.s5.pixstream_topr [1] } = { \sdisplay.s5.pixstream_topr [0] \sdisplay.s5.pixstream_topr [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:33$503:
      Old ports: A={ \sdisplay.s6.pixstream_mid [3:2] \sdisplay.s6.pixstream_mid [3] \sdisplay.s6.pixstream_mid [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8506 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8506 [1:0] }, Y=\sdisplay.s6.pixstream_topr [3:0]
      New ports: A={ \sdisplay.s6.pixstream_mid [2] \sdisplay.s6.pixstream_mid [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8786 }, Y={ \sdisplay.s6.pixstream_topr [2] \sdisplay.s6.pixstream_topr [0] }
      New connections: { \sdisplay.s6.pixstream_topr [3] \sdisplay.s6.pixstream_topr [1] } = { \sdisplay.s6.pixstream_topr [0] \sdisplay.s6.pixstream_topr [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:33$503:
      Old ports: A={ \sdisplay.s7.pixstream_mid [3:2] \sdisplay.s7.pixstream_mid [3] \sdisplay.s7.pixstream_mid [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8482 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8482 [1:0] }, Y=\sdisplay.s7.pixstream_topr [3:0]
      New ports: A={ \sdisplay.s7.pixstream_mid [2] \sdisplay.s7.pixstream_mid [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8784 }, Y={ \sdisplay.s7.pixstream_topr [2] \sdisplay.s7.pixstream_topr [0] }
      New connections: { \sdisplay.s7.pixstream_topr [3] \sdisplay.s7.pixstream_topr [1] } = { \sdisplay.s7.pixstream_topr [0] \sdisplay.s7.pixstream_topr [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:33$503:
      Old ports: A={ \sdisplay.s8.pixstream_mid [3:2] \sdisplay.s8.pixstream_mid [3] \sdisplay.s8.pixstream_mid [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8458 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8458 [1:0] }, Y=\sdisplay.s8.pixstream_topr [3:0]
      New ports: A={ \sdisplay.s8.pixstream_mid [2] \sdisplay.s8.pixstream_mid [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8782 }, Y={ \sdisplay.s8.pixstream_topr [2] \sdisplay.s8.pixstream_topr [0] }
      New connections: { \sdisplay.s8.pixstream_topr [3] \sdisplay.s8.pixstream_topr [1] } = { \sdisplay.s8.pixstream_topr [0] \sdisplay.s8.pixstream_topr [0] }
  Optimizing cells in module \top.
Performed a total of 8 changes.

26.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.29.27. Executing OPT_DFF pass (perform DFF optimizations).

26.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

26.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~32 debug messages>

26.29.30. Rerunning OPT passes. (Maybe there is more to do..)

26.29.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~759 debug messages>

26.29.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:38$524:
      Old ports: A={ \sdisplay.s1.pixstream_topr [3:2] \sdisplay.s1.pixstream_topr [3] \sdisplay.s1.pixstream_topr [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8630 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8630 [1:0] }, Y=\sdisplay.s1.pixstream_topl [3:0]
      New ports: A={ \sdisplay.s1.pixstream_topr [2] \sdisplay.s1.pixstream_topr [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8812 }, Y={ \sdisplay.s1.pixstream_topl [2] \sdisplay.s1.pixstream_topl [0] }
      New connections: { \sdisplay.s1.pixstream_topl [3] \sdisplay.s1.pixstream_topl [1] } = { \sdisplay.s1.pixstream_topl [0] \sdisplay.s1.pixstream_topl [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:38$524:
      Old ports: A={ \sdisplay.s2.pixstream_topr [3:2] \sdisplay.s2.pixstream_topr [3] \sdisplay.s2.pixstream_topr [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8606 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8606 [1:0] }, Y=\sdisplay.s2.pixstream_topl [3:0]
      New ports: A={ \sdisplay.s2.pixstream_topr [2] \sdisplay.s2.pixstream_topr [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8810 }, Y={ \sdisplay.s2.pixstream_topl [2] \sdisplay.s2.pixstream_topl [0] }
      New connections: { \sdisplay.s2.pixstream_topl [3] \sdisplay.s2.pixstream_topl [1] } = { \sdisplay.s2.pixstream_topl [0] \sdisplay.s2.pixstream_topl [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:38$524:
      Old ports: A={ \sdisplay.s3.pixstream_topr [3:2] \sdisplay.s3.pixstream_topr [3] \sdisplay.s3.pixstream_topr [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8582 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8582 [1:0] }, Y=\sdisplay.s3.pixstream_topl [3:0]
      New ports: A={ \sdisplay.s3.pixstream_topr [2] \sdisplay.s3.pixstream_topr [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8808 }, Y={ \sdisplay.s3.pixstream_topl [2] \sdisplay.s3.pixstream_topl [0] }
      New connections: { \sdisplay.s3.pixstream_topl [3] \sdisplay.s3.pixstream_topl [1] } = { \sdisplay.s3.pixstream_topl [0] \sdisplay.s3.pixstream_topl [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:38$524:
      Old ports: A={ \sdisplay.s4.pixstream_topr [3:2] \sdisplay.s4.pixstream_topr [3] \sdisplay.s4.pixstream_topr [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8558 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8558 [1:0] }, Y=\sdisplay.s4.pixstream_topl [3:0]
      New ports: A={ \sdisplay.s4.pixstream_topr [2] \sdisplay.s4.pixstream_topr [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8806 }, Y={ \sdisplay.s4.pixstream_topl [2] \sdisplay.s4.pixstream_topl [0] }
      New connections: { \sdisplay.s4.pixstream_topl [3] \sdisplay.s4.pixstream_topl [1] } = { \sdisplay.s4.pixstream_topl [0] \sdisplay.s4.pixstream_topl [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:38$524:
      Old ports: A={ \sdisplay.s5.pixstream_topr [3:2] \sdisplay.s5.pixstream_topr [3] \sdisplay.s5.pixstream_topr [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8534 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8534 [1:0] }, Y=\sdisplay.s5.pixstream_topl [3:0]
      New ports: A={ \sdisplay.s5.pixstream_topr [2] \sdisplay.s5.pixstream_topr [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8804 }, Y={ \sdisplay.s5.pixstream_topl [2] \sdisplay.s5.pixstream_topl [0] }
      New connections: { \sdisplay.s5.pixstream_topl [3] \sdisplay.s5.pixstream_topl [1] } = { \sdisplay.s5.pixstream_topl [0] \sdisplay.s5.pixstream_topl [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:38$524:
      Old ports: A={ \sdisplay.s6.pixstream_topr [3:2] \sdisplay.s6.pixstream_topr [3] \sdisplay.s6.pixstream_topr [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8510 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8510 [1:0] }, Y=\sdisplay.s6.pixstream_topl [3:0]
      New ports: A={ \sdisplay.s6.pixstream_topr [2] \sdisplay.s6.pixstream_topr [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8802 }, Y={ \sdisplay.s6.pixstream_topl [2] \sdisplay.s6.pixstream_topl [0] }
      New connections: { \sdisplay.s6.pixstream_topl [3] \sdisplay.s6.pixstream_topl [1] } = { \sdisplay.s6.pixstream_topl [0] \sdisplay.s6.pixstream_topl [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:38$524:
      Old ports: A={ \sdisplay.s7.pixstream_topr [3:2] \sdisplay.s7.pixstream_topr [3] \sdisplay.s7.pixstream_topr [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8486 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8486 [1:0] }, Y=\sdisplay.s7.pixstream_topl [3:0]
      New ports: A={ \sdisplay.s7.pixstream_topr [2] \sdisplay.s7.pixstream_topr [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8800 }, Y={ \sdisplay.s7.pixstream_topl [2] \sdisplay.s7.pixstream_topl [0] }
      New connections: { \sdisplay.s7.pixstream_topl [3] \sdisplay.s7.pixstream_topl [1] } = { \sdisplay.s7.pixstream_topl [0] \sdisplay.s7.pixstream_topl [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:38$524:
      Old ports: A={ \sdisplay.s8.pixstream_topr [3:2] \sdisplay.s8.pixstream_topr [3] \sdisplay.s8.pixstream_topr [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8462 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8462 [1:0] }, Y=\sdisplay.s8.pixstream_topl [3:0]
      New ports: A={ \sdisplay.s8.pixstream_topr [2] \sdisplay.s8.pixstream_topr [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8798 }, Y={ \sdisplay.s8.pixstream_topl [2] \sdisplay.s8.pixstream_topl [0] }
      New connections: { \sdisplay.s8.pixstream_topl [3] \sdisplay.s8.pixstream_topl [1] } = { \sdisplay.s8.pixstream_topl [0] \sdisplay.s8.pixstream_topl [0] }
  Optimizing cells in module \top.
Performed a total of 8 changes.

26.29.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.29.34. Executing OPT_DFF pass (perform DFF optimizations).

26.29.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

26.29.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~32 debug messages>

26.29.37. Rerunning OPT passes. (Maybe there is more to do..)

26.29.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~759 debug messages>

26.29.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:43$541:
      Old ports: A={ \sdisplay.s1.pixstream_topl [3:2] \sdisplay.s1.pixstream_topl [3] \sdisplay.s1.pixstream_topl [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8634 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8634 [1:0] }, Y=\sdisplay.s1.pixstream_botl [3:0]
      New ports: A={ \sdisplay.s1.pixstream_topl [2] \sdisplay.s1.pixstream_topl [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8828 }, Y={ \sdisplay.s1.pixstream_botl [2] \sdisplay.s1.pixstream_botl [0] }
      New connections: { \sdisplay.s1.pixstream_botl [3] \sdisplay.s1.pixstream_botl [1] } = { \sdisplay.s1.pixstream_botl [0] \sdisplay.s1.pixstream_botl [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:43$541:
      Old ports: A={ \sdisplay.s2.pixstream_topl [3:2] \sdisplay.s2.pixstream_topl [3] \sdisplay.s2.pixstream_topl [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8610 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8610 [1:0] }, Y=\sdisplay.s2.pixstream_botl [3:0]
      New ports: A={ \sdisplay.s2.pixstream_topl [2] \sdisplay.s2.pixstream_topl [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8826 }, Y={ \sdisplay.s2.pixstream_botl [2] \sdisplay.s2.pixstream_botl [0] }
      New connections: { \sdisplay.s2.pixstream_botl [3] \sdisplay.s2.pixstream_botl [1] } = { \sdisplay.s2.pixstream_botl [0] \sdisplay.s2.pixstream_botl [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:43$541:
      Old ports: A={ \sdisplay.s3.pixstream_topl [3:2] \sdisplay.s3.pixstream_topl [3] \sdisplay.s3.pixstream_topl [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8586 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8586 [1:0] }, Y=\sdisplay.s3.pixstream_botl [3:0]
      New ports: A={ \sdisplay.s3.pixstream_topl [2] \sdisplay.s3.pixstream_topl [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8824 }, Y={ \sdisplay.s3.pixstream_botl [2] \sdisplay.s3.pixstream_botl [0] }
      New connections: { \sdisplay.s3.pixstream_botl [3] \sdisplay.s3.pixstream_botl [1] } = { \sdisplay.s3.pixstream_botl [0] \sdisplay.s3.pixstream_botl [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:43$541:
      Old ports: A={ \sdisplay.s4.pixstream_topl [3:2] \sdisplay.s4.pixstream_topl [3] \sdisplay.s4.pixstream_topl [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8562 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8562 [1:0] }, Y=\sdisplay.s4.pixstream_botl [3:0]
      New ports: A={ \sdisplay.s4.pixstream_topl [2] \sdisplay.s4.pixstream_topl [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8822 }, Y={ \sdisplay.s4.pixstream_botl [2] \sdisplay.s4.pixstream_botl [0] }
      New connections: { \sdisplay.s4.pixstream_botl [3] \sdisplay.s4.pixstream_botl [1] } = { \sdisplay.s4.pixstream_botl [0] \sdisplay.s4.pixstream_botl [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:43$541:
      Old ports: A={ \sdisplay.s5.pixstream_topl [3:2] \sdisplay.s5.pixstream_topl [3] \sdisplay.s5.pixstream_topl [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8538 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8538 [1:0] }, Y=\sdisplay.s5.pixstream_botl [3:0]
      New ports: A={ \sdisplay.s5.pixstream_topl [2] \sdisplay.s5.pixstream_topl [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8820 }, Y={ \sdisplay.s5.pixstream_botl [2] \sdisplay.s5.pixstream_botl [0] }
      New connections: { \sdisplay.s5.pixstream_botl [3] \sdisplay.s5.pixstream_botl [1] } = { \sdisplay.s5.pixstream_botl [0] \sdisplay.s5.pixstream_botl [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:43$541:
      Old ports: A={ \sdisplay.s6.pixstream_topl [3:2] \sdisplay.s6.pixstream_topl [3] \sdisplay.s6.pixstream_topl [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8514 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8514 [1:0] }, Y=\sdisplay.s6.pixstream_botl [3:0]
      New ports: A={ \sdisplay.s6.pixstream_topl [2] \sdisplay.s6.pixstream_topl [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8818 }, Y={ \sdisplay.s6.pixstream_botl [2] \sdisplay.s6.pixstream_botl [0] }
      New connections: { \sdisplay.s6.pixstream_botl [3] \sdisplay.s6.pixstream_botl [1] } = { \sdisplay.s6.pixstream_botl [0] \sdisplay.s6.pixstream_botl [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:43$541:
      Old ports: A={ \sdisplay.s7.pixstream_topl [3:2] \sdisplay.s7.pixstream_topl [3] \sdisplay.s7.pixstream_topl [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8490 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8490 [1:0] }, Y=\sdisplay.s7.pixstream_botl [3:0]
      New ports: A={ \sdisplay.s7.pixstream_topl [2] \sdisplay.s7.pixstream_topl [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8816 }, Y={ \sdisplay.s7.pixstream_botl [2] \sdisplay.s7.pixstream_botl [0] }
      New connections: { \sdisplay.s7.pixstream_botl [3] \sdisplay.s7.pixstream_botl [1] } = { \sdisplay.s7.pixstream_botl [0] \sdisplay.s7.pixstream_botl [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:43$541:
      Old ports: A={ \sdisplay.s8.pixstream_topl [3:2] \sdisplay.s8.pixstream_topl [3] \sdisplay.s8.pixstream_topl [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8466 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8466 [1:0] }, Y=\sdisplay.s8.pixstream_botl [3:0]
      New ports: A={ \sdisplay.s8.pixstream_topl [2] \sdisplay.s8.pixstream_topl [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8814 }, Y={ \sdisplay.s8.pixstream_botl [2] \sdisplay.s8.pixstream_botl [0] }
      New connections: { \sdisplay.s8.pixstream_botl [3] \sdisplay.s8.pixstream_botl [1] } = { \sdisplay.s8.pixstream_botl [0] \sdisplay.s8.pixstream_botl [0] }
  Optimizing cells in module \top.
Performed a total of 8 changes.

26.29.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.29.41. Executing OPT_DFF pass (perform DFF optimizations).

26.29.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

26.29.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~32 debug messages>

26.29.44. Rerunning OPT passes. (Maybe there is more to do..)

26.29.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~759 debug messages>

26.29.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s1.$ternary$src/digitdisplay.v:47$568:
      Old ports: A={ \sdisplay.s1.pixstream_botl [3:2] \sdisplay.s1.pixstream_botl [3] \sdisplay.s1.pixstream_botl [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8638 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8638 [1:0] }, Y=\sdisplay.__pixstream1 [3:0]
      New ports: A={ \sdisplay.s1.pixstream_botl [2] \sdisplay.s1.pixstream_botl [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8844 }, Y={ \sdisplay.__pixstream1 [2] \sdisplay.__pixstream1 [0] }
      New connections: { \sdisplay.__pixstream1 [3] \sdisplay.__pixstream1 [1] } = { \sdisplay.__pixstream1 [0] \sdisplay.__pixstream1 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s2.$ternary$src/digitdisplay.v:47$568:
      Old ports: A={ \sdisplay.s2.pixstream_botl [3:2] \sdisplay.s2.pixstream_botl [3] \sdisplay.s2.pixstream_botl [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8614 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8614 [1:0] }, Y=\sdisplay.__pixstream2 [3:0]
      New ports: A={ \sdisplay.s2.pixstream_botl [2] \sdisplay.s2.pixstream_botl [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8842 }, Y={ \sdisplay.__pixstream2 [2] \sdisplay.__pixstream2 [0] }
      New connections: { \sdisplay.__pixstream2 [3] \sdisplay.__pixstream2 [1] } = { \sdisplay.__pixstream2 [0] \sdisplay.__pixstream2 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s3.$ternary$src/digitdisplay.v:47$568:
      Old ports: A={ \sdisplay.s3.pixstream_botl [3:2] \sdisplay.s3.pixstream_botl [3] \sdisplay.s3.pixstream_botl [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8590 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8590 [1:0] }, Y=\sdisplay.__pixstream3 [3:0]
      New ports: A={ \sdisplay.s3.pixstream_botl [2] \sdisplay.s3.pixstream_botl [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8840 }, Y={ \sdisplay.__pixstream3 [2] \sdisplay.__pixstream3 [0] }
      New connections: { \sdisplay.__pixstream3 [3] \sdisplay.__pixstream3 [1] } = { \sdisplay.__pixstream3 [0] \sdisplay.__pixstream3 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s4.$ternary$src/digitdisplay.v:47$568:
      Old ports: A={ \sdisplay.s4.pixstream_botl [3:2] \sdisplay.s4.pixstream_botl [3] \sdisplay.s4.pixstream_botl [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8566 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8566 [1:0] }, Y=\sdisplay.__pixstream4 [3:0]
      New ports: A={ \sdisplay.s4.pixstream_botl [2] \sdisplay.s4.pixstream_botl [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8838 }, Y={ \sdisplay.__pixstream4 [2] \sdisplay.__pixstream4 [0] }
      New connections: { \sdisplay.__pixstream4 [3] \sdisplay.__pixstream4 [1] } = { \sdisplay.__pixstream4 [0] \sdisplay.__pixstream4 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s5.$ternary$src/digitdisplay.v:47$568:
      Old ports: A={ \sdisplay.s5.pixstream_botl [3:2] \sdisplay.s5.pixstream_botl [3] \sdisplay.s5.pixstream_botl [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8542 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8542 [1:0] }, Y=\sdisplay.__pixstream5 [3:0]
      New ports: A={ \sdisplay.s5.pixstream_botl [2] \sdisplay.s5.pixstream_botl [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8836 }, Y={ \sdisplay.__pixstream5 [2] \sdisplay.__pixstream5 [0] }
      New connections: { \sdisplay.__pixstream5 [3] \sdisplay.__pixstream5 [1] } = { \sdisplay.__pixstream5 [0] \sdisplay.__pixstream5 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s6.$ternary$src/digitdisplay.v:47$568:
      Old ports: A={ \sdisplay.s6.pixstream_botl [3:2] \sdisplay.s6.pixstream_botl [3] \sdisplay.s6.pixstream_botl [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8518 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8518 [1:0] }, Y=\sdisplay.__pixstream6 [3:0]
      New ports: A={ \sdisplay.s6.pixstream_botl [2] \sdisplay.s6.pixstream_botl [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8834 }, Y={ \sdisplay.__pixstream6 [2] \sdisplay.__pixstream6 [0] }
      New connections: { \sdisplay.__pixstream6 [3] \sdisplay.__pixstream6 [1] } = { \sdisplay.__pixstream6 [0] \sdisplay.__pixstream6 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s7.$ternary$src/digitdisplay.v:47$568:
      Old ports: A={ \sdisplay.s7.pixstream_botl [3:2] \sdisplay.s7.pixstream_botl [3] \sdisplay.s7.pixstream_botl [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8494 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8494 [1:0] }, Y=\sdisplay.__pixstream7 [3:0]
      New ports: A={ \sdisplay.s7.pixstream_botl [2] \sdisplay.s7.pixstream_botl [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8832 }, Y={ \sdisplay.__pixstream7 [2] \sdisplay.__pixstream7 [0] }
      New connections: { \sdisplay.__pixstream7 [3] \sdisplay.__pixstream7 [1] } = { \sdisplay.__pixstream7 [0] \sdisplay.__pixstream7 [0] }
    Consolidated identical input bits for $mux cell $flatten\sdisplay.\s8.$ternary$src/digitdisplay.v:47$568:
      Old ports: A={ \sdisplay.s8.pixstream_botl [3:2] \sdisplay.s8.pixstream_botl [3] \sdisplay.s8.pixstream_botl [3] }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8470 [2] 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8470 [1:0] }, Y=\sdisplay.__pixstream8 [3:0]
      New ports: A={ \sdisplay.s8.pixstream_botl [2] \sdisplay.s8.pixstream_botl [3] }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$8830 }, Y={ \sdisplay.__pixstream8 [2] \sdisplay.__pixstream8 [0] }
      New connections: { \sdisplay.__pixstream8 [3] \sdisplay.__pixstream8 [1] } = { \sdisplay.__pixstream8 [0] \sdisplay.__pixstream8 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sdisplay.$ternary$src/scoredisplay.v:96$598:
      Old ports: A=4'0000, B=\sdisplay.__pixstream1 [3:0], Y=\sdisplay.pixstream1 [3:0]
      New ports: A=2'00, B={ \sdisplay.__pixstream1 [2] \sdisplay.__pixstream1 [0] }, Y={ \sdisplay.pixstream1 [2] \sdisplay.pixstream1 [0] }
      New connections: { \sdisplay.pixstream1 [3] \sdisplay.pixstream1 [1] } = { \sdisplay.pixstream1 [0] \sdisplay.pixstream1 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sdisplay.$ternary$src/scoredisplay.v:104$610:
      Old ports: A=\sdisplay.pixstream1 [3:0], B={ \sdisplay.__pixstream2 [0] \sdisplay.__pixstream2 [2] \sdisplay.__pixstream2 [0] \sdisplay.__pixstream2 [0] }, Y=\sdisplay.pixstream2 [3:0]
      New ports: A={ \sdisplay.pixstream1 [2] \sdisplay.pixstream1 [0] }, B={ \sdisplay.__pixstream2 [2] \sdisplay.__pixstream2 [0] }, Y={ \sdisplay.pixstream2 [2] \sdisplay.pixstream2 [0] }
      New connections: { \sdisplay.pixstream2 [3] \sdisplay.pixstream2 [1] } = { \sdisplay.pixstream2 [0] \sdisplay.pixstream2 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sdisplay.$ternary$src/scoredisplay.v:112$626:
      Old ports: A=\sdisplay.pixstream2 [3:0], B={ \sdisplay.__pixstream3 [0] \sdisplay.__pixstream3 [2] \sdisplay.__pixstream3 [0] \sdisplay.__pixstream3 [0] }, Y=\sdisplay.pixstream3 [3:0]
      New ports: A={ \sdisplay.pixstream2 [2] \sdisplay.pixstream2 [0] }, B={ \sdisplay.__pixstream3 [2] \sdisplay.__pixstream3 [0] }, Y={ \sdisplay.pixstream3 [2] \sdisplay.pixstream3 [0] }
      New connections: { \sdisplay.pixstream3 [3] \sdisplay.pixstream3 [1] } = { \sdisplay.pixstream3 [0] \sdisplay.pixstream3 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sdisplay.$ternary$src/scoredisplay.v:119$638:
      Old ports: A=\sdisplay.pixstream3 [3:0], B={ \sdisplay.__pixstream4 [0] \sdisplay.__pixstream4 [2] \sdisplay.__pixstream4 [0] \sdisplay.__pixstream4 [0] }, Y=\sdisplay.pixstream4 [3:0]
      New ports: A={ \sdisplay.pixstream3 [2] \sdisplay.pixstream3 [0] }, B={ \sdisplay.__pixstream4 [2] \sdisplay.__pixstream4 [0] }, Y={ \sdisplay.pixstream4 [2] \sdisplay.pixstream4 [0] }
      New connections: { \sdisplay.pixstream4 [3] \sdisplay.pixstream4 [1] } = { \sdisplay.pixstream4 [0] \sdisplay.pixstream4 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sdisplay.$ternary$src/scoredisplay.v:126$650:
      Old ports: A=\sdisplay.pixstream4 [3:0], B={ \sdisplay.__pixstream5 [0] \sdisplay.__pixstream5 [2] \sdisplay.__pixstream5 [0] \sdisplay.__pixstream5 [0] }, Y=\sdisplay.pixstream5 [3:0]
      New ports: A={ \sdisplay.pixstream4 [2] \sdisplay.pixstream4 [0] }, B={ \sdisplay.__pixstream5 [2] \sdisplay.__pixstream5 [0] }, Y={ \sdisplay.pixstream5 [2] \sdisplay.pixstream5 [0] }
      New connections: { \sdisplay.pixstream5 [3] \sdisplay.pixstream5 [1] } = { \sdisplay.pixstream5 [0] \sdisplay.pixstream5 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sdisplay.$ternary$src/scoredisplay.v:133$662:
      Old ports: A=\sdisplay.pixstream5 [3:0], B={ \sdisplay.__pixstream6 [0] \sdisplay.__pixstream6 [2] \sdisplay.__pixstream6 [0] \sdisplay.__pixstream6 [0] }, Y=\sdisplay.pixstream6 [3:0]
      New ports: A={ \sdisplay.pixstream5 [2] \sdisplay.pixstream5 [0] }, B={ \sdisplay.__pixstream6 [2] \sdisplay.__pixstream6 [0] }, Y={ \sdisplay.pixstream6 [2] \sdisplay.pixstream6 [0] }
      New connections: { \sdisplay.pixstream6 [3] \sdisplay.pixstream6 [1] } = { \sdisplay.pixstream6 [0] \sdisplay.pixstream6 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sdisplay.$ternary$src/scoredisplay.v:140$674:
      Old ports: A=\sdisplay.pixstream6 [3:0], B={ \sdisplay.__pixstream7 [0] \sdisplay.__pixstream7 [2] \sdisplay.__pixstream7 [0] \sdisplay.__pixstream7 [0] }, Y=\sdisplay.pixstream7 [3:0]
      New ports: A={ \sdisplay.pixstream6 [2] \sdisplay.pixstream6 [0] }, B={ \sdisplay.__pixstream7 [2] \sdisplay.__pixstream7 [0] }, Y={ \sdisplay.pixstream7 [2] \sdisplay.pixstream7 [0] }
      New connections: { \sdisplay.pixstream7 [3] \sdisplay.pixstream7 [1] } = { \sdisplay.pixstream7 [0] \sdisplay.pixstream7 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693:
      Old ports: A=5'11111, B={ 1'0 \sdisplay.pixstream7 [3:0] }, Y={ $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [11] $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [3:0] }
      New ports: A=3'111, B={ 1'0 \sdisplay.pixstream7 [2] \sdisplay.pixstream7 [0] }, Y={ $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [11] $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [2] $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [0] }
      New connections: { $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [3] $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [1] } = { $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [0] $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sdisplay.$ternary$src/scoredisplay.v:148$694:
      Old ports: A={ $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [11] $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [3:0] }, B={ 1'0 \sdisplay.__pixstream8 [0] \sdisplay.__pixstream8 [2] \sdisplay.__pixstream8 [0] \sdisplay.__pixstream8 [0] }, Y=\score_screen [4:0]
      New ports: A={ $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [11] $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [2] $flatten\sdisplay.$ternary$src/scoredisplay.v:148$693_Y [0] }, B={ 1'0 \sdisplay.__pixstream8 [2] \sdisplay.__pixstream8 [0] }, Y={ \score_screen [4] \score_screen [2] \score_screen [0] }
      New connections: { \score_screen [3] \score_screen [1] } = { \score_screen [0] \score_screen [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $ternary$src/top.v:121$1142:
      Old ports: A=6'010011, B={ \score_screen [4] \score_screen [4:0] }, Y={ $ternary$src/top.v:121$1142_Y [11] $ternary$src/top.v:121$1142_Y [9] $ternary$src/top.v:121$1142_Y [3:0] }
      New ports: A=5'01001, B={ \score_screen [4] \score_screen [4] \score_screen [0] \score_screen [2] \score_screen [0] }, Y={ $ternary$src/top.v:121$1142_Y [11] $ternary$src/top.v:121$1142_Y [9] $ternary$src/top.v:121$1142_Y [3:2] $ternary$src/top.v:121$1142_Y [0] }
      New connections: $ternary$src/top.v:121$1142_Y [1] = $ternary$src/top.v:121$1142_Y [0]
  Optimizing cells in module \top.
Performed a total of 18 changes.

26.29.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.29.48. Executing OPT_DFF pass (perform DFF optimizations).

26.29.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

26.29.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

26.29.51. Rerunning OPT passes. (Maybe there is more to do..)

26.29.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~759 debug messages>

26.29.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

26.29.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.29.55. Executing OPT_DFF pass (perform DFF optimizations).

26.29.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

26.29.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

26.29.58. Finished OPT passes. (There is nothing left to do.)

26.30. Executing ICE40_WRAPCARRY pass (wrap carries).

26.31. Executing TECHMAP pass (map to technology primitives).

26.31.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

26.31.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

26.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $lut.
Using extmapper maccmap for cells of type $macc.
  add 5'10011 * \tdisplay.state (5x4 bits, unsigned)
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$constmap:59d930a2422782b39b85cd49134a384b3d87fce0$paramod$524f4122ef6340492631f8c3d6d495706ea733a6\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ice40_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_80_ice40_alu for cells of type $alu.
Using template $paramod$adbaf76fa5a3091a329503792521395f8ff4d1a4\_90_alu for cells of type $alu.
Using template $paramod$83dd457849c736323edf2edb15923eb27f99c683\_80_ice40_alu for cells of type $alu.
Using template $paramod$1a3a0c35c4a4896fbfd612699525c057298e72d2\_80_ice40_alu for cells of type $alu.
Using template $paramod$79fc7abbb3333dbd5736999d565fd903198fb1eb\_80_ice40_alu for cells of type $alu.
Using template $paramod$d1615bf4e5e328245ffd1550e5fe105901cda77b\_90_alu for cells of type $alu.
Using template $paramod$03eba0cdd46566f6651a3011e0b5671fa6b5e494\_80_ice40_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_80_ice40_alu for cells of type $alu.
Using template $paramod$7af24cf7f572852703f08ef7a936c59efa2c57af\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ac6e4268d0279df14823f25676acf685165517e\_80_ice40_alu for cells of type $alu.
Using template $paramod$6b90a16b6f3b57b9c9d958838204f952a01dc262\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$18205a5da979f93ffab44671dcc4a48cf14e25e2\_80_ice40_alu for cells of type $alu.
Using template $paramod$35bc5090930aec50e94a946d160c28c8e186e2e9\_80_ice40_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_ice40_alu for cells of type $alu.
Using template $paramod$332fab4e157f868977379756d21fa99887c3c6c4\_80_ice40_alu for cells of type $alu.
Using template $paramod$d9d6055bedde760961c6356c4015e2f0000ae9c2\_80_ice40_alu for cells of type $alu.
Using template $paramod$b52bd7d9c9f7528eea96dbf9fa48ed18ac637bc8\_80_ice40_alu for cells of type $alu.
Using template $paramod$420fbc8134b4c458452de534da94701c18f4eecd\_80_ice40_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ice40_alu for cells of type $alu.
Using template $paramod$76faf6aa397909704a3ca45dba523dfa58393e7e\_80_ice40_alu for cells of type $alu.
Using template $paramod$a40b3a69ab2154dca9743e30e1e84efb03b892b4\_80_ice40_alu for cells of type $alu.
Using template $paramod$df9553132937e7736c5a38f2f1f29abeed1637af\_80_ice40_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$e04283ca12514baf3d204c6994bec8f178dd89f8\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$3e92930b84a1f8e99102decb41b57db2b77e2f7a\_90_mod for cells of type $mod.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$49641a5ace7a8dbedd31c417f5a1b54fcecf6c7d\_80_ice40_alu for cells of type $alu.
Using template $paramod$d2fa05d38998afabc6d4f34471305d0af4b8b2df\_80_ice40_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ice40_alu for cells of type $alu.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
  add \vcell.tetron_h (5 bits, unsigned)
  add { \vcell.sbshaper.blk3_hoffset [0] \vcell.sbshaper.blk3_hoffset [0] \vcell.sbshaper.blk3_hoffset [0] \vcell.sbshaper.blk3_hoffset [0] \vcell.sbshaper.blk3_hoffset [0] } (5 bits, unsigned)
  add { \vcell.sashaper.blk4_hoffset [1] \vcell.sashaper.blk4_hoffset [1] \vcell.sashaper.blk4_hoffset [1] \vcell.sashaper.blk4_hoffset [1] \vcell.sashaper.blk4_hoffset [1] } (5 bits, unsigned)
  add \vcell.tshaper.blk3_hoffset (5 bits, unsigned)
  add \vcell.lbshaper.blk3_hoffset (5 bits, unsigned)
  add \vcell.lashaper.blk3_hoffset (5 bits, unsigned)
  add bits { \vcell.ishaper.blk3_hoffset [0] \vcell.oshaper.blk2_voffset [0] } (2 bits)
  packed 2 (2) bits / 2 words into adder tree
  add \vcell.tetron_v (5 bits, unsigned)
  add \vcell.sbshaper.blk3_voffset (5 bits, unsigned)
  add \vcell.sashaper.blk3_voffset (5 bits, unsigned)
  add \vcell.tshaper.blk3_voffset (5 bits, unsigned)
  add \vcell.lbshaper.blk3_voffset (5 bits, unsigned)
  add \vcell.lashaper.blk3_voffset (5 bits, unsigned)
  add bits \vcell.ishaper.blk3_voffset [0] (1 bits)
  packed 1 (1) bits / 1 words into adder tree
  add \vcell.tetron_v (5 bits, unsigned)
  add \vcell.sbshaper.blk2_voffset (5 bits, unsigned)
  add \vcell.sashaper.blk2_voffset (5 bits, unsigned)
  add \vcell.ishaper.blk2_voffset (5 bits, unsigned)
  add bits { \vcell.oshaper.blk2_voffset [0] \vcell.lashaper.blk2_voffset [0] \vcell.lbshaper.blk2_voffset [0] \vcell.tshaper.blk2_voffset [0] } (4 bits)
  packed 3 (3) bits / 3 words into adder tree
  add \vcell.tetron_v (5 bits, unsigned)
  add \vcell.sbshaper.blk4_voffset (5 bits, unsigned)
  add \vcell.tshaper.blk4_voffset (5 bits, unsigned)
  add { \vcell.lbshaper.blk4_voffset [4:1] \vcell.lbshaper.blk4_hoffset [0] } (5 bits, unsigned)
  add { \vcell.lashaper.blk4_voffset [1] \vcell.lashaper.blk4_voffset [1] \vcell.lashaper.blk4_voffset [1] \vcell.lashaper.blk4_voffset [1:0] } (5 bits, unsigned)
  add \vcell.ishaper.blk4_voffset [1:0] (2 bits, unsigned)
  add bits { \vcell.oshaper.blk2_voffset [0] \vcell.sashaper.blk4_voffset [0] } (2 bits)
  packed 2 (2) bits / 2 words into adder tree
  add \vcell.tetron_h (5 bits, unsigned)
  add \vcell.sbshaper.blk2_hoffset (5 bits, unsigned)
  add \vcell.sashaper.blk2_hoffset (5 bits, unsigned)
  add { \vcell.ishaper.blk2_hoffset [4:1] \vcell.ishaper.blk3_hoffset [0] } (5 bits, unsigned)
  add bits { \vcell.oshaper.blk2_voffset [0] \vcell.lashaper.blk2_hoffset [0] \vcell.lbshaper.blk2_hoffset [0] \vcell.tshaper.blk2_hoffset [0] } (4 bits)
  packed 3 (3) bits / 3 words into adder tree
  add \vcell.tetron_h (5 bits, unsigned)
  add bits { \vcell.ishaper.blk1_hoffset [0] \vcell.sashaper.blk1_hoffset [0] \vcell.sbshaper.blk1_hoffset [0] } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
  add \vcell.tetron_h (5 bits, unsigned)
  add { \vcell.sashaper.blk4_hoffset [1] \vcell.sashaper.blk4_hoffset [1] \vcell.sashaper.blk4_hoffset [1] \vcell.sashaper.blk4_hoffset [1:0] } (5 bits, unsigned)
  add \vcell.tshaper.blk4_hoffset (5 bits, unsigned)
  add \vcell.lbshaper.blk4_hoffset (5 bits, unsigned)
  add \vcell.lashaper.blk4_hoffset (5 bits, unsigned)
  add \vcell.ishaper.blk4_hoffset [1:0] (2 bits, unsigned)
  add bits \vcell.sbshaper.blk4_hoffset [0] (1 bits)
  packed 4 (3) bits / 2 words into adder tree
Using template $paramod$b9513f2555ba02118b069422fea717af39120cf7\_80_ice40_alu for cells of type $alu.
Using template $paramod$5a51f938fa54bf7015d956f06feadaa94e2be5b1\_80_ice40_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_80_ice40_alu for cells of type $alu.
Using template $paramod$04f121e3c8858ac36578330193fd248b9a31e99c\_80_ice40_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_80_ice40_alu for cells of type $alu.
  add \vcell.tetron_v (5 bits, unsigned)
  add bits { \vcell.ishaper.blk1_voffset [0] \vcell.sashaper.blk1_voffset [0] \vcell.sbshaper.blk1_voffset [0] } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$38e515139f170f15b7cce527e7a56ef53d952a24\_80_ice40_alu for cells of type $alu.
Using template $paramod$38e8498ccdc425801fe5312e427e3cf0d9089c58\_80_ice40_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_80_ice40_alu for cells of type $alu.
Using template $paramod$e82bc780abe45b949d821aa3d0d92433ac3b9e09\_80_ice40_alu for cells of type $alu.
Using template $paramod$68eb2ee261b49d479fb9d9ec0659e1d20891082b\_80_ice40_alu for cells of type $alu.
Using template $paramod$dad13a281fa6a9ffd6dd427a87dc9a952e80e9ea\_80_ice40_alu for cells of type $alu.
Using template $paramod$5ccf584370207a3ccc3032757a8e590623d4de56\_80_ice40_alu for cells of type $alu.
Using template $paramod$d597a1d02e4b78ac244cbe0a6bc64f098a6f19e7\_80_ice40_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$9970e6a829a899c1fae39c88305c3c80d98a6bfd\_80_ice40_alu for cells of type $alu.
Using template $paramod$d0e4c797aa680bb54c964a262954ce9f5bfee2c5\_80_ice40_alu for cells of type $alu.
Using template $paramod$5bb6c3f3e4a5303115f41a182fad517280ea0b25\_80_ice40_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ice40_alu for cells of type $alu.
Using template $paramod$74a36ce84d492d3c437595b2f171af2f65358d61\_80_ice40_alu for cells of type $alu.
Using template $paramod$ea139abf5d9f33c5a8f110be2ae0a1d01adc5fd6\_80_ice40_alu for cells of type $alu.
Using template $paramod$9c32b45917accb56be6667e7eba7742d064d7fbb\_80_ice40_alu for cells of type $alu.
Using template $paramod$2d591d76303cd5065d50f216288bb81e81f2927d\_80_ice40_alu for cells of type $alu.
Using template $paramod$78648aff6d035ceca1e51be5292d8e9748cdc2be\_80_ice40_alu for cells of type $alu.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_80_ice40_alu for cells of type $alu.
Using template $paramod$78464f9f65d57061f7490f3fe5dd257e4a61e2b7\_80_ice40_alu for cells of type $alu.
Using template $paramod$93b49458bab1c00eb32aff458c583f46ff61e60f\_80_ice40_alu for cells of type $alu.
Using template $paramod$c6885379b74fbbf6906b35106e386e521d86cbb2\_80_ice40_alu for cells of type $alu.
Using template $paramod$cc48387a3f2cae79a81035f3d5a9b4758cb77854\_80_ice40_alu for cells of type $alu.
Using template $paramod$aa43f2dbffadf36a7e9a5a6a61a7417f2989191d\_80_ice40_alu for cells of type $alu.
Using template $paramod$6e0a31ebf2a4e7bcebad5866b2b441901654250d\_90_pmux for cells of type $pmux.
Using template $paramod$3e96e356bb68fcbd4f9c12f6d97ec8513d1af8c6\_80_ice40_alu for cells of type $alu.
Using template $paramod$d902cfcd8f5bceb817669b134f968d68db216af4\_80_ice40_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ice40_alu for cells of type $alu.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000101 for cells of type $fa.
Using template $paramod$3e92930b84a1f8e99102decb41b57db2b77e2f7a\$__div_mod_trunc for cells of type $__div_mod_trunc.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001001 for cells of type $fa.
Running "alumacc" on wrapper $extern:wrap:$neg:Y_WIDTH=32:A_WIDTH=32:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:Y_WIDTH=32:A_WIDTH=32:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:Y_WIDTH=32:A_WIDTH=32:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod\$__div_mod_u\WIDTH=32'00000000000000000000000000100000 for cells of type $__div_mod_u.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_80_ice40_alu for cells of type $alu.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=63:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=63:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=63:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=62:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=62:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=62:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=61:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=61:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=61:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=60:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=60:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=60:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=59:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=59:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=59:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=58:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=58:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=58:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=57:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=57:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=57:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=56:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=56:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=56:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=55:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=55:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=55:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=54:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=54:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=54:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=53:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=53:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=53:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=52:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=52:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=52:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=51:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=51:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=51:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=50:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=50:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=50:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=49:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=49:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=49:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=48:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=48:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=48:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=47:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=47:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=47:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=46:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=46:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=46:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=45:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=45:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=45:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=44:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=44:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=44:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=43:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=43:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=43:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=42:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=42:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=42:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=41:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=41:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=41:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=40:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=40:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=40:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=39:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=39:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=39:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=38:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=38:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=38:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=37:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=37:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=37:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=36:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=36:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=36:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=35:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=35:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=35:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=34:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=34:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=34:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=33:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=33:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=33:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using template $paramod$789c344356a154d2afc7b832b41d1067dbc946ba\_80_ice40_alu for cells of type $alu.
Using template $paramod$e39069e3f4ee35c1eea86993bd74689959babaab\_80_ice40_alu for cells of type $alu.
Using template $paramod$d7aca3dc44b07ff19908fb1a3b606577588c15f1\_80_ice40_alu for cells of type $alu.
Using template $paramod$f9e3a3c4b84f99cb56fad07743ec44ad55b11c8b\_80_ice40_alu for cells of type $alu.
Using template $paramod$dd5ba471f7dcf35707f23b88cfd15b9582f97277\_80_ice40_alu for cells of type $alu.
Using template $paramod$b7531bc0616f8d4cdd8159edd2237c9ddbb2ce01\_80_ice40_alu for cells of type $alu.
Using template $paramod$ff8ba121d2f8e85b775c9f35ef677a1a276e7e1b\_80_ice40_alu for cells of type $alu.
Using template $paramod$9a66d4bebbc4fab84566caffef9f094a1a467389\_80_ice40_alu for cells of type $alu.
Using template $paramod$57bc309a5d8a948cec8981d26d896ee1cbf54d58\_80_ice40_alu for cells of type $alu.
Using template $paramod$f94cfdb8ad389f4fc4515bcb65bccd7e2d189e95\_80_ice40_alu for cells of type $alu.
Using template $paramod$2a25669ccd39fe7c0fbfb2a4d17416fc78667f00\_80_ice40_alu for cells of type $alu.
Using template $paramod$d9397dfdf5f7cf5715aebc9527845402880218a0\_80_ice40_alu for cells of type $alu.
Using template $paramod$acc477ace2583cc2ee0cf651c72a385d2bbbe9f1\_80_ice40_alu for cells of type $alu.
Using template $paramod$415abdcadc251df4f0f033b62b8f3296b8461b4e\_80_ice40_alu for cells of type $alu.
Using template $paramod$6573c1c269218f299badf6e04ca86aa37fdb352c\_80_ice40_alu for cells of type $alu.
Using template $paramod$6a21b72c9c0b32e81b169c7e08a4d8b9c462448f\_80_ice40_alu for cells of type $alu.
Using template $paramod$324e0706ebb77f1915b22f4a136962ec3fd1d7ff\_80_ice40_alu for cells of type $alu.
Using template $paramod$461fc931d630cb01bec1fea87f37fbcc53f6f6a4\_80_ice40_alu for cells of type $alu.
Using template $paramod$fe074227b1c5fbaa1ea56076182c29dbcf3a782a\_80_ice40_alu for cells of type $alu.
Using template $paramod$85502450775e62e9c6a2fe29020b3433d4335647\_80_ice40_alu for cells of type $alu.
Using template $paramod$e32c921f95fe0e2350204f4ecefc9e296355521b\_80_ice40_alu for cells of type $alu.
Using template $paramod$05d913fba320393c7e943e625bef3af776153b60\_80_ice40_alu for cells of type $alu.
Using template $paramod$8e07e2c0a3efc148d2f3714f3901076678774ed1\_80_ice40_alu for cells of type $alu.
Using template $paramod$5b7e592b3c2951af6800b7fd597f66a79b72b91c\_80_ice40_alu for cells of type $alu.
Using template $paramod$90182783100594e2dd636a282c4723cfc9adaedd\_80_ice40_alu for cells of type $alu.
Using template $paramod$851c5c9b30913ea2deae68e3ca9e9c4e649723bc\_80_ice40_alu for cells of type $alu.
Using template $paramod$1445aacdb5f2a1ef9fedf1373097ffa45438211d\_80_ice40_alu for cells of type $alu.
Using template $paramod$7add42b712fe5bbbba521e93062103d6bf78a453\_80_ice40_alu for cells of type $alu.
Using template $paramod$b6f86f6a0c43c26b22ee55f51e05d5951f0e6562\_80_ice40_alu for cells of type $alu.
Using template $paramod$044fdceace8c449ec99f900b42120ac005ff4065\_80_ice40_alu for cells of type $alu.
Using template $paramod$b6b58933bcf3c8b9e3e5de18c2637bd0e12c7c47\_80_ice40_alu for cells of type $alu.
No more expansions possible.
<suppressed ~9858 debug messages>

26.32. Executing OPT pass (performing simple optimizations).

26.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~16561 debug messages>

26.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~10698 debug messages>
Removed a total of 3566 cells.

26.32.3. Executing OPT_DFF pass (perform DFF optimizations).

26.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4144 unused cells and 10205 unused wires.
<suppressed ~4151 debug messages>

26.32.5. Finished fast OPT passes.

26.33. Executing ICE40_OPT pass (performing simple optimizations).

26.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6557.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6557.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6572.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6572.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6583.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6572.BB [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6592.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6592.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6603.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6592.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6614.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6619.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6624.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6624.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6635.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6624.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6646.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6651.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6656.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6656.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6667.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6656.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6678.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6683.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6688.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6688.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6699.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6688.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6710.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6715.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6720.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6720.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6731.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6720.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6742.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6747.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6752.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6752.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6763.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6752.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6774.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6779.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6784.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6784.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6795.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6784.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6806.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6811.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6816.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6816.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6827.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6827.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6838.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6827.BB [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6849.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6816.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6860.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6827.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6871.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6876.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6827.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6881.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6827.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6886.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6891.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6827.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6896.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6907.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6907.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6918.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6918.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6929.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6929.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6940.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6940.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6951.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6951.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6962.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6962.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6973.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6973.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6984.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6984.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6995.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6646.BB [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7006.slice[0].carry: CO=\core.hreadwire [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7011.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6646.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7022.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6624.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7033.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6646.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7044.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6646.BB [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7055.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6646.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7066.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6572.BB [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7077.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6624.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7088.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7088.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7093.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7093.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$7093.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7093.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$7093.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7093.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$7093.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7093.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$7093.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7093.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$7093.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7093.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$7093.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7098.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7107.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7116.slice[0].carry: CO=\core.hreadwire [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7129.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7138.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7147.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7156.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7165.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7174.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7183.slice[0].carry: CO=\core.hreadwire [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7196.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7205.slice[0].carry: CO=\core.hreadwire [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7210.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6572.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7221.slice[0].carry: CO=\core.hreadwire [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7226.slice[0].carry: CO=\core.hreadwire [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7239.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6572.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7248.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6572.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7257.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7257.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7262.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7262.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7267.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7262.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7272.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7262.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7282.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7262.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7287.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7262.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7292.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7262.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7297.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7257.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7302.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7262.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7307.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7262.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7312.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7262.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7322.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7262.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7327.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7262.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7332.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7262.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7337.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7257.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7342.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7262.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7347.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7262.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7352.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7262.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7362.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7362.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7362.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$7362.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7367.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7367.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7372.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7372.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7377.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7377.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7390.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7377.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7403.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7377.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7416.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7427.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6572.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7438.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6572.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7462.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6646.BB [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7467.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6572.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7472.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6572.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7481.slice[0].carry: CO=\game_manager.h.pposition [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7486.slice[0].carry: CO=\game_manager.h.pposition [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7499.slice[0].carry: CO=\game_manager.h.pposition [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7512.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7525.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7538.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7551.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7564.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7577.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7590.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7603.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7616.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7629.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7642.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7655.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7668.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7681.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7694.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7707.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7720.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7733.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7746.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7759.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7772.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7781.slice[0].carry: CO=\core.hreadwire [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7786.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7797.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7512.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7806.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7815.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7815.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7826.slice[0].carry: CO=\core.hscan_pos [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7831.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7815.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7842.slice[0].carry: CO=\core.hscan_pos [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7847.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7815.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7856.slice[0].carry: CO=\core.hscan_pos [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7869.slice[0].carry: CO=\core.hscan_pos [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7872.slice[0].carry: CO=\core.vscan_pos [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7875.slice[0].carry: CO=\core.vreadwire [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7881.slice[0].carry: CO=\core.hreadwire [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7887.slice[0].carry: CO=\memory.resetperiod_state [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7890.slice[0].carry: CO=\memory.resetperiod_state [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7893.slice[0].carry: CO=\memory.resetperiod_state [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7896.slice[0].carry: CO=\memory.cooldown [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7899.slice[0].carry: CO=\memory.streak_cooldown [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7902.slice[0].carry: CO=\memory.P1blk_h [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7902.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$7902.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7905.slice[0].carry: CO=\memory.P2blk_h [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7905.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$7905.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7908.slice[0].carry: CO=\memory.P3blk_h [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7908.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$7908.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7911.slice[0].carry: CO=\memory.P4blk_h [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7911.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$7911.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7914.slice[0].carry: CO=\memory.perq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7920.slice[0].carry: CO=\sdisplay.values[7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7923.slice[0].carry: CO=\sdisplay.values[6] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7926.slice[0].carry: CO=\sdisplay.values[5] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7929.slice[0].carry: CO=\sdisplay.values[4] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7932.slice[0].carry: CO=\sdisplay.values[3] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7935.slice[0].carry: CO=\sdisplay.values[2] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7938.slice[0].carry: CO=\sdisplay.values[1] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7941.slice[0].carry: CO=\sdisplay.values[0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7944.slice[0].carry: CO=\core.hreadwire [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7947.slice[0].carry: CO=\core.vreadwire [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7950.slice[0].carry: CO=\core.vreadwire [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7953.slice[0].carry: CO=\core.vreadwire [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7956.slice[0].carry: CO=\core.vreadwire [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7959.slice[0].carry: CO=\core.vreadwire [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7965.slice[0].carry: CO=\core.vreadwire [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7968.slice[0].carry: CO=\sdisplay.dumpvar [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7971.slice[0].carry: CO=\core.vreadwire [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7974.slice[0].carry: CO=\t.counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7977.slice[0].carry: CO=\tdisplay.state [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7980.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7991.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7994.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7994.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$8000.slice[0].carry: CO=\vcell.tetron_h [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$8003.slice[0].carry: CO=\vcell.tetron_v [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$8006.slice[0].carry: CO=\vcell.tetron_rotation [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$8009.slice[0].carry: CO=\vcell.tetron_v [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$8012.slice[0].carry: CO=\vcell.dropcool [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$10324.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$10324.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$19583.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$19600.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$19639.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[31].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[33].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[4].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[54].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [54]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[55].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [55]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[56].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [56]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[57].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [57]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[58].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [58]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[59].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [59]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[5].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[60].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [60]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[61].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [61]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[62].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [62]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[54].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [54]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[55].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [55]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[56].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [56]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[57].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [57]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[58].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [58]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[59].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [59]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[60].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [60]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[61].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [61]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[54].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [54]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[55].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [55]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[56].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [56]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[57].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [57]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[58].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [58]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[59].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [59]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[60].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [60]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[54].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [54]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[55].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [55]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[56].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [56]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[57].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [57]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[58].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [58]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[59].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [59]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[54].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [54]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[55].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [55]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[56].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [56]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[57].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [57]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[58].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [58]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[54].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [54]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[55].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [55]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[56].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [56]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[57].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [57]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[54].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [54]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[55].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [55]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[56].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [56]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[54].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [54]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[55].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [55]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[54].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [54]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33018.$auto$alumacc.cc:485:replace_alu$35884.slice[0].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [960]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[31].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[33].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[4].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[54].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [54]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[55].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [55]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[56].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [56]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[57].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [57]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[58].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [58]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[59].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [59]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[5].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[60].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [60]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[61].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [61]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[62].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [62]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[54].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [54]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[55].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [55]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[56].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [56]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[57].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [57]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[58].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [58]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[59].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [59]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[60].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [60]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[61].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [61]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[54].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [54]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[55].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [55]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[56].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [56]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[57].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [57]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[58].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [58]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[59].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [59]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[60].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [60]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[54].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [54]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[55].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [55]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[56].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [56]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[57].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [57]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[58].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [58]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[59].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [59]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[54].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [54]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[55].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [55]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[56].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [56]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[57].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [57]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[58].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [58]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[54].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [54]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[55].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [55]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[56].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [56]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[57].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [57]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[54].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [54]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[55].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [55]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[56].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [56]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[54].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [54]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[55].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [55]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[54].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [54]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[53].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [53]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[52].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [52]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[51].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [51]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[50].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [50]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[49].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [49]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[48].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[47].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [47]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[46].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [46]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[45].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [45]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[44].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [44]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[43].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [43]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[42].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [42]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[41].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [41]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[40].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [40]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[39].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [39]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[38].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [38]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[37].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [37]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[36].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [36]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[35].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [35]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[34].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [34]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[33].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [33]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[32].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33019.$auto$alumacc.cc:485:replace_alu$35897.slice[0].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [960]

26.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~207 debug messages>

26.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3387 debug messages>
Removed a total of 1129 cells.

26.33.4. Executing OPT_DFF pass (perform DFF optimizations).

26.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 125 unused cells and 78 unused wires.
<suppressed ~126 debug messages>

26.33.6. Rerunning OPT passes. (Removed registers in this run.)

26.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7093.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$7093.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$10324.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$19600.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[30].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[31].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[4].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[5].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[29].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[30].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[31].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[4].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[5].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[1].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [929]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[30].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[31].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[4].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[5].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[29].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[30].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[31].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[4].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[5].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[1].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [929]

26.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~88 debug messages>

26.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~414 debug messages>
Removed a total of 138 cells.

26.33.10. Executing OPT_DFF pass (perform DFF optimizations).

26.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 18 unused cells and 9 unused wires.
<suppressed ~19 debug messages>

26.33.12. Rerunning OPT passes. (Removed registers in this run.)

26.33.13. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[28].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[29].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[30].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[4].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[5].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[2].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [898]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[28].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[29].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[30].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[4].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[5].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[2].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [898]

26.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~88 debug messages>

26.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~258 debug messages>
Removed a total of 86 cells.

26.33.16. Executing OPT_DFF pass (perform DFF optimizations).

26.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 14 unused cells and 9 unused wires.
<suppressed ~15 debug messages>

26.33.18. Rerunning OPT passes. (Removed registers in this run.)

26.33.19. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32898.$auto$alumacc.cc:485:replace_alu$33949.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32902.$auto$alumacc.cc:485:replace_alu$34028.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32906.$auto$alumacc.cc:485:replace_alu$34106.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[27].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[28].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[29].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[4].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[5].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32910.$auto$alumacc.cc:485:replace_alu$34183.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[3].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [867]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32895.$auto$alumacc.cc:485:replace_alu$33882.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32899.$auto$alumacc.cc:485:replace_alu$33962.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32903.$auto$alumacc.cc:485:replace_alu$34041.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32907.$auto$alumacc.cc:485:replace_alu$34119.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[27].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[28].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[29].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[4].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[5].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32911.$auto$alumacc.cc:485:replace_alu$34196.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[3].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [867]

26.33.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~88 debug messages>

26.33.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~267 debug messages>
Removed a total of 89 cells.

26.33.22. Executing OPT_DFF pass (perform DFF optimizations).

26.33.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 12 unused cells and 28 unused wires.
<suppressed ~13 debug messages>

26.33.24. Rerunning OPT passes. (Removed registers in this run.)

26.33.25. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[26].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[27].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[28].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[5].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32914.$auto$alumacc.cc:485:replace_alu$34259.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[4].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [836]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[26].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[27].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[28].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[5].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32915.$auto$alumacc.cc:485:replace_alu$34272.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[4].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [836]

26.33.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~88 debug messages>

26.33.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~237 debug messages>
Removed a total of 79 cells.

26.33.28. Executing OPT_DFF pass (perform DFF optimizations).

26.33.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 11 unused cells and 12 unused wires.
<suppressed ~12 debug messages>

26.33.30. Rerunning OPT passes. (Removed registers in this run.)

26.33.31. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[25].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[26].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[27].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32918.$auto$alumacc.cc:485:replace_alu$34334.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[5].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [805]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[25].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[26].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[27].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32919.$auto$alumacc.cc:485:replace_alu$34347.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[5].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [805]

26.33.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~88 debug messages>

26.33.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~396 debug messages>
Removed a total of 132 cells.

26.33.34. Executing OPT_DFF pass (perform DFF optimizations).

26.33.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 11 unused cells and 13 unused wires.
<suppressed ~12 debug messages>

26.33.36. Rerunning OPT passes. (Removed registers in this run.)

26.33.37. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[24].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[25].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[26].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32922.$auto$alumacc.cc:485:replace_alu$34408.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[6].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [774]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[24].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[25].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[26].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32923.$auto$alumacc.cc:485:replace_alu$34421.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[6].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [774]

26.33.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~111 debug messages>

26.33.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~366 debug messages>
Removed a total of 122 cells.

26.33.40. Executing OPT_DFF pass (perform DFF optimizations).

26.33.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 67 unused cells and 22 unused wires.
<suppressed ~68 debug messages>

26.33.42. Rerunning OPT passes. (Removed registers in this run.)

26.33.43. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[23].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[24].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[25].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32926.$auto$alumacc.cc:485:replace_alu$34481.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[7].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [743]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[23].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[24].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[25].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32927.$auto$alumacc.cc:485:replace_alu$34494.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[7].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[7].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [743]

26.33.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~83 debug messages>

26.33.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~336 debug messages>
Removed a total of 112 cells.

26.33.46. Executing OPT_DFF pass (perform DFF optimizations).

26.33.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 11 unused cells and 13 unused wires.
<suppressed ~12 debug messages>

26.33.48. Rerunning OPT passes. (Removed registers in this run.)

26.33.49. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[22].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[23].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[24].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32930.$auto$alumacc.cc:485:replace_alu$34553.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[8].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [712]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[22].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[23].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[24].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32931.$auto$alumacc.cc:485:replace_alu$34566.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[8].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[8].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [712]

26.33.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~115 debug messages>

26.33.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~306 debug messages>
Removed a total of 102 cells.

26.33.52. Executing OPT_DFF pass (perform DFF optimizations).

26.33.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 64 unused cells and 22 unused wires.
<suppressed ~65 debug messages>

26.33.54. Rerunning OPT passes. (Removed registers in this run.)

26.33.55. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[21].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[22].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[23].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32934.$auto$alumacc.cc:485:replace_alu$34624.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[9].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [681]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[21].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[22].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[23].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32935.$auto$alumacc.cc:485:replace_alu$34637.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[9].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[9].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [681]

26.33.56. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~77 debug messages>

26.33.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~276 debug messages>
Removed a total of 92 cells.

26.33.58. Executing OPT_DFF pass (perform DFF optimizations).

26.33.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 11 unused cells and 13 unused wires.
<suppressed ~12 debug messages>

26.33.60. Rerunning OPT passes. (Removed registers in this run.)

26.33.61. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[20].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[21].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[22].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32938.$auto$alumacc.cc:485:replace_alu$34694.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[10].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [650]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[20].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[21].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[22].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32939.$auto$alumacc.cc:485:replace_alu$34707.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[10].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[10].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [650]

26.33.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~92 debug messages>

26.33.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~246 debug messages>
Removed a total of 82 cells.

26.33.64. Executing OPT_DFF pass (perform DFF optimizations).

26.33.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 60 unused cells and 22 unused wires.
<suppressed ~61 debug messages>

26.33.66. Rerunning OPT passes. (Removed registers in this run.)

26.33.67. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[19].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[20].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[21].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32942.$auto$alumacc.cc:485:replace_alu$34763.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[11].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [619]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[19].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[20].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[21].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32943.$auto$alumacc.cc:485:replace_alu$34776.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[11].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[11].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [619]

26.33.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~72 debug messages>

26.33.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~216 debug messages>
Removed a total of 72 cells.

26.33.70. Executing OPT_DFF pass (perform DFF optimizations).

26.33.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 11 unused cells and 13 unused wires.
<suppressed ~12 debug messages>

26.33.72. Rerunning OPT passes. (Removed registers in this run.)

26.33.73. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[18].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[19].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[20].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32946.$auto$alumacc.cc:485:replace_alu$34831.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[12].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [588]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[18].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[19].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[20].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32947.$auto$alumacc.cc:485:replace_alu$34844.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[12].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[12].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [588]

26.33.74. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~88 debug messages>

26.33.75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~186 debug messages>
Removed a total of 62 cells.

26.33.76. Executing OPT_DFF pass (perform DFF optimizations).

26.33.77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 57 unused cells and 22 unused wires.
<suppressed ~58 debug messages>

26.33.78. Rerunning OPT passes. (Removed registers in this run.)

26.33.79. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[13].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[17].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[18].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[19].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32950.$auto$alumacc.cc:485:replace_alu$34898.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[13].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[13].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[13].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[13].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [557]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[13].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[17].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[18].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[19].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32951.$auto$alumacc.cc:485:replace_alu$34911.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[13].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[13].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[13].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[13].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [557]

26.33.80. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~66 debug messages>

26.33.81. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~156 debug messages>
Removed a total of 52 cells.

26.33.82. Executing OPT_DFF pass (perform DFF optimizations).

26.33.83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 11 unused cells and 13 unused wires.
<suppressed ~12 debug messages>

26.33.84. Rerunning OPT passes. (Removed registers in this run.)

26.33.85. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[14].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[16].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[17].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[18].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32954.$auto$alumacc.cc:485:replace_alu$34964.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[14].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[14].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [526]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[14].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[16].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[17].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[18].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32955.$auto$alumacc.cc:485:replace_alu$34977.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[14].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[14].carry: CO=$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.chaindata [526]

26.33.86. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~73 debug messages>

26.33.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~126 debug messages>
Removed a total of 42 cells.

26.33.88. Executing OPT_DFF pass (perform DFF optimizations).

26.33.89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 53 unused cells and 22 unused wires.
<suppressed ~54 debug messages>

26.33.90. Rerunning OPT passes. (Removed registers in this run.)

26.33.91. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[15].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[16].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[17].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32958.$auto$alumacc.cc:485:replace_alu$35029.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[15].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[16].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[17].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32959.$auto$alumacc.cc:485:replace_alu$35042.C [31]

26.33.92. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~62 debug messages>

26.33.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~111 debug messages>
Removed a total of 37 cells.

26.33.94. Executing OPT_DFF pass (perform DFF optimizations).

26.33.95. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 10 unused cells and 12 unused wires.
<suppressed ~11 debug messages>

26.33.96. Rerunning OPT passes. (Removed registers in this run.)

26.33.97. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[15].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[16].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32962.$auto$alumacc.cc:485:replace_alu$35093.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[15].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[16].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32963.$auto$alumacc.cc:485:replace_alu$35106.C [31]

26.33.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~23 debug messages>

26.33.99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~114 debug messages>
Removed a total of 38 cells.

26.33.100. Executing OPT_DFF pass (perform DFF optimizations).

26.33.101. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

26.33.102. Rerunning OPT passes. (Removed registers in this run.)

26.33.103. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[14].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[15].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32966.$auto$alumacc.cc:485:replace_alu$35156.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[14].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[15].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32967.$auto$alumacc.cc:485:replace_alu$35169.C [31]

26.33.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~67 debug messages>

26.33.105. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~120 debug messages>
Removed a total of 40 cells.

26.33.106. Executing OPT_DFF pass (perform DFF optimizations).

26.33.107. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 10 unused cells and 13 unused wires.
<suppressed ~11 debug messages>

26.33.108. Rerunning OPT passes. (Removed registers in this run.)

26.33.109. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[13].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[14].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32970.$auto$alumacc.cc:485:replace_alu$35218.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[13].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[14].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32971.$auto$alumacc.cc:485:replace_alu$35231.C [31]

26.33.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~25 debug messages>

26.33.111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~126 debug messages>
Removed a total of 42 cells.

26.33.112. Executing OPT_DFF pass (perform DFF optimizations).

26.33.113. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

26.33.114. Rerunning OPT passes. (Removed registers in this run.)

26.33.115. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[12].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[13].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32974.$auto$alumacc.cc:485:replace_alu$35279.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[12].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[13].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32975.$auto$alumacc.cc:485:replace_alu$35292.C [31]

26.33.116. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~73 debug messages>

26.33.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~132 debug messages>
Removed a total of 44 cells.

26.33.118. Executing OPT_DFF pass (perform DFF optimizations).

26.33.119. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 10 unused cells and 13 unused wires.
<suppressed ~11 debug messages>

26.33.120. Rerunning OPT passes. (Removed registers in this run.)

26.33.121. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[11].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[12].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32978.$auto$alumacc.cc:485:replace_alu$35339.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[11].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[12].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32979.$auto$alumacc.cc:485:replace_alu$35352.C [31]

26.33.122. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~27 debug messages>

26.33.123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~138 debug messages>
Removed a total of 46 cells.

26.33.124. Executing OPT_DFF pass (perform DFF optimizations).

26.33.125. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

26.33.126. Rerunning OPT passes. (Removed registers in this run.)

26.33.127. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[10].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[11].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32982.$auto$alumacc.cc:485:replace_alu$35398.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[10].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[11].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32983.$auto$alumacc.cc:485:replace_alu$35411.C [31]

26.33.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~78 debug messages>

26.33.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~144 debug messages>
Removed a total of 48 cells.

26.33.130. Executing OPT_DFF pass (perform DFF optimizations).

26.33.131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 10 unused cells and 13 unused wires.
<suppressed ~11 debug messages>

26.33.132. Rerunning OPT passes. (Removed registers in this run.)

26.33.133. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[10].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32986.$auto$alumacc.cc:485:replace_alu$35456.slice[9].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[10].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32987.$auto$alumacc.cc:485:replace_alu$35469.slice[9].carry: CO=1'0

26.33.134. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~29 debug messages>

26.33.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~150 debug messages>
Removed a total of 50 cells.

26.33.136. Executing OPT_DFF pass (perform DFF optimizations).

26.33.137. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

26.33.138. Rerunning OPT passes. (Removed registers in this run.)

26.33.139. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32990.$auto$alumacc.cc:485:replace_alu$35513.slice[9].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32991.$auto$alumacc.cc:485:replace_alu$35526.slice[9].carry: CO=1'0

26.33.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~84 debug messages>

26.33.141. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~156 debug messages>
Removed a total of 52 cells.

26.33.142. Executing OPT_DFF pass (perform DFF optimizations).

26.33.143. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 10 unused cells and 13 unused wires.
<suppressed ~11 debug messages>

26.33.144. Rerunning OPT passes. (Removed registers in this run.)

26.33.145. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[7].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32994.$auto$alumacc.cc:485:replace_alu$35569.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[7].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32995.$auto$alumacc.cc:485:replace_alu$35582.C [9]

26.33.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~31 debug messages>

26.33.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~162 debug messages>
Removed a total of 54 cells.

26.33.148. Executing OPT_DFF pass (perform DFF optimizations).

26.33.149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

26.33.150. Rerunning OPT passes. (Removed registers in this run.)

26.33.151. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[6].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[7].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32998.$auto$alumacc.cc:485:replace_alu$35624.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[6].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[7].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$32999.$auto$alumacc.cc:485:replace_alu$35637.C [9]

26.33.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~88 debug messages>

26.33.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~165 debug messages>
Removed a total of 55 cells.

26.33.154. Executing OPT_DFF pass (perform DFF optimizations).

26.33.155. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 11 unused cells and 14 unused wires.
<suppressed ~12 debug messages>

26.33.156. Rerunning OPT passes. (Removed registers in this run.)

26.33.157. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[6].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33002.$auto$alumacc.cc:485:replace_alu$35678.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[6].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33003.$auto$alumacc.cc:485:replace_alu$35691.C [9]

26.33.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~89 debug messages>

26.33.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~165 debug messages>
Removed a total of 55 cells.

26.33.160. Executing OPT_DFF pass (perform DFF optimizations).

26.33.161. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 11 unused cells and 14 unused wires.
<suppressed ~12 debug messages>

26.33.162. Rerunning OPT passes. (Removed registers in this run.)

26.33.163. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33006.$auto$alumacc.cc:485:replace_alu$35731.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33007.$auto$alumacc.cc:485:replace_alu$35744.C [9]

26.33.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~90 debug messages>

26.33.165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~165 debug messages>
Removed a total of 55 cells.

26.33.166. Executing OPT_DFF pass (perform DFF optimizations).

26.33.167. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 11 unused cells and 13 unused wires.
<suppressed ~12 debug messages>

26.33.168. Rerunning OPT passes. (Removed registers in this run.)

26.33.169. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[5].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33010.$auto$alumacc.cc:485:replace_alu$35783.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[5].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33011.$auto$alumacc.cc:485:replace_alu$35796.C [9]

26.33.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~88 debug messages>

26.33.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~162 debug messages>
Removed a total of 54 cells.

26.33.172. Executing OPT_DFF pass (perform DFF optimizations).

26.33.173. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 5 unused cells and 3 unused wires.
<suppressed ~6 debug messages>

26.33.174. Rerunning OPT passes. (Removed registers in this run.)

26.33.175. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[4].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[5].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[10].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[11].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[12].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[13].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[14].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[15].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[16].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[17].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[18].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[19].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[20].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[21].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[22].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[23].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[24].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[25].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[26].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[27].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[28].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[29].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[30].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[31].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[4].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[5].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[6].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[7].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[8].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[9].carry: CO=$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.C [9]

26.33.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

26.33.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~387 debug messages>
Removed a total of 129 cells.

26.33.178. Executing OPT_DFF pass (perform DFF optimizations).

26.33.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 0 unused wires.
<suppressed ~1 debug messages>

26.33.180. Rerunning OPT passes. (Removed registers in this run.)

26.33.181. Running ICE40 specific optimizations.

26.33.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

26.33.183. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.33.184. Executing OPT_DFF pass (perform DFF optimizations).

26.33.185. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

26.33.186. Rerunning OPT passes. (Removed registers in this run.)

26.33.187. Running ICE40 specific optimizations.

26.33.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

26.33.189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.33.190. Executing OPT_DFF pass (perform DFF optimizations).

26.33.191. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

26.33.192. Finished OPT passes. (There is nothing left to do.)

26.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

26.35. Executing TECHMAP pass (map to technology primitives).

26.35.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

26.35.2. Continuing TECHMAP pass.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~1284 debug messages>

26.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

26.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$6871.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7183.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7869.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7872.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7875.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7881.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7887.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7890.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7896.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7899.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7902.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7902.slice[5].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7905.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7905.slice[5].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7908.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7908.slice[5].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7911.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7911.slice[5].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7914.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7920.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7923.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7926.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7929.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7932.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7935.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7938.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7941.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7947.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7956.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7968.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7974.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7977.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$8000.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$8003.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$8006.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$8009.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$8012.slice[0].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$10324.slice[0].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$10324.slice[1].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$10324.slice[8].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$19583.slice[0].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$19600.slice[0].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$19600.slice[1].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$19639.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$32894.$auto$alumacc.cc:485:replace_alu$33869.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33014.$auto$alumacc.cc:485:replace_alu$35834.slice[1].carry ($lut).
Mapping top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$ge$/usr/bin/../share/yosys/techmap.v:331$33018.$auto$alumacc.cc:485:replace_alu$35884.slice[0].carry ($lut).
Mapping top.$techmap$techmap$flatten\vcell.$mod$src/volatile_cell_storage.v:262$2021.div_mod.div_mod_u.$sub$/usr/bin/../share/yosys/techmap.v:332$33015.$auto$alumacc.cc:485:replace_alu$35847.slice[10].carry ($lut).

26.38. Executing ICE40_OPT pass (performing simple optimizations).

26.38.1. Running ICE40 specific optimizations.

26.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~884 debug messages>

26.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~5703 debug messages>
Removed a total of 1901 cells.

26.38.4. Executing OPT_DFF pass (perform DFF optimizations).

26.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 3 unused cells and 9352 unused wires.
<suppressed ~4 debug messages>

26.38.6. Rerunning OPT passes. (Removed registers in this run.)

26.38.7. Running ICE40 specific optimizations.

26.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

26.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.38.10. Executing OPT_DFF pass (perform DFF optimizations).

26.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

26.38.12. Rerunning OPT passes. (Removed registers in this run.)

26.38.13. Running ICE40 specific optimizations.

26.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

26.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.38.16. Executing OPT_DFF pass (perform DFF optimizations).

26.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

26.38.18. Finished OPT passes. (There is nothing left to do.)

26.39. Executing TECHMAP pass (map to technology primitives).

26.39.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

26.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

26.40. Executing ABC pass (technology mapping using ABC).

26.40.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 9091 gates and 10769 wires to a netlist network with 1676 inputs and 1491 outputs.

26.40.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    2750.
ABC: Participating nodes from both networks       =    5732.
ABC: Participating nodes from the first network   =    2770. (  62.26 % of nodes)
ABC: Participating nodes from the second network  =    2962. (  66.58 % of nodes)
ABC: Node pairs (any polarity)                    =    2770. (  62.26 % of names can be moved)
ABC: Node pairs (same polarity)                   =    2170. (  48.78 % of names can be moved)
ABC: Total runtime =     0.18 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

26.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     4447
ABC RESULTS:        internal signals:     7602
ABC RESULTS:           input signals:     1676
ABC RESULTS:          output signals:     1491
Removing temp directory.

26.41. Executing ICE40_WRAPCARRY pass (wrap carries).

26.42. Executing TECHMAP pass (map to technology primitives).

26.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

26.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 1064 unused cells and 7467 unused wires.

26.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     4784
  1-LUT              253
  2-LUT              624
  3-LUT             1951
  4-LUT             1956
  with \SB_CARRY    (#0)  336
  with \SB_CARRY    (#1)  350

Eliminating LUTs.
Number of LUTs:     4784
  1-LUT              253
  2-LUT              624
  3-LUT             1951
  4-LUT             1956
  with \SB_CARRY    (#0)  336
  with \SB_CARRY    (#1)  350

Combining LUTs.
Number of LUTs:     4712
  1-LUT              252
  2-LUT              545
  3-LUT             1902
  4-LUT             2013
  with \SB_CARRY    (#0)  336
  with \SB_CARRY    (#1)  350

Eliminated 0 LUTs.
Combined 72 LUTs.
<suppressed ~28113 debug messages>

26.44. Executing TECHMAP pass (map to technology primitives).

26.44.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

26.44.2. Continuing TECHMAP pass.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$01c608da0c772a10858492e8ba4f65bc04f42266\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$7f88ae8b0ca78f7b736f446522956805c49fb79f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$78e1751931755f088c8bc676bcbc3bb642c26bfc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110001 for cells of type $lut.
Using template $paramod$a4ca0a3c43015cadd726540f89a9857e180bdefe\$lut for cells of type $lut.
Using template $paramod$db817bc986a478ea6cea5ecd2ffc188874ccc2dc\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$f6eb28a768e4fc50f85ed250cd696b1d7c23944e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$765dca61dbfa835dacf2a260c8a4c5a36939a046\$lut for cells of type $lut.
Using template $paramod$f61e78b605c38e4a88941d98edf05c6780421510\$lut for cells of type $lut.
Using template $paramod$32f5ea57a02a66d26d4a2e3cd7f26ba05fa8bd58\$lut for cells of type $lut.
Using template $paramod$fd48056f53c4a57c8ab017dbb88904826477cf28\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$595b4955041ceff09e28d600fe79275c24ba9878\$lut for cells of type $lut.
Using template $paramod$c1ecd13b5e2feb77a725850b71cc8207f7841c40\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$e5cb8e913f4daae476fde2b364998f21967f1f08\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$d9f27eda2527dfc96b6faafb7daca211d693a25f\$lut for cells of type $lut.
Using template $paramod$c3e1dc7b9e539f115f21c9fa61c94c4df05b91c1\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$b5f45db524a9189e41f75d5d69a4d025017029b3\$lut for cells of type $lut.
Using template $paramod$5ab8703b1aa62946296547e85dc0a19366704a74\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$580c644ff9d324c537d98546b377d94fd5dd36b3\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$31fdb6342d3f6436fe1b06d639830490ed0dae2d\$lut for cells of type $lut.
Using template $paramod$2324b0e350424694c2cb686bea5ec83546d3979c\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$da2f95476331ffa2143f8212db8aff730de806a0\$lut for cells of type $lut.
Using template $paramod$1df41e75d8c1af4127c594b13f60ff058fd64e7e\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$c11c416c6f0f04261a8c2eab35675e4e25d673ef\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$deb4f121bbf3d55ed9a98f692fd112e0918f51b5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$014b659db5d002405936b374e32d204782099707\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$83ee59f46eb162e73a2d3ee6c047e91158527ba8\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$ef6f9494c41321ef63579b1462fd44bdf781fd1c\$lut for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668\$lut for cells of type $lut.
Using template $paramod$0d4690069fe2dfddf2f34a209eb228623f986a1e\$lut for cells of type $lut.
Using template $paramod$ef55f89c74d994c27b4ec4bac79af43e8b1d7e25\$lut for cells of type $lut.
Using template $paramod$ca1d48527df516f209cb40a6149324209c84bc69\$lut for cells of type $lut.
Using template $paramod$2f5933953e311dffe5861a53a77e08849a1c7767\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101001 for cells of type $lut.
Using template $paramod$a584b7b837e345f02b84b59cd30fcecc11fb5f26\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$adac5163f2ca606e303e4fcb6e4ac1a8cfe9825d\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$9230fa54f8ca79d1df7f27694442de0e829b202a\$lut for cells of type $lut.
Using template $paramod$b22e1de0c50840dcbbf24001663ffaaba9d5d7b8\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$b82dd4a20dbf0d54061c2335089cd4250464eb8a\$lut for cells of type $lut.
Using template $paramod$efbfcade51b5195a6df649afb7e8ce819dc18e76\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$c82d7aa204724568255de10e493596086641f722\$lut for cells of type $lut.
Using template $paramod$843c2f8e6405657e09d65159d48e01228a27777c\$lut for cells of type $lut.
Using template $paramod$22fa604505f49a058b3020ff7f19d00e883740f8\$lut for cells of type $lut.
Using template $paramod$1cfadde4781a0fb6b2920d4cd4458637fb668bc5\$lut for cells of type $lut.
Using template $paramod$0d09e9b1803e719886745bf23751479f7103068f\$lut for cells of type $lut.
Using template $paramod$2c4c7dfdf674b9c90d6c2cae622d527a6d7d0c22\$lut for cells of type $lut.
Using template $paramod$cc14edb43bcbbd83b718cef08414cb23048bb6d0\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$b2374f0231d23781de7f6cc7c3d0e2c1fa2c2835\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$13dac64f483e9c96519accdd5d348aef438ce574\$lut for cells of type $lut.
Using template $paramod$90211918a84e1cef3407e0f8e61fa8260d248e82\$lut for cells of type $lut.
Using template $paramod$2f99e7dde0142f5eb4336d05fd90a596d3f2e038\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000010 for cells of type $lut.
Using template $paramod$5766b753e513aa2393ffc25ef94ebc79dc098484\$lut for cells of type $lut.
Using template $paramod$9ce83c401f07863ef6c07aa36141bf86d010bac8\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010011 for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$56db1b0988c045a44ca53d90587cf04c0877470e\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$fd1e68d43235621014e35437b4508a97628b7e8f\$lut for cells of type $lut.
Using template $paramod$4fca3b92a07e69b87d718c5500dfd8ffb1121619\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$6f7c21ad6bbbd9676bc178fdb8b88ada5043ba74\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$1307f430048519f43ab1ac47bdca16ced42e5270\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$7843e8c123bb8acf2cb35298776a29dcf1524827\$lut for cells of type $lut.
Using template $paramod$732b99070c151e8dc22480194edace826345157d\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$4f69d4d033e11c2ad5507aac664c04ab2a1cdc76\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod$49308c380d4434ff502cc9276068deff427c75f2\$lut for cells of type $lut.
Using template $paramod$0d709b8c133785f04f3bc7f0657ef7e79d5ab1ce\$lut for cells of type $lut.
Using template $paramod$a154b4848eceeec98f3abab7a40710398d86442e\$lut for cells of type $lut.
Using template $paramod$f6dd01673f8f9c9ecbbfa50d05e704565b0d6345\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000011 for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$310dc7912bb5756ab08137f6868c0abbecf66466\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$4d80b2350afbf957388ad464d6a1930002dd1b04\$lut for cells of type $lut.
Using template $paramod$0de052767abdccc3aefc818722bdc3c7850d25d6\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$cb32992e51dcc00437a87053fcf4571f3e5aa6f1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$6e3b22478ca21c5590744f2e30b92938c4d90996\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~7835 debug messages>
Removed 0 unused cells and 10901 unused wires.

26.45. Executing AUTONAME pass.
Renamed 372037 objects in module top (191 iterations).
<suppressed ~10283 debug messages>

26.46. Executing HIERARCHY pass (managing design hierarchy).

26.46.1. Analyzing design hierarchy..
Top module:  \top

26.46.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

26.47. Printing statistics.

=== top ===

   Number of wires:               6798
   Number of wire bits:          22733
   Number of public wires:        6798
   Number of public wire bits:   22733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7232
     SB_CARRY                     1258
     SB_DFF                         35
     SB_DFFE                        23
     SB_DFFESR                     990
     SB_DFFESS                      41
     SB_DFFSR                      167
     SB_DFFSS                        5
     SB_LUT4                      4712
     SB_PLL40_PAD                    1

26.48. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

26.49. Executing JSON backend.

Warnings: 308 unique messages, 316 total
End of script. Logfile hash: da36357ae7, CPU: user 36.71s system 0.08s, MEM: 219.95 MB peak
Yosys 0.12 (git sha1 2156e20)
Time spent: 31% 68x opt_expr (12 sec), 20% 63x opt_clean (7 sec), ...
