{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 19:13:13 2019 " "Info: Processing started: Tue Oct 15 19:13:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Controlador:inst\|ULAsrcA\[0\] register Registrador:PC\|Saida\[30\] 118.04 MHz 8.472 ns Internal " "Info: Clock \"clock\" has Internal fmax of 118.04 MHz between source register \"Controlador:inst\|ULAsrcA\[0\]\" and destination register \"Registrador:PC\|Saida\[30\]\" (period= 8.472 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.292 ns + Longest register register " "Info: + Longest register to register delay is 8.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controlador:inst\|ULAsrcA\[0\] 1 REG LCFF_X43_Y21_N1 65 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y21_N1; Fanout = 65; REG Node = 'Controlador:inst\|ULAsrcA\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controlador:inst|ULAsrcA[0] } "NODE_NAME" } } { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.228 ns) 0.858 ns ULAsrcA:inst11\|Mux1~0 2 COMB LCCOMB_X43_Y22_N0 3 " "Info: 2: + IC(0.630 ns) + CELL(0.228 ns) = 0.858 ns; Loc. = LCCOMB_X43_Y22_N0; Fanout = 3; COMB Node = 'ULAsrcA:inst11\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.858 ns" { Controlador:inst|ULAsrcA[0] ULAsrcA:inst11|Mux1~0 } "NODE_NAME" } } { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.272 ns) 1.379 ns Ula32:inst1\|carry_temp\[1\]~0 3 COMB LCCOMB_X43_Y22_N4 3 " "Info: 3: + IC(0.249 ns) + CELL(0.272 ns) = 1.379 ns; Loc. = LCCOMB_X43_Y22_N4; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.521 ns" { ULAsrcA:inst11|Mux1~0 Ula32:inst1|carry_temp[1]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 1.655 ns Ula32:inst1\|carry_temp\[2\]~2 4 COMB LCCOMB_X43_Y22_N2 4 " "Info: 4: + IC(0.223 ns) + CELL(0.053 ns) = 1.655 ns; Loc. = LCCOMB_X43_Y22_N2; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:inst1|carry_temp[1]~0 Ula32:inst1|carry_temp[2]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.225 ns) 2.116 ns Ula32:inst1\|carry_temp\[4\]~4 5 COMB LCCOMB_X43_Y22_N12 7 " "Info: 5: + IC(0.236 ns) + CELL(0.225 ns) = 2.116 ns; Loc. = LCCOMB_X43_Y22_N12; Fanout = 7; COMB Node = 'Ula32:inst1\|carry_temp\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.461 ns" { Ula32:inst1|carry_temp[2]~2 Ula32:inst1|carry_temp[4]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.154 ns) 2.501 ns Ula32:inst1\|carry_temp\[6\]~8DUPLICATE 6 COMB LCCOMB_X43_Y22_N22 2 " "Info: 6: + IC(0.231 ns) + CELL(0.154 ns) = 2.501 ns; Loc. = LCCOMB_X43_Y22_N22; Fanout = 2; COMB Node = 'Ula32:inst1\|carry_temp\[6\]~8DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.385 ns" { Ula32:inst1|carry_temp[4]~4 Ula32:inst1|carry_temp[6]~8DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.154 ns) 2.869 ns Ula32:inst1\|carry_temp\[7\]~9DUPLICATE 7 COMB LCCOMB_X43_Y22_N10 1 " "Info: 7: + IC(0.214 ns) + CELL(0.154 ns) = 2.869 ns; Loc. = LCCOMB_X43_Y22_N10; Fanout = 1; COMB Node = 'Ula32:inst1\|carry_temp\[7\]~9DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.368 ns" { Ula32:inst1|carry_temp[6]~8DUPLICATE Ula32:inst1|carry_temp[7]~9DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 3.134 ns Ula32:inst1\|carry_temp\[9\]~10 8 COMB LCCOMB_X43_Y22_N30 3 " "Info: 8: + IC(0.212 ns) + CELL(0.053 ns) = 3.134 ns; Loc. = LCCOMB_X43_Y22_N30; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[9\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst1|carry_temp[7]~9DUPLICATE Ula32:inst1|carry_temp[9]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 3.392 ns Ula32:inst1\|carry_temp\[11\]~11 9 COMB LCCOMB_X43_Y22_N26 3 " "Info: 9: + IC(0.205 ns) + CELL(0.053 ns) = 3.392 ns; Loc. = LCCOMB_X43_Y22_N26; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[11\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:inst1|carry_temp[9]~10 Ula32:inst1|carry_temp[11]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.053 ns) 4.018 ns Ula32:inst1\|carry_temp\[13\]~12 10 COMB LCCOMB_X44_Y21_N26 3 " "Info: 10: + IC(0.573 ns) + CELL(0.053 ns) = 4.018 ns; Loc. = LCCOMB_X44_Y21_N26; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[13\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.626 ns" { Ula32:inst1|carry_temp[11]~11 Ula32:inst1|carry_temp[13]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 4.279 ns Ula32:inst1\|carry_temp\[15\]~13 11 COMB LCCOMB_X44_Y21_N30 3 " "Info: 11: + IC(0.208 ns) + CELL(0.053 ns) = 4.279 ns; Loc. = LCCOMB_X44_Y21_N30; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[15\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:inst1|carry_temp[13]~12 Ula32:inst1|carry_temp[15]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 4.542 ns Ula32:inst1\|carry_temp\[17\]~14 12 COMB LCCOMB_X44_Y21_N10 3 " "Info: 12: + IC(0.210 ns) + CELL(0.053 ns) = 4.542 ns; Loc. = LCCOMB_X44_Y21_N10; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[17\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:inst1|carry_temp[15]~13 Ula32:inst1|carry_temp[17]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.053 ns) 5.164 ns Ula32:inst1\|carry_temp\[19\]~15 13 COMB LCCOMB_X44_Y20_N30 5 " "Info: 13: + IC(0.569 ns) + CELL(0.053 ns) = 5.164 ns; Loc. = LCCOMB_X44_Y20_N30; Fanout = 5; COMB Node = 'Ula32:inst1\|carry_temp\[19\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.622 ns" { Ula32:inst1|carry_temp[17]~14 Ula32:inst1|carry_temp[19]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 5.432 ns Ula32:inst1\|carry_temp\[21\]~16 14 COMB LCCOMB_X44_Y20_N16 5 " "Info: 14: + IC(0.215 ns) + CELL(0.053 ns) = 5.432 ns; Loc. = LCCOMB_X44_Y20_N16; Fanout = 5; COMB Node = 'Ula32:inst1\|carry_temp\[21\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst1|carry_temp[19]~15 Ula32:inst1|carry_temp[21]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 5.700 ns Ula32:inst1\|carry_temp\[23\]~17 15 COMB LCCOMB_X44_Y20_N20 5 " "Info: 15: + IC(0.215 ns) + CELL(0.053 ns) = 5.700 ns; Loc. = LCCOMB_X44_Y20_N20; Fanout = 5; COMB Node = 'Ula32:inst1\|carry_temp\[23\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst1|carry_temp[21]~16 Ula32:inst1|carry_temp[23]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 5.966 ns Ula32:inst1\|carry_temp\[25\]~18 16 COMB LCCOMB_X44_Y20_N26 4 " "Info: 16: + IC(0.213 ns) + CELL(0.053 ns) = 5.966 ns; Loc. = LCCOMB_X44_Y20_N26; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[25\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:inst1|carry_temp[23]~17 Ula32:inst1|carry_temp[25]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 6.236 ns Ula32:inst1\|carry_temp\[27\]~19 17 COMB LCCOMB_X44_Y20_N4 3 " "Info: 17: + IC(0.217 ns) + CELL(0.053 ns) = 6.236 ns; Loc. = LCCOMB_X44_Y20_N4; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[27\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst1|carry_temp[25]~18 Ula32:inst1|carry_temp[27]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 6.494 ns Ula32:inst1\|carry_temp\[29\]~20 18 COMB LCCOMB_X44_Y20_N0 3 " "Info: 18: + IC(0.205 ns) + CELL(0.053 ns) = 6.494 ns; Loc. = LCCOMB_X44_Y20_N0; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[29\]~20'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:inst1|carry_temp[27]~19 Ula32:inst1|carry_temp[29]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 6.853 ns Ula32:inst1\|Mux1~0 19 COMB LCCOMB_X45_Y20_N18 3 " "Info: 19: + IC(0.306 ns) + CELL(0.053 ns) = 6.853 ns; Loc. = LCCOMB_X45_Y20_N18; Fanout = 3; COMB Node = 'Ula32:inst1\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.359 ns" { Ula32:inst1|carry_temp[29]~20 Ula32:inst1|Mux1~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.309 ns) 8.292 ns Registrador:PC\|Saida\[30\] 20 REG LCFF_X44_Y20_N7 2 " "Info: 20: + IC(1.130 ns) + CELL(0.309 ns) = 8.292 ns; Loc. = LCFF_X44_Y20_N7; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.439 ns" { Ula32:inst1|Mux1~0 Registrador:PC|Saida[30] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.031 ns ( 24.49 % ) " "Info: Total cell delay = 2.031 ns ( 24.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.261 ns ( 75.51 % ) " "Info: Total interconnect delay = 6.261 ns ( 75.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.292 ns" { Controlador:inst|ULAsrcA[0] ULAsrcA:inst11|Mux1~0 Ula32:inst1|carry_temp[1]~0 Ula32:inst1|carry_temp[2]~2 Ula32:inst1|carry_temp[4]~4 Ula32:inst1|carry_temp[6]~8DUPLICATE Ula32:inst1|carry_temp[7]~9DUPLICATE Ula32:inst1|carry_temp[9]~10 Ula32:inst1|carry_temp[11]~11 Ula32:inst1|carry_temp[13]~12 Ula32:inst1|carry_temp[15]~13 Ula32:inst1|carry_temp[17]~14 Ula32:inst1|carry_temp[19]~15 Ula32:inst1|carry_temp[21]~16 Ula32:inst1|carry_temp[23]~17 Ula32:inst1|carry_temp[25]~18 Ula32:inst1|carry_temp[27]~19 Ula32:inst1|carry_temp[29]~20 Ula32:inst1|Mux1~0 Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.292 ns" { Controlador:inst|ULAsrcA[0] {} ULAsrcA:inst11|Mux1~0 {} Ula32:inst1|carry_temp[1]~0 {} Ula32:inst1|carry_temp[2]~2 {} Ula32:inst1|carry_temp[4]~4 {} Ula32:inst1|carry_temp[6]~8DUPLICATE {} Ula32:inst1|carry_temp[7]~9DUPLICATE {} Ula32:inst1|carry_temp[9]~10 {} Ula32:inst1|carry_temp[11]~11 {} Ula32:inst1|carry_temp[13]~12 {} Ula32:inst1|carry_temp[15]~13 {} Ula32:inst1|carry_temp[17]~14 {} Ula32:inst1|carry_temp[19]~15 {} Ula32:inst1|carry_temp[21]~16 {} Ula32:inst1|carry_temp[23]~17 {} Ula32:inst1|carry_temp[25]~18 {} Ula32:inst1|carry_temp[27]~19 {} Ula32:inst1|carry_temp[29]~20 {} Ula32:inst1|Mux1~0 {} Registrador:PC|Saida[30] {} } { 0.000ns 0.630ns 0.249ns 0.223ns 0.236ns 0.231ns 0.214ns 0.212ns 0.205ns 0.573ns 0.208ns 0.210ns 0.569ns 0.215ns 0.215ns 0.213ns 0.217ns 0.205ns 0.306ns 1.130ns } { 0.000ns 0.228ns 0.272ns 0.053ns 0.225ns 0.154ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.648 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clock 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clock~clkctrl 2 COMB CLKCTRL_G3 1328 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1328; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.618 ns) 2.648 ns Registrador:PC\|Saida\[30\] 3 REG LCFF_X44_Y20_N7 2 " "Info: 3: + IC(0.843 ns) + CELL(0.618 ns) = 2.648 ns; Loc. = LCFF_X44_Y20_N7; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.461 ns" { clock~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.21 % ) " "Info: Total cell delay = 1.462 ns ( 55.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.186 ns ( 44.79 % ) " "Info: Total interconnect delay = 1.186 ns ( 44.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.648 ns" { clock clock~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.648 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[30] {} } { 0.000ns 0.000ns 0.343ns 0.843ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.644 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clock 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clock~clkctrl 2 COMB CLKCTRL_G3 1328 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1328; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.618 ns) 2.644 ns Controlador:inst\|ULAsrcA\[0\] 3 REG LCFF_X43_Y21_N1 65 " "Info: 3: + IC(0.839 ns) + CELL(0.618 ns) = 2.644 ns; Loc. = LCFF_X43_Y21_N1; Fanout = 65; REG Node = 'Controlador:inst\|ULAsrcA\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.457 ns" { clock~clkctrl Controlador:inst|ULAsrcA[0] } "NODE_NAME" } } { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.30 % ) " "Info: Total cell delay = 1.462 ns ( 55.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.182 ns ( 44.70 % ) " "Info: Total interconnect delay = 1.182 ns ( 44.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.644 ns" { clock clock~clkctrl Controlador:inst|ULAsrcA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.644 ns" { clock {} clock~combout {} clock~clkctrl {} Controlador:inst|ULAsrcA[0] {} } { 0.000ns 0.000ns 0.343ns 0.839ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.648 ns" { clock clock~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.648 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[30] {} } { 0.000ns 0.000ns 0.343ns 0.843ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.644 ns" { clock clock~clkctrl Controlador:inst|ULAsrcA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.644 ns" { clock {} clock~combout {} clock~clkctrl {} Controlador:inst|ULAsrcA[0] {} } { 0.000ns 0.000ns 0.343ns 0.839ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.292 ns" { Controlador:inst|ULAsrcA[0] ULAsrcA:inst11|Mux1~0 Ula32:inst1|carry_temp[1]~0 Ula32:inst1|carry_temp[2]~2 Ula32:inst1|carry_temp[4]~4 Ula32:inst1|carry_temp[6]~8DUPLICATE Ula32:inst1|carry_temp[7]~9DUPLICATE Ula32:inst1|carry_temp[9]~10 Ula32:inst1|carry_temp[11]~11 Ula32:inst1|carry_temp[13]~12 Ula32:inst1|carry_temp[15]~13 Ula32:inst1|carry_temp[17]~14 Ula32:inst1|carry_temp[19]~15 Ula32:inst1|carry_temp[21]~16 Ula32:inst1|carry_temp[23]~17 Ula32:inst1|carry_temp[25]~18 Ula32:inst1|carry_temp[27]~19 Ula32:inst1|carry_temp[29]~20 Ula32:inst1|Mux1~0 Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.292 ns" { Controlador:inst|ULAsrcA[0] {} ULAsrcA:inst11|Mux1~0 {} Ula32:inst1|carry_temp[1]~0 {} Ula32:inst1|carry_temp[2]~2 {} Ula32:inst1|carry_temp[4]~4 {} Ula32:inst1|carry_temp[6]~8DUPLICATE {} Ula32:inst1|carry_temp[7]~9DUPLICATE {} Ula32:inst1|carry_temp[9]~10 {} Ula32:inst1|carry_temp[11]~11 {} Ula32:inst1|carry_temp[13]~12 {} Ula32:inst1|carry_temp[15]~13 {} Ula32:inst1|carry_temp[17]~14 {} Ula32:inst1|carry_temp[19]~15 {} Ula32:inst1|carry_temp[21]~16 {} Ula32:inst1|carry_temp[23]~17 {} Ula32:inst1|carry_temp[25]~18 {} Ula32:inst1|carry_temp[27]~19 {} Ula32:inst1|carry_temp[29]~20 {} Ula32:inst1|Mux1~0 {} Registrador:PC|Saida[30] {} } { 0.000ns 0.630ns 0.249ns 0.223ns 0.236ns 0.231ns 0.214ns 0.212ns 0.205ns 0.573ns 0.208ns 0.210ns 0.569ns 0.215ns 0.215ns 0.213ns 0.217ns 0.205ns 0.306ns 1.130ns } { 0.000ns 0.228ns 0.272ns 0.053ns 0.225ns 0.154ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.648 ns" { clock clock~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.648 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[30] {} } { 0.000ns 0.000ns 0.343ns 0.843ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.644 ns" { clock clock~clkctrl Controlador:inst|ULAsrcA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.644 ns" { clock {} clock~combout {} clock~clkctrl {} Controlador:inst|ULAsrcA[0] {} } { 0.000ns 0.000ns 0.343ns 0.839ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock ULA_Out\[31\] Controlador:inst\|ULAsrcA\[0\] 14.833 ns register " "Info: tco from clock \"clock\" to destination pin \"ULA_Out\[31\]\" through register \"Controlador:inst\|ULAsrcA\[0\]\" is 14.833 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.644 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clock 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clock~clkctrl 2 COMB CLKCTRL_G3 1328 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1328; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.618 ns) 2.644 ns Controlador:inst\|ULAsrcA\[0\] 3 REG LCFF_X43_Y21_N1 65 " "Info: 3: + IC(0.839 ns) + CELL(0.618 ns) = 2.644 ns; Loc. = LCFF_X43_Y21_N1; Fanout = 65; REG Node = 'Controlador:inst\|ULAsrcA\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.457 ns" { clock~clkctrl Controlador:inst|ULAsrcA[0] } "NODE_NAME" } } { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.30 % ) " "Info: Total cell delay = 1.462 ns ( 55.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.182 ns ( 44.70 % ) " "Info: Total interconnect delay = 1.182 ns ( 44.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.644 ns" { clock clock~clkctrl Controlador:inst|ULAsrcA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.644 ns" { clock {} clock~combout {} clock~clkctrl {} Controlador:inst|ULAsrcA[0] {} } { 0.000ns 0.000ns 0.343ns 0.839ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.095 ns + Longest register pin " "Info: + Longest register to pin delay is 12.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controlador:inst\|ULAsrcA\[0\] 1 REG LCFF_X43_Y21_N1 65 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y21_N1; Fanout = 65; REG Node = 'Controlador:inst\|ULAsrcA\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controlador:inst|ULAsrcA[0] } "NODE_NAME" } } { "Controlador.v" "" { Text "C:/Users/dcc4/Desktop/hw/Controlador.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.228 ns) 0.858 ns ULAsrcA:inst11\|Mux1~0 2 COMB LCCOMB_X43_Y22_N0 3 " "Info: 2: + IC(0.630 ns) + CELL(0.228 ns) = 0.858 ns; Loc. = LCCOMB_X43_Y22_N0; Fanout = 3; COMB Node = 'ULAsrcA:inst11\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.858 ns" { Controlador:inst|ULAsrcA[0] ULAsrcA:inst11|Mux1~0 } "NODE_NAME" } } { "ULAsrcA.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcA.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.272 ns) 1.379 ns Ula32:inst1\|carry_temp\[1\]~0 3 COMB LCCOMB_X43_Y22_N4 3 " "Info: 3: + IC(0.249 ns) + CELL(0.272 ns) = 1.379 ns; Loc. = LCCOMB_X43_Y22_N4; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.521 ns" { ULAsrcA:inst11|Mux1~0 Ula32:inst1|carry_temp[1]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 1.655 ns Ula32:inst1\|carry_temp\[2\]~2 4 COMB LCCOMB_X43_Y22_N2 4 " "Info: 4: + IC(0.223 ns) + CELL(0.053 ns) = 1.655 ns; Loc. = LCCOMB_X43_Y22_N2; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:inst1|carry_temp[1]~0 Ula32:inst1|carry_temp[2]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.225 ns) 2.116 ns Ula32:inst1\|carry_temp\[4\]~4 5 COMB LCCOMB_X43_Y22_N12 7 " "Info: 5: + IC(0.236 ns) + CELL(0.225 ns) = 2.116 ns; Loc. = LCCOMB_X43_Y22_N12; Fanout = 7; COMB Node = 'Ula32:inst1\|carry_temp\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.461 ns" { Ula32:inst1|carry_temp[2]~2 Ula32:inst1|carry_temp[4]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.154 ns) 2.501 ns Ula32:inst1\|carry_temp\[6\]~8DUPLICATE 6 COMB LCCOMB_X43_Y22_N22 2 " "Info: 6: + IC(0.231 ns) + CELL(0.154 ns) = 2.501 ns; Loc. = LCCOMB_X43_Y22_N22; Fanout = 2; COMB Node = 'Ula32:inst1\|carry_temp\[6\]~8DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.385 ns" { Ula32:inst1|carry_temp[4]~4 Ula32:inst1|carry_temp[6]~8DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.154 ns) 2.869 ns Ula32:inst1\|carry_temp\[7\]~9DUPLICATE 7 COMB LCCOMB_X43_Y22_N10 1 " "Info: 7: + IC(0.214 ns) + CELL(0.154 ns) = 2.869 ns; Loc. = LCCOMB_X43_Y22_N10; Fanout = 1; COMB Node = 'Ula32:inst1\|carry_temp\[7\]~9DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.368 ns" { Ula32:inst1|carry_temp[6]~8DUPLICATE Ula32:inst1|carry_temp[7]~9DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 3.134 ns Ula32:inst1\|carry_temp\[9\]~10 8 COMB LCCOMB_X43_Y22_N30 3 " "Info: 8: + IC(0.212 ns) + CELL(0.053 ns) = 3.134 ns; Loc. = LCCOMB_X43_Y22_N30; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[9\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst1|carry_temp[7]~9DUPLICATE Ula32:inst1|carry_temp[9]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 3.392 ns Ula32:inst1\|carry_temp\[11\]~11 9 COMB LCCOMB_X43_Y22_N26 3 " "Info: 9: + IC(0.205 ns) + CELL(0.053 ns) = 3.392 ns; Loc. = LCCOMB_X43_Y22_N26; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[11\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:inst1|carry_temp[9]~10 Ula32:inst1|carry_temp[11]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.053 ns) 4.018 ns Ula32:inst1\|carry_temp\[13\]~12 10 COMB LCCOMB_X44_Y21_N26 3 " "Info: 10: + IC(0.573 ns) + CELL(0.053 ns) = 4.018 ns; Loc. = LCCOMB_X44_Y21_N26; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[13\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.626 ns" { Ula32:inst1|carry_temp[11]~11 Ula32:inst1|carry_temp[13]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 4.279 ns Ula32:inst1\|carry_temp\[15\]~13 11 COMB LCCOMB_X44_Y21_N30 3 " "Info: 11: + IC(0.208 ns) + CELL(0.053 ns) = 4.279 ns; Loc. = LCCOMB_X44_Y21_N30; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[15\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:inst1|carry_temp[13]~12 Ula32:inst1|carry_temp[15]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 4.542 ns Ula32:inst1\|carry_temp\[17\]~14 12 COMB LCCOMB_X44_Y21_N10 3 " "Info: 12: + IC(0.210 ns) + CELL(0.053 ns) = 4.542 ns; Loc. = LCCOMB_X44_Y21_N10; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[17\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:inst1|carry_temp[15]~13 Ula32:inst1|carry_temp[17]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.053 ns) 5.164 ns Ula32:inst1\|carry_temp\[19\]~15 13 COMB LCCOMB_X44_Y20_N30 5 " "Info: 13: + IC(0.569 ns) + CELL(0.053 ns) = 5.164 ns; Loc. = LCCOMB_X44_Y20_N30; Fanout = 5; COMB Node = 'Ula32:inst1\|carry_temp\[19\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.622 ns" { Ula32:inst1|carry_temp[17]~14 Ula32:inst1|carry_temp[19]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 5.432 ns Ula32:inst1\|carry_temp\[21\]~16 14 COMB LCCOMB_X44_Y20_N16 5 " "Info: 14: + IC(0.215 ns) + CELL(0.053 ns) = 5.432 ns; Loc. = LCCOMB_X44_Y20_N16; Fanout = 5; COMB Node = 'Ula32:inst1\|carry_temp\[21\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst1|carry_temp[19]~15 Ula32:inst1|carry_temp[21]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 5.700 ns Ula32:inst1\|carry_temp\[23\]~17 15 COMB LCCOMB_X44_Y20_N20 5 " "Info: 15: + IC(0.215 ns) + CELL(0.053 ns) = 5.700 ns; Loc. = LCCOMB_X44_Y20_N20; Fanout = 5; COMB Node = 'Ula32:inst1\|carry_temp\[23\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst1|carry_temp[21]~16 Ula32:inst1|carry_temp[23]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 5.966 ns Ula32:inst1\|carry_temp\[25\]~18 16 COMB LCCOMB_X44_Y20_N26 4 " "Info: 16: + IC(0.213 ns) + CELL(0.053 ns) = 5.966 ns; Loc. = LCCOMB_X44_Y20_N26; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[25\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:inst1|carry_temp[23]~17 Ula32:inst1|carry_temp[25]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 6.236 ns Ula32:inst1\|carry_temp\[27\]~19 17 COMB LCCOMB_X44_Y20_N4 3 " "Info: 17: + IC(0.217 ns) + CELL(0.053 ns) = 6.236 ns; Loc. = LCCOMB_X44_Y20_N4; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[27\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst1|carry_temp[25]~18 Ula32:inst1|carry_temp[27]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 6.494 ns Ula32:inst1\|carry_temp\[29\]~20 18 COMB LCCOMB_X44_Y20_N0 3 " "Info: 18: + IC(0.205 ns) + CELL(0.053 ns) = 6.494 ns; Loc. = LCCOMB_X44_Y20_N0; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[29\]~20'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:inst1|carry_temp[27]~19 Ula32:inst1|carry_temp[29]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 6.772 ns Ula32:inst1\|Mux0~1DUPLICATE 19 COMB LCCOMB_X44_Y20_N8 2 " "Info: 19: + IC(0.225 ns) + CELL(0.053 ns) = 6.772 ns; Loc. = LCCOMB_X44_Y20_N8; Fanout = 2; COMB Node = 'Ula32:inst1\|Mux0~1DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:inst1|carry_temp[29]~20 Ula32:inst1|Mux0~1DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.189 ns) + CELL(2.134 ns) 12.095 ns ULA_Out\[31\] 20 PIN PIN_J24 0 " "Info: 20: + IC(3.189 ns) + CELL(2.134 ns) = 12.095 ns; Loc. = PIN_J24; Fanout = 0; PIN Node = 'ULA_Out\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.323 ns" { Ula32:inst1|Mux0~1DUPLICATE ULA_Out[31] } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -152 2296 2472 -136 "ULA_Out\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.856 ns ( 31.88 % ) " "Info: Total cell delay = 3.856 ns ( 31.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.239 ns ( 68.12 % ) " "Info: Total interconnect delay = 8.239 ns ( 68.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.095 ns" { Controlador:inst|ULAsrcA[0] ULAsrcA:inst11|Mux1~0 Ula32:inst1|carry_temp[1]~0 Ula32:inst1|carry_temp[2]~2 Ula32:inst1|carry_temp[4]~4 Ula32:inst1|carry_temp[6]~8DUPLICATE Ula32:inst1|carry_temp[7]~9DUPLICATE Ula32:inst1|carry_temp[9]~10 Ula32:inst1|carry_temp[11]~11 Ula32:inst1|carry_temp[13]~12 Ula32:inst1|carry_temp[15]~13 Ula32:inst1|carry_temp[17]~14 Ula32:inst1|carry_temp[19]~15 Ula32:inst1|carry_temp[21]~16 Ula32:inst1|carry_temp[23]~17 Ula32:inst1|carry_temp[25]~18 Ula32:inst1|carry_temp[27]~19 Ula32:inst1|carry_temp[29]~20 Ula32:inst1|Mux0~1DUPLICATE ULA_Out[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.095 ns" { Controlador:inst|ULAsrcA[0] {} ULAsrcA:inst11|Mux1~0 {} Ula32:inst1|carry_temp[1]~0 {} Ula32:inst1|carry_temp[2]~2 {} Ula32:inst1|carry_temp[4]~4 {} Ula32:inst1|carry_temp[6]~8DUPLICATE {} Ula32:inst1|carry_temp[7]~9DUPLICATE {} Ula32:inst1|carry_temp[9]~10 {} Ula32:inst1|carry_temp[11]~11 {} Ula32:inst1|carry_temp[13]~12 {} Ula32:inst1|carry_temp[15]~13 {} Ula32:inst1|carry_temp[17]~14 {} Ula32:inst1|carry_temp[19]~15 {} Ula32:inst1|carry_temp[21]~16 {} Ula32:inst1|carry_temp[23]~17 {} Ula32:inst1|carry_temp[25]~18 {} Ula32:inst1|carry_temp[27]~19 {} Ula32:inst1|carry_temp[29]~20 {} Ula32:inst1|Mux0~1DUPLICATE {} ULA_Out[31] {} } { 0.000ns 0.630ns 0.249ns 0.223ns 0.236ns 0.231ns 0.214ns 0.212ns 0.205ns 0.573ns 0.208ns 0.210ns 0.569ns 0.215ns 0.215ns 0.213ns 0.217ns 0.205ns 0.225ns 3.189ns } { 0.000ns 0.228ns 0.272ns 0.053ns 0.225ns 0.154ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.644 ns" { clock clock~clkctrl Controlador:inst|ULAsrcA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.644 ns" { clock {} clock~combout {} clock~clkctrl {} Controlador:inst|ULAsrcA[0] {} } { 0.000ns 0.000ns 0.343ns 0.839ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.095 ns" { Controlador:inst|ULAsrcA[0] ULAsrcA:inst11|Mux1~0 Ula32:inst1|carry_temp[1]~0 Ula32:inst1|carry_temp[2]~2 Ula32:inst1|carry_temp[4]~4 Ula32:inst1|carry_temp[6]~8DUPLICATE Ula32:inst1|carry_temp[7]~9DUPLICATE Ula32:inst1|carry_temp[9]~10 Ula32:inst1|carry_temp[11]~11 Ula32:inst1|carry_temp[13]~12 Ula32:inst1|carry_temp[15]~13 Ula32:inst1|carry_temp[17]~14 Ula32:inst1|carry_temp[19]~15 Ula32:inst1|carry_temp[21]~16 Ula32:inst1|carry_temp[23]~17 Ula32:inst1|carry_temp[25]~18 Ula32:inst1|carry_temp[27]~19 Ula32:inst1|carry_temp[29]~20 Ula32:inst1|Mux0~1DUPLICATE ULA_Out[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.095 ns" { Controlador:inst|ULAsrcA[0] {} ULAsrcA:inst11|Mux1~0 {} Ula32:inst1|carry_temp[1]~0 {} Ula32:inst1|carry_temp[2]~2 {} Ula32:inst1|carry_temp[4]~4 {} Ula32:inst1|carry_temp[6]~8DUPLICATE {} Ula32:inst1|carry_temp[7]~9DUPLICATE {} Ula32:inst1|carry_temp[9]~10 {} Ula32:inst1|carry_temp[11]~11 {} Ula32:inst1|carry_temp[13]~12 {} Ula32:inst1|carry_temp[15]~13 {} Ula32:inst1|carry_temp[17]~14 {} Ula32:inst1|carry_temp[19]~15 {} Ula32:inst1|carry_temp[21]~16 {} Ula32:inst1|carry_temp[23]~17 {} Ula32:inst1|carry_temp[25]~18 {} Ula32:inst1|carry_temp[27]~19 {} Ula32:inst1|carry_temp[29]~20 {} Ula32:inst1|Mux0~1DUPLICATE {} ULA_Out[31] {} } { 0.000ns 0.630ns 0.249ns 0.223ns 0.236ns 0.231ns 0.214ns 0.212ns 0.205ns 0.573ns 0.208ns 0.210ns 0.569ns 0.215ns 0.215ns 0.213ns 0.217ns 0.205ns 0.225ns 3.189ns } { 0.000ns 0.228ns 0.272ns 0.053ns 0.225ns 0.154ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4389 " "Info: Peak virtual memory: 4389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 19:13:14 2019 " "Info: Processing ended: Tue Oct 15 19:13:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
