# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project5.2_VHDL.srcs/sources_1/new/sr_nand_latch.vhd" \
"../../../../Project5.2_VHDL.srcs/sim_1/new/latch_testbench.vhd" \

# Do not sort compile order
nosort
