{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1479856444393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1479856444394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 18:14:04 2016 " "Processing started: Tue Nov 22 18:14:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1479856444394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1479856444394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1479856444394 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1479856444807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_hex_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "convert_hex_to_seven_segment.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/convert_hex_to_seven_segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479856444898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479856444898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "UART_SRAM_interface.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/UART_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479856444911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479856444911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "VGA_SRAM_interface.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/VGA_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479856444923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479856444923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_100_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "Clock_100_PLL.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Clock_100_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479856444934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479856444934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479856444942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479856444942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/SRAM_Controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479856444948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479856444948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/VGA_Controller.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479856444954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479856444954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pb_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB_Controller " "Found entity 1: PB_Controller" {  } { { "PB_Controller.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/PB_Controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479856444961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479856444961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receive_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_receive_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receive_Controller " "Found entity 1: UART_Receive_Controller" {  } { { "UART_Receive_Controller.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/UART_Receive_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479856444969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479856444969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sram_emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sram_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_SRAM_Emulator " "Found entity 1: tb_SRAM_Emulator" {  } { { "tb_SRAM_Emulator.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/tb_SRAM_Emulator.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479856444980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479856444980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_project_v2 " "Found entity 1: tb_project_v2" {  } { { "tb_final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/tb_final_project.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479856444986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479856444986 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \":\", or \",\" Milestone_1.v(974) " "Verilog HDL syntax error at Milestone_1.v(974) near text \";\";  expecting \":\", or \",\"" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 974 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1479856444994 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  Milestone_1.v(1139) " "Verilog HDL syntax error at Milestone_1.v(1139) near text \"end\"; \"end\" without \"begin\" " {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1139 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1479856444994 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always_comb\";  expecting \"end\" Milestone_1.v(1141) " "Verilog HDL syntax error at Milestone_1.v(1141) near text \"always_comb\";  expecting \"end\"" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1141 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1479856444994 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" Milestone_1.v(1173) " "Verilog HDL syntax error at Milestone_1.v(1173) near text \"endmodule\";  expecting \"end\"" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1173 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1479856444994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone_1.v 0 0 " "Found 0 design units, including 0 entities, in source file milestone_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479856444995 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1479856445146 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 22 18:14:05 2016 " "Processing ended: Tue Nov 22 18:14:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1479856445146 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1479856445146 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1479856445146 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1479856445146 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus II Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1479856445814 ""}
