// package xiangshan.frontend

// import chisel3._
// import chisel3.util._
// import xiangshan._
// import utils._
// import chisel3.ExcitingUtils._
// import xiangshan.backend.brq.BrqPtr
// import chisel3.experimental.chiselName

// trait LTBParams extends HasXSParameter with HasBPUParameter {
//   //  +-----------+---------+--------------+-----------+
//   //  |    tag    |   idx   |    4 bits    | 0 (1 bit) |
//   //  +-----------+---------+--------------+-----------+
//   val tagLen = 24
//   val nRows = 16
//   val idxLen = log2Up(nRows)
//   val cntBits = 10
// }

// abstract class LTBBundle extends XSBundle with LTBParams
// abstract class LTBModule extends XSModule with LTBParams { val debug = true }

// // class LoopMeta extends LTBBundle {
// // }

// class LoopEntry extends LTBBundle {
//   val tag = UInt(tagLen.W)
//   // how many times has the same loop trip count been seen in a row?
//   val conf = UInt(3.W)
//   // usefulness count, an entry can be replaced only if age counter is null
//   val age = UInt(3.W) // TODO: delete this
//   // loop trip count, the number of taken loop-branch before the last not-taken
//   val tripCnt = UInt(cntBits.W)
//   // the number of times loop-branch has been taken speculatively in a row
//   val specCnt = UInt(cntBits.W)
//   // the number of times loop-branch has been taken un-speculatively in a row
//   val nSpecCnt = UInt(cntBits.W)
//   // brTag of the latest not-taken/loop-exit branch
//   val brTag = new BrqPtr
//   val unusable = Bool()

//   def isLearned = conf === 7.U
//   def isConf = conf =/= 0.U
//   def isUnconf = conf === 0.U
// }

// class LTBColumnReq extends LTBBundle {
//   val pc = UInt(VAddrBits.W) // only for debug!!!
//   val idx = UInt(idxLen.W)
//   val tag = UInt(tagLen.W)
// }

// class LTBColumnResp extends LTBBundle {
//   // exit the loop
//   val exit = Bool()
//   val meta = UInt(cntBits.W)
// }

// class LTBColumnUpdate extends LTBBundle {
//   val misPred = Bool()
//   val pc = UInt(VAddrBits.W)
//   val meta = UInt(cntBits.W)
//   val taken = Bool()
//   val brTag = new BrqPtr
// }

// // each column/bank of Loop Termination Buffer
// @chiselName
// class LTBColumn extends LTBModule {
//   val io = IO(new Bundle() {
//     // if3 send req
//     val req = Input(new LTBColumnReq)
//     val if3_fire = Input(Bool())
//     val if4_fire = Input(Bool())
//     val outMask = Input(Bool())
//     // send out resp to if4
//     val resp = Output(new LTBColumnResp)
//     val update = Input(Valid(new LTBColumnUpdate))
//     val repair = Input(Bool()) // roll back specCnts in the other 15 LTBs
//   })

//   class LTBMem extends LTBModule {
//     val io = IO(new Bundle {
//       val rIdx = Input(UInt(idxLen.W))
//       val rdata = Output(new LoopEntry)
//       val urIdx = Input(UInt(idxLen.W))
//       val urdata = Output(new LoopEntry)
//       val wen = Input(Bool())
//       val wIdx = Input(UInt(idxLen.W))
//       val wdata = Input(new LoopEntry)
//       val swen = Input(Bool())
//       val swIdx = Input(UInt(idxLen.W))
//       val swdata = Input(new LoopEntry)
//       val copyCnt = Input(Vec(nRows, Bool()))
//     })
    
//     // val mem = RegInit(0.U.asTypeOf(Vec(nRows, new LoopEntry)))
//     val mem = Mem(nRows, new LoopEntry)
//     io.rdata  := RegNext(mem(io.rIdx))
//     io.urdata := RegNext(mem(io.urIdx))
//     val wdata = WireInit(io.wdata)
//     val swdata = WireInit(io.swdata)
//     for (i <- 0 until nRows) {
//       val copyValid = io.copyCnt(i)
//       when (copyValid && io.swIdx === i.U && io.swen) {
//         swdata.specCnt := mem(i).nSpecCnt
//       }
//       val wd = WireInit(mem(i)) // default for copycnt
//       val wen = WireInit(io.copyCnt(i) || io.wen && io.wIdx === i.U || io.swen && io.swIdx === i.U)
//       when (!copyValid) {
//         when (io.swen) {
//           wd := swdata
//         }.elsewhen (io.wen) {
//           wd := wdata
//         }
//       }
//       when (wen) {
//         mem.write(i.U, wd)
//       }
//     }
//   }
//   // val ltb = Reg(Vec(nRows, new LoopEntry))
//   val ltb = Module(new LTBMem).io
//   val ltbAddr = new TableAddr(idxLen + 4, PredictWidth)
//   val updateIdx = ltbAddr.getBankIdx(io.update.bits.pc)
//   val updateTag = ltbAddr.getTag(io.update.bits.pc)(tagLen - 1, 0)
//   val updateBrTag = io.update.bits.brTag

//   val doingReset = RegInit(true.B)
//   val resetIdx = RegInit(0.U(idxLen.W))
//   resetIdx := resetIdx + doingReset
//   when (resetIdx === (nRows - 1).U) { doingReset := false.B }

//   // during branch prediction
//   val if3_idx = io.req.idx
//   val if3_tag = io.req.tag
//   val if3_pc = io.req.pc // only for debug
//   ltb.rIdx := if3_idx
//   val if4_entry = WireInit(ltb.rdata)

//   val valid = RegInit(false.B)
//   when (io.if4_fire) { valid := false.B }
//   when (io.if3_fire) { valid := true.B }
//   when (io.update.valid && io.update.bits.misPred) { valid := false.B }

//   io.resp.meta := if4_entry.specCnt + 1.U
//   // io.resp.exit := if4_tag === if4_entry.tag && (if4_entry.specCnt + 1.U) === if4_entry.tripCnt && valid && !if4_entry.unusable
//   io.resp.exit := if4_tag === if4_entry.tag && (if4_entry.specCnt + 1.U) === if4_entry.tripCnt && valid && if4_entry.isConf

//   ExcitingUtils.addSource(io.resp.exit, "perfCntLoopExit", Perf)

//   // when resolving a branch
//   ltb.urIdx := updateIdx
//   val entry = ltb.urdata
//   val tagMatch = entry.tag === updateTag
//   val cntMatch = entry.tripCnt === io.update.bits.meta
//   val wEntry = WireInit(entry)

//   ltb.wIdx := updateIdx
//   ltb.wdata := wEntry
//   ltb.wen := false.B

//   when (io.update.valid && !doingReset) {
//     // When a branch resolves and is found to not be in the LTB,
//     // it is inserted into the LTB if determined to be a loop-branch and if it is mispredicted by the default predictor.
//     when (!tagMatch && io.update.bits.misPred) {
//       wEntry.tag := updateTag
//       wEntry.conf := 0.U
//       wEntry.age := 7.U
//       wEntry.tripCnt := Fill(cntBits, 1.U(1.W))
//       wEntry.specCnt := Mux(io.update.bits.taken, 1.U, 0.U)
//       wEntry.nSpecCnt := Mux(io.update.bits.taken, 1.U, 0.U)
//       wEntry.brTag := updateBrTag
//       wEntry.unusable := false.B
//       // ltb(updateIdx) := wEntry
//       ltb.wen := true.B
//     }.elsewhen (tagMatch) {
//       // During resolution, a taken branch found in the LTB has its nSpecCnt incremented by one.
//       when (io.update.bits.taken) {
//         wEntry.nSpecCnt := entry.nSpecCnt + 1.U
//         wEntry.specCnt := Mux(io.update.bits.misPred/* && !entry.brTag.needBrFlush(updateBrTag)*/, entry.nSpecCnt + 1.U, entry.specCnt)
//         wEntry.conf := Mux(io.update.bits.misPred, 0.U, entry.conf)
//         // wEntry.tripCnt := Fill(cntBits, 1.U(1.W))
//         wEntry.tripCnt := Mux(io.update.bits.misPred, Fill(cntBits, 1.U(1.W)), entry.tripCnt)
//       // A not-taken loop-branch found in the LTB during branch resolution updates its trip count and conf.
//       }.otherwise {
//         // wEntry.conf := Mux(entry.nSpecCnt === entry.tripCnt, Mux(entry.isLearned, 7.U, entry.conf + 1.U), 0.U)
//         // wEntry.conf := Mux(io.update.bits.misPred, 0.U, Mux(entry.isLearned, 7.U, entry.conf + 1.U))
//         wEntry.conf := Mux((entry.nSpecCnt + 1.U) === entry.tripCnt, Mux(entry.isLearned, 7.U, entry.conf + 1.U), 0.U)
//         // wEntry.tripCnt := entry.nSpecCnt + 1.U
//         wEntry.tripCnt := io.update.bits.meta
//         wEntry.specCnt := Mux(io.update.bits.misPred, 0.U, entry.specCnt/* - entry.nSpecCnt - 1.U*/)
//         wEntry.nSpecCnt := 0.U
//         wEntry.brTag := updateBrTag
//         wEntry.unusable := io.update.bits.misPred && (io.update.bits.meta > entry.tripCnt)
//       }
//       // ltb(updateIdx) := wEntry
//       ltb.wen := true.B
//     }
//   }

//   // speculatively update specCnt
//   ltb.swen := valid && if4_entry.tag === if4_tag || doingReset
//   ltb.swIdx := Mux(doingReset, resetIdx, if4_idx)
//   val swEntry = WireInit(if4_entry)
//   ltb.swdata := Mux(doingReset, 0.U.asTypeOf(new LoopEntry), swEntry)
//   when (io.if4_fire && if4_entry.tag === if4_tag && io.outMask) {
//     when ((if4_entry.specCnt + 1.U) === if4_entry.tripCnt/* && if4_entry.isConf*/) {
//       swEntry.age := 7.U
//       swEntry.specCnt := 0.U
//     }.otherwise {
//       swEntry.age := Mux(if4_entry.age === 7.U, 7.U, if4_entry.age + 1.U)
//       swEntry.specCnt := if4_entry.specCnt + 1.U
//     }
//   }

//   // Reseting
//   // when (doingReset) {
//   //   ltb(resetIdx) := 0.U.asTypeOf(new LoopEntry)
//   // }

//   // when a branch misprediction occurs, all of the nSpecCnts copy their values into the specCnts
//   for (i <- 0 until nRows) {
//     ltb.copyCnt(i) := io.update.valid && io.update.bits.misPred && i.U =/= updateIdx || io.repair
//   }

//   // bypass for if4_entry.specCnt
//   when (io.update.valid && !doingReset && valid && updateIdx === if4_idx) {
//     when (!tagMatch && io.update.bits.misPred || tagMatch) {
//       swEntry.specCnt := wEntry.specCnt
//     }
//   }
//   when (io.repair && !doingReset && valid) {
//     swEntry.specCnt := if4_entry.nSpecCnt
//   }

//   if (BPUDebug && debug) {
//     //debug info
//     XSDebug(doingReset, "Reseting...\n")
//     XSDebug("if3_fire=%d if4_fire=%d valid=%d\n", io.if3_fire, io.if4_fire,valid)
//     XSDebug("[req] v=%d pc=%x idx=%x tag=%x\n", valid, io.req.pc, io.req.idx, io.req.tag)
//     XSDebug("[if4_entry] tag=%x conf=%d age=%d tripCnt=%d specCnt=%d nSpecCnt=%d", 
//       if4_entry.tag, if4_entry.conf, if4_entry.age, if4_entry.tripCnt, if4_entry.specCnt, if4_entry.nSpecCnt)
//     XSDebug(false, true.B, p" brTag=${if4_entry.brTag} unusable=${if4_entry.unusable}\n")
//     XSDebug(io.if4_fire && if4_entry.tag === if4_tag && io.outMask, "[speculative update] new specCnt=%d\n",
//       Mux((if4_entry.specCnt + 1.U) === if4_entry.tripCnt, 0.U, if4_entry.specCnt + 1.U))
//     XSDebug("[update] v=%d misPred=%d pc=%x idx=%x tag=%x meta=%d taken=%d tagMatch=%d cntMatch=%d", io.update.valid, io.update.bits.misPred, io.update.bits.pc, updateIdx, updateTag, io.update.bits.meta, io.update.bits.taken, tagMatch, cntMatch)
//     XSDebug(false, true.B, p" brTag=${updateBrTag}\n")
//     XSDebug("[entry ] tag=%x conf=%d age=%d tripCnt=%d specCnt=%d nSpecCnt=%d", entry.tag, entry.conf, entry.age, entry.tripCnt, entry.specCnt, entry.nSpecCnt)
//     XSDebug(false, true.B, p" brTag=${entry.brTag} unusable=${entry.unusable}\n")
//     XSDebug("[wEntry] tag=%x conf=%d age=%d tripCnt=%d specCnt=%d nSpecCnt=%d", wEntry.tag, wEntry.conf, wEntry.age, wEntry.tripCnt, wEntry.specCnt, wEntry.nSpecCnt)
//     XSDebug(false, true.B, p" brTag=${wEntry.brTag} unusable=${wEntry.unusable}\n")
//     XSDebug(io.update.valid && io.update.bits.misPred || io.repair, "MisPred or repairing, all of the nSpecCnts copy their values into the specCnts\n")
//   }

// }

// @chiselName
// class LoopPredictor extends BasePredictor with LTBParams {
//   class LoopResp extends Resp {
//     val exit = Vec(PredictWidth, Bool())
//   }
//   class LoopMeta extends Meta {
//     val specCnts = Vec(PredictWidth, UInt(cntBits.W))
//   }
//   class LoopRespIn extends XSBundle {
//     val taken = Bool()
//     val jmpIdx = UInt(log2Up(PredictWidth).W)
//   }

//   class LoopIO extends DefaultBasePredictorIO {
//     val respIn = Input(new LoopRespIn)
//     val resp = Output(new LoopResp)
//     val meta = Output(new LoopMeta)
//   }

//   override val io = IO(new LoopIO)
  
//   val ltbs = Seq.fill(PredictWidth) { Module(new LTBColumn) }

//   val ltbAddr = new TableAddr(idxLen + 4, PredictWidth)

//   // Latch for 1 cycle
// //   val pc = RegEnable(io.pc.bits, io.pc.valid)
// //   val inMask = RegEnable(io.inMask, io.pc.valid)
//   val pc = io.pc.bits, io.pc.valid
//   val inMask = io.inMask, io.pc.valid

//   val baseBank = ltbAddr.getBank(pc)
//   val baseRow = ltbAddr.getBankIdx(pc)
//   val baseTag = ltbAddr.getTag(pc)
//   val nextRowStartsUp = baseRow.andR // TODO: use parallel andR
//   val isInNextRow = VecInit((0 until PredictWidth).map(_.U < baseBank))
//   val tagIncremented = VecInit((0 until PredictWidth).map(i => isInNextRow(i.U) && nextRowStartsUp))
//   val realTags = VecInit((0 until PredictWidth).map(i => Mux(tagIncremented(i), baseTag + 1.U, baseTag)(tagLen - 1, 0)))
//   val bankIdxInOrder = VecInit((0 until PredictWidth).map(i => (baseBank +& i.U)(log2Up(PredictWidth) - 1, 0)))
//   // val realMask = circularShiftLeft(inMask, PredictWidth, baseBank)
//   val outMask = inMask & (Fill(PredictWidth, !io.respIn.taken) | (Fill(PredictWidth, 1.U(1.W)) >> (~io.respIn.jmpIdx)))
//   val realMask = Wire(UInt(PredictWidth.W))
//   val offsetIdx = offsetInBank(io.pc.bits) // 这个pc在一个bank中的第几位

//   when(offsetIdx > baseBank) {
//     realMask := circularShiftRight(outMask, PredictWidth, offsetIdx - baseBank)
//   }.otherwise {
//     realMask := circularShiftLeft(outMask, PredictWidth, baseBank - offsetIdx)
//   }


//   for (i <- 0 until PredictWidth) {
//     ltbs(i).io.req.pc := pc
//     ltbs(i).io.outMask := false.B
//     for (j <- 0 until PredictWidth) {
//       when (Mux(isInNextRow(i), baseBank + j.U === (PredictWidth + i).U, baseBank + j.U === i.U)) {
//         ltbs(i).io.req.pc := pc + (j.U << 1)
//         ltbs(i).io.outMask := realMask(j).asBool
//       }
//     }
//   }

//   for (i <- 0 until PredictWidth) {
//     ltbs(i).io.if3_fire := io.pc.valid
//     ltbs(i).io.if4_fire := io.outFire
//     ltbs(i).io.req.idx := Mux(isInNextRow(i), baseRow + 1.U, baseRow)
//     ltbs(i).io.req.tag := realTags(i)
//     // ltbs(i).io.outMask := outMask(i)
//     ltbs(i).io.update.valid := i.U === ltbAddr.getBank(io.update.bits.ui.pc) && io.update.valid && io.update.bits.ui.pd.isBr
//     ltbs(i).io.update.bits.misPred := io.update.bits.ui.isMisPred
//     ltbs(i).io.update.bits.pc := io.update.bits.ui.pc
//     ltbs(i).io.update.bits.meta := io.update.bits.ui.brInfo.specCnt
//     ltbs(i).io.update.bits.taken := io.update.bits.ui.taken
//     ltbs(i).io.update.bits.brTag := io.update.bits.ui.brTag
//     ltbs(i).io.repair := i.U =/= ltbAddr.getBank(io.update.bits.ui.pc) && io.update.valid && io.update.bits.ui.isMisPred
//   }

//   val ltbResps = VecInit((0 until PredictWidth).map(i => ltbs(i).io.resp))

//   (0 until PredictWidth).foreach(i => io.resp.exit(i) := ltbResps(bankIdxInOrder(i)).exit)
//   (0 until PredictWidth).foreach(i => io.meta.specCnts(i) := ltbResps(bankIdxInOrder(i)).meta)

//   if (BPUDebug && debug) {
//     // debug info
//     XSDebug("[IF3][req] fire=%d flush=%d fetchpc=%x\n", io.pc.valid, io.flush, io.pc.bits)
//     XSDebug("[IF4][req] fire=%d baseBank=%x baseRow=%x baseTag=%x\n", io.outFire, baseBank, baseRow, baseTag)
//     XSDebug("[IF4][req] isInNextRow=%b tagInc=%b\n", isInNextRow.asUInt, tagIncremented.asUInt)
//     for (i <- 0 until PredictWidth) {
//       XSDebug("[IF4][req] bank %d: realMask=%d pc=%x idx=%x tag=%x\n", i.U, realMask(i), ltbs(i).io.req.pc, ltbs(i).io.req.idx, ltbs(i).io.req.tag)
//     }
//     XSDebug("[IF4] baseBank=%x bankIdxInOrder=", baseBank)
//     for (i <- 0 until PredictWidth) {
//       XSDebug(false, true.B, "%x ", bankIdxInOrder(i))
//     }
//     XSDebug(false, true.B, "\n")
//     for (i <- 0 until PredictWidth) {
//       XSDebug(io.outFire && (i.U === 0.U || i.U === 8.U), "[IF4][resps]")
//       XSDebug(false, io.outFire, " %d:%d %d", i.U, io.resp.exit(i), io.meta.specCnts(i))
//       XSDebug(false, io.outFire && (i.U === 7.U || i.U === 15.U), "\n")
//     }
//   }
// }