// Seed: 1133304213
module module_0 (
    input  wand id_0,
    output wand id_1
);
  assign id_1 = id_0 < id_0;
  assign id_1 = id_0 ? 1 : 1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output wand id_2,
    output supply1 id_3,
    output uwire id_4,
    output wand id_5,
    input tri id_6,
    output wor id_7,
    input tri1 id_8,
    output uwire id_9,
    output tri0 id_10,
    output tri1 id_11,
    input wor id_12,
    input tri id_13,
    input tri1 id_14,
    output tri0 id_15,
    output wor id_16,
    input wor id_17,
    output wand id_18,
    input tri0 id_19,
    input tri id_20,
    output tri0 id_21,
    input tri1 id_22
);
  initial begin
    id_9 = 1;
  end
  assign id_11 = id_17;
  module_0(
      id_20, id_11
  );
endmodule
