The hierarhical design term1.dual.sv contains 2 modules:
term1                    : logicbox instantiated      0 times  pi =   34 po =   34 nd =      271 lat =      0 box =      1
buf0                     : undefbox instantiated      1 times  pi =    0 po =    0 nd =        0 lat =      0 box =      0
The outputs of all box instances are connected.
