
NUCLEO-G474RET6-Inverter_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009898  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a0  08009a78  08009a78  0000aa78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f18  08009f18  0000b068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009f18  08009f18  0000af18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f20  08009f20  0000b068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f20  08009f20  0000af20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f24  08009f24  0000af24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08009f28  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007ec  20000068  08009f90  0000b068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000854  08009f90  0000b854  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b99d  00000000  00000000  0000b098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d1e  00000000  00000000  00026a35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001700  00000000  00000000  0002a758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011ba  00000000  00000000  0002be58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a2b4  00000000  00000000  0002d012  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bce8  00000000  00000000  000572c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114d7e  00000000  00000000  00072fae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00187d2c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006aa0  00000000  00000000  00187d70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0018e810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009a60 	.word	0x08009a60

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08009a60 	.word	0x08009a60

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b08c      	sub	sp, #48	@ 0x30
 8000610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000612:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]
 800061a:	605a      	str	r2, [r3, #4]
 800061c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800061e:	1d3b      	adds	r3, r7, #4
 8000620:	2220      	movs	r2, #32
 8000622:	2100      	movs	r1, #0
 8000624:	4618      	mov	r0, r3
 8000626:	f008 fae3 	bl	8008bf0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800062a:	4b32      	ldr	r3, [pc, #200]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800062c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000630:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000632:	4b30      	ldr	r3, [pc, #192]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000634:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000638:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800063a:	4b2e      	ldr	r3, [pc, #184]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800063c:	2200      	movs	r2, #0
 800063e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000640:	4b2c      	ldr	r3, [pc, #176]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000642:	2200      	movs	r2, #0
 8000644:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000646:	4b2b      	ldr	r3, [pc, #172]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000648:	2200      	movs	r2, #0
 800064a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800064c:	4b29      	ldr	r3, [pc, #164]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800064e:	2200      	movs	r2, #0
 8000650:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000652:	4b28      	ldr	r3, [pc, #160]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000654:	2204      	movs	r2, #4
 8000656:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000658:	4b26      	ldr	r3, [pc, #152]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800065a:	2200      	movs	r2, #0
 800065c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800065e:	4b25      	ldr	r3, [pc, #148]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000660:	2200      	movs	r2, #0
 8000662:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000664:	4b23      	ldr	r3, [pc, #140]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000666:	2201      	movs	r2, #1
 8000668:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800066a:	4b22      	ldr	r3, [pc, #136]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800066c:	2200      	movs	r2, #0
 800066e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000672:	4b20      	ldr	r3, [pc, #128]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000674:	2200      	movs	r2, #0
 8000676:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000678:	4b1e      	ldr	r3, [pc, #120]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800067a:	2200      	movs	r2, #0
 800067c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800067e:	4b1d      	ldr	r3, [pc, #116]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000680:	2200      	movs	r2, #0
 8000682:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000686:	4b1b      	ldr	r3, [pc, #108]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000688:	2200      	movs	r2, #0
 800068a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800068c:	4b19      	ldr	r3, [pc, #100]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800068e:	2200      	movs	r2, #0
 8000690:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000694:	4817      	ldr	r0, [pc, #92]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000696:	f001 fe4d 	bl	8002334 <HAL_ADC_Init>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80006a0:	f000 fb26 	bl	8000cf0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80006a4:	2300      	movs	r3, #0
 80006a6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80006a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006ac:	4619      	mov	r1, r3
 80006ae:	4811      	ldr	r0, [pc, #68]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 80006b0:	f002 fc62 	bl	8002f78 <HAL_ADCEx_MultiModeConfigChannel>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80006ba:	f000 fb19 	bl	8000cf0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80006be:	4b0e      	ldr	r3, [pc, #56]	@ (80006f8 <MX_ADC1_Init+0xec>)
 80006c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006c2:	2306      	movs	r3, #6
 80006c4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80006c6:	2300      	movs	r3, #0
 80006c8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006ca:	237f      	movs	r3, #127	@ 0x7f
 80006cc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006ce:	2304      	movs	r3, #4
 80006d0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006d2:	2300      	movs	r3, #0
 80006d4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006d6:	1d3b      	adds	r3, r7, #4
 80006d8:	4619      	mov	r1, r3
 80006da:	4806      	ldr	r0, [pc, #24]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 80006dc:	f001 ffe6 	bl	80026ac <HAL_ADC_ConfigChannel>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80006e6:	f000 fb03 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006ea:	bf00      	nop
 80006ec:	3730      	adds	r7, #48	@ 0x30
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	20000084 	.word	0x20000084
 80006f8:	21800100 	.word	0x21800100

080006fc <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b088      	sub	sp, #32
 8000700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000702:	463b      	mov	r3, r7
 8000704:	2220      	movs	r2, #32
 8000706:	2100      	movs	r1, #0
 8000708:	4618      	mov	r0, r3
 800070a:	f008 fa71 	bl	8008bf0 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800070e:	4b2b      	ldr	r3, [pc, #172]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000710:	4a2b      	ldr	r2, [pc, #172]	@ (80007c0 <MX_ADC2_Init+0xc4>)
 8000712:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000714:	4b29      	ldr	r3, [pc, #164]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000716:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800071a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800071c:	4b27      	ldr	r3, [pc, #156]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800071e:	2200      	movs	r2, #0
 8000720:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000722:	4b26      	ldr	r3, [pc, #152]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000724:	2200      	movs	r2, #0
 8000726:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000728:	4b24      	ldr	r3, [pc, #144]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800072a:	2200      	movs	r2, #0
 800072c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800072e:	4b23      	ldr	r3, [pc, #140]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000730:	2200      	movs	r2, #0
 8000732:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000734:	4b21      	ldr	r3, [pc, #132]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000736:	2204      	movs	r2, #4
 8000738:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800073a:	4b20      	ldr	r3, [pc, #128]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800073c:	2200      	movs	r2, #0
 800073e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000740:	4b1e      	ldr	r3, [pc, #120]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000742:	2200      	movs	r2, #0
 8000744:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000746:	4b1d      	ldr	r3, [pc, #116]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000748:	2201      	movs	r2, #1
 800074a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800074c:	4b1b      	ldr	r3, [pc, #108]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800074e:	2200      	movs	r2, #0
 8000750:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000754:	4b19      	ldr	r3, [pc, #100]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000756:	2200      	movs	r2, #0
 8000758:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800075a:	4b18      	ldr	r3, [pc, #96]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800075c:	2200      	movs	r2, #0
 800075e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000760:	4b16      	ldr	r3, [pc, #88]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000762:	2200      	movs	r2, #0
 8000764:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000768:	4b14      	ldr	r3, [pc, #80]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800076a:	2200      	movs	r2, #0
 800076c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800076e:	4b13      	ldr	r3, [pc, #76]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000770:	2200      	movs	r2, #0
 8000772:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000776:	4811      	ldr	r0, [pc, #68]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000778:	f001 fddc 	bl	8002334 <HAL_ADC_Init>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000782:	f000 fab5 	bl	8000cf0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000786:	4b0f      	ldr	r3, [pc, #60]	@ (80007c4 <MX_ADC2_Init+0xc8>)
 8000788:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800078a:	2306      	movs	r3, #6
 800078c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800078e:	2300      	movs	r3, #0
 8000790:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000792:	237f      	movs	r3, #127	@ 0x7f
 8000794:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000796:	2304      	movs	r3, #4
 8000798:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800079a:	2300      	movs	r3, #0
 800079c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800079e:	463b      	mov	r3, r7
 80007a0:	4619      	mov	r1, r3
 80007a2:	4806      	ldr	r0, [pc, #24]	@ (80007bc <MX_ADC2_Init+0xc0>)
 80007a4:	f001 ff82 	bl	80026ac <HAL_ADC_ConfigChannel>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80007ae:	f000 fa9f 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80007b2:	bf00      	nop
 80007b4:	3720      	adds	r7, #32
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	200000f0 	.word	0x200000f0
 80007c0:	50000100 	.word	0x50000100
 80007c4:	19200040 	.word	0x19200040

080007c8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b0a4      	sub	sp, #144	@ 0x90
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80007d4:	2200      	movs	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
 80007d8:	605a      	str	r2, [r3, #4]
 80007da:	609a      	str	r2, [r3, #8]
 80007dc:	60da      	str	r2, [r3, #12]
 80007de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007e0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007e4:	2254      	movs	r2, #84	@ 0x54
 80007e6:	2100      	movs	r1, #0
 80007e8:	4618      	mov	r0, r3
 80007ea:	f008 fa01 	bl	8008bf0 <memset>
  if(adcHandle->Instance==ADC1)
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80007f6:	d174      	bne.n	80008e2 <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80007f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80007fe:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000802:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000804:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000808:	4618      	mov	r0, r3
 800080a:	f003 fe49 	bl	80044a0 <HAL_RCCEx_PeriphCLKConfig>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000814:	f000 fa6c 	bl	8000cf0 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000818:	4b63      	ldr	r3, [pc, #396]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	3301      	adds	r3, #1
 800081e:	4a62      	ldr	r2, [pc, #392]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000820:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000822:	4b61      	ldr	r3, [pc, #388]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	2b01      	cmp	r3, #1
 8000828:	d10b      	bne.n	8000842 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800082a:	4b60      	ldr	r3, [pc, #384]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082e:	4a5f      	ldr	r2, [pc, #380]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000830:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000836:	4b5d      	ldr	r3, [pc, #372]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800083e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000842:	4b5a      	ldr	r3, [pc, #360]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000846:	4a59      	ldr	r2, [pc, #356]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000848:	f043 0304 	orr.w	r3, r3, #4
 800084c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800084e:	4b57      	ldr	r3, [pc, #348]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000852:	f003 0304 	and.w	r3, r3, #4
 8000856:	623b      	str	r3, [r7, #32]
 8000858:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800085a:	4b54      	ldr	r3, [pc, #336]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085e:	4a53      	ldr	r2, [pc, #332]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000866:	4b51      	ldr	r3, [pc, #324]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086a:	f003 0301 	and.w	r3, r3, #1
 800086e:	61fb      	str	r3, [r7, #28]
 8000870:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000872:	4b4e      	ldr	r3, [pc, #312]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000876:	4a4d      	ldr	r2, [pc, #308]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000878:	f043 0302 	orr.w	r3, r3, #2
 800087c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800087e:	4b4b      	ldr	r3, [pc, #300]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	61bb      	str	r3, [r7, #24]
 8000888:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 800088a:	2304      	movs	r3, #4
 800088c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800088e:	2303      	movs	r3, #3
 8000890:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 800089a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800089e:	4619      	mov	r1, r3
 80008a0:	4843      	ldr	r0, [pc, #268]	@ (80009b0 <HAL_ADC_MspInit+0x1e8>)
 80008a2:	f002 fe11 	bl	80034c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 80008a6:	2302      	movs	r3, #2
 80008a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008aa:	2303      	movs	r3, #3
 80008ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 80008b6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008ba:	4619      	mov	r1, r3
 80008bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008c0:	f002 fe02 	bl	80034c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008c4:	2303      	movs	r3, #3
 80008c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008c8:	2303      	movs	r3, #3
 80008ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008d4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008d8:	4619      	mov	r1, r3
 80008da:	4836      	ldr	r0, [pc, #216]	@ (80009b4 <HAL_ADC_MspInit+0x1ec>)
 80008dc:	f002 fdf4 	bl	80034c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80008e0:	e05e      	b.n	80009a0 <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4a34      	ldr	r2, [pc, #208]	@ (80009b8 <HAL_ADC_MspInit+0x1f0>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d159      	bne.n	80009a0 <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80008ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80008f2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80008f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008fc:	4618      	mov	r0, r3
 80008fe:	f003 fdcf 	bl	80044a0 <HAL_RCCEx_PeriphCLKConfig>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d001      	beq.n	800090c <HAL_ADC_MspInit+0x144>
      Error_Handler();
 8000908:	f000 f9f2 	bl	8000cf0 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800090c:	4b26      	ldr	r3, [pc, #152]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	3301      	adds	r3, #1
 8000912:	4a25      	ldr	r2, [pc, #148]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000914:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000916:	4b24      	ldr	r3, [pc, #144]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	2b01      	cmp	r3, #1
 800091c:	d10b      	bne.n	8000936 <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800091e:	4b23      	ldr	r3, [pc, #140]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000922:	4a22      	ldr	r2, [pc, #136]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000924:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000928:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800092a:	4b20      	ldr	r3, [pc, #128]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800092c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000932:	617b      	str	r3, [r7, #20]
 8000934:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000936:	4b1d      	ldr	r3, [pc, #116]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093a:	4a1c      	ldr	r2, [pc, #112]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800093c:	f043 0304 	orr.w	r3, r3, #4
 8000940:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000942:	4b1a      	ldr	r3, [pc, #104]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000946:	f003 0304 	and.w	r3, r3, #4
 800094a:	613b      	str	r3, [r7, #16]
 800094c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800094e:	4b17      	ldr	r3, [pc, #92]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000952:	4a16      	ldr	r2, [pc, #88]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000954:	f043 0301 	orr.w	r3, r3, #1
 8000958:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800095a:	4b14      	ldr	r3, [pc, #80]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800095c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095e:	f003 0301 	and.w	r3, r3, #1
 8000962:	60fb      	str	r3, [r7, #12]
 8000964:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 8000966:	230b      	movs	r3, #11
 8000968:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800096a:	2303      	movs	r3, #3
 800096c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000970:	2300      	movs	r3, #0
 8000972:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000976:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800097a:	4619      	mov	r1, r3
 800097c:	480c      	ldr	r0, [pc, #48]	@ (80009b0 <HAL_ADC_MspInit+0x1e8>)
 800097e:	f002 fda3 	bl	80034c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 8000982:	2301      	movs	r3, #1
 8000984:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000986:	2303      	movs	r3, #3
 8000988:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 8000992:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000996:	4619      	mov	r1, r3
 8000998:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800099c:	f002 fd94 	bl	80034c8 <HAL_GPIO_Init>
}
 80009a0:	bf00      	nop
 80009a2:	3790      	adds	r7, #144	@ 0x90
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	2000015c 	.word	0x2000015c
 80009ac:	40021000 	.word	0x40021000
 80009b0:	48000800 	.word	0x48000800
 80009b4:	48000400 	.word	0x48000400
 80009b8:	50000100 	.word	0x50000100

080009bc <init_device>:
#include "user_interface/shell.h"
#include "motor_control/motor.h"

static char shell_uart2_received_char;

void init_device(void){
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
// Initialisation user interface
	// SHELL
	hshell1.drv.transmit = shell_uart2_transmit;
 80009c0:	4b13      	ldr	r3, [pc, #76]	@ (8000a10 <init_device+0x54>)
 80009c2:	4a14      	ldr	r2, [pc, #80]	@ (8000a14 <init_device+0x58>)
 80009c4:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
	hshell1.drv.receive = shell_uart2_receive;
 80009c8:	4b11      	ldr	r3, [pc, #68]	@ (8000a10 <init_device+0x54>)
 80009ca:	4a13      	ldr	r2, [pc, #76]	@ (8000a18 <init_device+0x5c>)
 80009cc:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
	shell_init(&hshell1);
 80009d0:	480f      	ldr	r0, [pc, #60]	@ (8000a10 <init_device+0x54>)
 80009d2:	f001 f905 	bl	8001be0 <shell_init>
	HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 80009d6:	2201      	movs	r2, #1
 80009d8:	4910      	ldr	r1, [pc, #64]	@ (8000a1c <init_device+0x60>)
 80009da:	4811      	ldr	r0, [pc, #68]	@ (8000a20 <init_device+0x64>)
 80009dc:	f005 fdd4 	bl	8006588 <HAL_UART_Receive_IT>

	// Ajout des commandes PWM
	shell_add(&hshell1, "pwm_start", motor_cmd_start, "Demarre les PWM a 60%");
 80009e0:	4b10      	ldr	r3, [pc, #64]	@ (8000a24 <init_device+0x68>)
 80009e2:	4a11      	ldr	r2, [pc, #68]	@ (8000a28 <init_device+0x6c>)
 80009e4:	4911      	ldr	r1, [pc, #68]	@ (8000a2c <init_device+0x70>)
 80009e6:	480a      	ldr	r0, [pc, #40]	@ (8000a10 <init_device+0x54>)
 80009e8:	f001 f93c 	bl	8001c64 <shell_add>
	shell_add(&hshell1, "pwm_set", motor_cmd_set_duty, "Change le rapport cyclique (0-100%)");
 80009ec:	4b10      	ldr	r3, [pc, #64]	@ (8000a30 <init_device+0x74>)
 80009ee:	4a11      	ldr	r2, [pc, #68]	@ (8000a34 <init_device+0x78>)
 80009f0:	4911      	ldr	r1, [pc, #68]	@ (8000a38 <init_device+0x7c>)
 80009f2:	4807      	ldr	r0, [pc, #28]	@ (8000a10 <init_device+0x54>)
 80009f4:	f001 f936 	bl	8001c64 <shell_add>
	shell_add(&hshell1, "pwm_stop", motor_cmd_stop, "Arrete les PWM");
 80009f8:	4b10      	ldr	r3, [pc, #64]	@ (8000a3c <init_device+0x80>)
 80009fa:	4a11      	ldr	r2, [pc, #68]	@ (8000a40 <init_device+0x84>)
 80009fc:	4911      	ldr	r1, [pc, #68]	@ (8000a44 <init_device+0x88>)
 80009fe:	4804      	ldr	r0, [pc, #16]	@ (8000a10 <init_device+0x54>)
 8000a00:	f001 f930 	bl	8001c64 <shell_add>

	// LED
	led_init();
 8000a04:	f000 ff3c 	bl	8001880 <led_init>
	// BUTTON
//	button_init();
//
// Initialisation motor control
	// MOTOR
	motor_init();
 8000a08:	f000 fe70 	bl	80016ec <motor_init>
// Initialisation data acquistion
	// ANALOG INPUT
//	input_analog_init();
	// ENCODER INPUT
//	input_encoder_init();
}
 8000a0c:	bf00      	nop
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	20000374 	.word	0x20000374
 8000a14:	08000a49 	.word	0x08000a49
 8000a18:	08000a75 	.word	0x08000a75
 8000a1c:	20000160 	.word	0x20000160
 8000a20:	2000024c 	.word	0x2000024c
 8000a24:	08009a78 	.word	0x08009a78
 8000a28:	080017c1 	.word	0x080017c1
 8000a2c:	08009a90 	.word	0x08009a90
 8000a30:	08009a9c 	.word	0x08009a9c
 8000a34:	080017e5 	.word	0x080017e5
 8000a38:	08009ac0 	.word	0x08009ac0
 8000a3c:	08009ac8 	.word	0x08009ac8
 8000a40:	0800185d 	.word	0x0800185d
 8000a44:	08009ad8 	.word	0x08009ad8

08000a48 <shell_uart2_transmit>:

uint8_t shell_uart2_transmit(const char *pData, uint16_t size)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
 8000a50:	460b      	mov	r3, r1
 8000a52:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t *)pData, size, HAL_MAX_DELAY);
 8000a54:	887a      	ldrh	r2, [r7, #2]
 8000a56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a5a:	6879      	ldr	r1, [r7, #4]
 8000a5c:	4804      	ldr	r0, [pc, #16]	@ (8000a70 <shell_uart2_transmit+0x28>)
 8000a5e:	f005 fd04 	bl	800646a <HAL_UART_Transmit>
	return size;
 8000a62:	887b      	ldrh	r3, [r7, #2]
 8000a64:	b2db      	uxtb	r3, r3
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	2000024c 	.word	0x2000024c

08000a74 <shell_uart2_receive>:

uint8_t shell_uart2_receive(char *pData, uint16_t size)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	460b      	mov	r3, r1
 8000a7e:	807b      	strh	r3, [r7, #2]
	*pData = shell_uart2_received_char;
 8000a80:	4b05      	ldr	r3, [pc, #20]	@ (8000a98 <shell_uart2_receive+0x24>)
 8000a82:	781a      	ldrb	r2, [r3, #0]
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	701a      	strb	r2, [r3, #0]
	return 1;
 8000a88:	2301      	movs	r3, #1
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	370c      	adds	r7, #12
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	20000160 	.word	0x20000160

08000a9c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a07      	ldr	r2, [pc, #28]	@ (8000ac8 <HAL_UART_RxCpltCallback+0x2c>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d107      	bne.n	8000abe <HAL_UART_RxCpltCallback+0x22>
		HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 8000aae:	2201      	movs	r2, #1
 8000ab0:	4906      	ldr	r1, [pc, #24]	@ (8000acc <HAL_UART_RxCpltCallback+0x30>)
 8000ab2:	4807      	ldr	r0, [pc, #28]	@ (8000ad0 <HAL_UART_RxCpltCallback+0x34>)
 8000ab4:	f005 fd68 	bl	8006588 <HAL_UART_Receive_IT>
		shell_run(&hshell1);
 8000ab8:	4806      	ldr	r0, [pc, #24]	@ (8000ad4 <HAL_UART_RxCpltCallback+0x38>)
 8000aba:	f001 f981 	bl	8001dc0 <shell_run>
	}
}
 8000abe:	bf00      	nop
 8000ac0:	3708      	adds	r7, #8
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	40004400 	.word	0x40004400
 8000acc:	20000160 	.word	0x20000160
 8000ad0:	2000024c 	.word	0x2000024c
 8000ad4:	20000374 	.word	0x20000374

08000ad8 <loop>:

void loop(){
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0

}
 8000adc:	bf00      	nop
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
	...

08000ae8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b08a      	sub	sp, #40	@ 0x28
 8000aec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aee:	f107 0314 	add.w	r3, r7, #20
 8000af2:	2200      	movs	r2, #0
 8000af4:	601a      	str	r2, [r3, #0]
 8000af6:	605a      	str	r2, [r3, #4]
 8000af8:	609a      	str	r2, [r3, #8]
 8000afa:	60da      	str	r2, [r3, #12]
 8000afc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000afe:	4b3f      	ldr	r3, [pc, #252]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b02:	4a3e      	ldr	r2, [pc, #248]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b04:	f043 0304 	orr.w	r3, r3, #4
 8000b08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b0a:	4b3c      	ldr	r3, [pc, #240]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0e:	f003 0304 	and.w	r3, r3, #4
 8000b12:	613b      	str	r3, [r7, #16]
 8000b14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b16:	4b39      	ldr	r3, [pc, #228]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1a:	4a38      	ldr	r2, [pc, #224]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b1c:	f043 0320 	orr.w	r3, r3, #32
 8000b20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b22:	4b36      	ldr	r3, [pc, #216]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b26:	f003 0320 	and.w	r3, r3, #32
 8000b2a:	60fb      	str	r3, [r7, #12]
 8000b2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b2e:	4b33      	ldr	r3, [pc, #204]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b32:	4a32      	ldr	r2, [pc, #200]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b34:	f043 0301 	orr.w	r3, r3, #1
 8000b38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b3a:	4b30      	ldr	r3, [pc, #192]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3e:	f003 0301 	and.w	r3, r3, #1
 8000b42:	60bb      	str	r3, [r7, #8]
 8000b44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b46:	4b2d      	ldr	r3, [pc, #180]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b4a:	4a2c      	ldr	r2, [pc, #176]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b4c:	f043 0302 	orr.w	r3, r3, #2
 8000b50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b52:	4b2a      	ldr	r3, [pc, #168]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b56:	f003 0302 	and.w	r3, r3, #2
 8000b5a:	607b      	str	r3, [r7, #4]
 8000b5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b5e:	4b27      	ldr	r3, [pc, #156]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b62:	4a26      	ldr	r2, [pc, #152]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b64:	f043 0308 	orr.w	r3, r3, #8
 8000b68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b6a:	4b24      	ldr	r3, [pc, #144]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6e:	f003 0308 	and.w	r3, r3, #8
 8000b72:	603b      	str	r3, [r7, #0]
 8000b74:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8000b76:	2200      	movs	r2, #0
 8000b78:	2120      	movs	r1, #32
 8000b7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b7e:	f002 fe25 	bl	80037cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8000b82:	2200      	movs	r2, #0
 8000b84:	2104      	movs	r1, #4
 8000b86:	481e      	ldr	r0, [pc, #120]	@ (8000c00 <MX_GPIO_Init+0x118>)
 8000b88:	f002 fe20 	bl	80037cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_BTN_Pin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 8000b8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b92:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8000b9c:	f107 0314 	add.w	r3, r7, #20
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	4818      	ldr	r0, [pc, #96]	@ (8000c04 <MX_GPIO_Init+0x11c>)
 8000ba4:	f002 fc90 	bl	80034c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_LED_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 8000ba8:	2320      	movs	r3, #32
 8000baa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bac:	2301      	movs	r3, #1
 8000bae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 8000bb8:	f107 0314 	add.w	r3, r7, #20
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bc2:	f002 fc81 	bl	80034c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRST_SafetyUC_Pin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 8000bc6:	2304      	movs	r3, #4
 8000bc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 8000bd6:	f107 0314 	add.w	r3, r7, #20
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4808      	ldr	r0, [pc, #32]	@ (8000c00 <MX_GPIO_Init+0x118>)
 8000bde:	f002 fc73 	bl	80034c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000be2:	2200      	movs	r2, #0
 8000be4:	2100      	movs	r1, #0
 8000be6:	2028      	movs	r0, #40	@ 0x28
 8000be8:	f002 fb86 	bl	80032f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000bec:	2028      	movs	r0, #40	@ 0x28
 8000bee:	f002 fb9d 	bl	800332c <HAL_NVIC_EnableIRQ>

}
 8000bf2:	bf00      	nop
 8000bf4:	3728      	adds	r7, #40	@ 0x28
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	40021000 	.word	0x40021000
 8000c00:	48000c00 	.word	0x48000c00
 8000c04:	48000800 	.word	0x48000800

08000c08 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000c0c:	f001 f985 	bl	8001f1a <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000c10:	f000 f813 	bl	8000c3a <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000c14:	f7ff ff68 	bl	8000ae8 <MX_GPIO_Init>
	MX_ADC2_Init();
 8000c18:	f7ff fd70 	bl	80006fc <MX_ADC2_Init>
	MX_ADC1_Init();
 8000c1c:	f7ff fcf6 	bl	800060c <MX_ADC1_Init>
	MX_TIM1_Init();
 8000c20:	f000 f9fe 	bl	8001020 <MX_TIM1_Init>
	MX_TIM3_Init();
 8000c24:	f000 faa8 	bl	8001178 <MX_TIM3_Init>
	MX_USART2_UART_Init();
 8000c28:	f000 fbdc 	bl	80013e4 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8000c2c:	f000 fc26 	bl	800147c <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	init_device();
 8000c30:	f7ff fec4 	bl	80009bc <init_device>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		loop();
 8000c34:	f7ff ff50 	bl	8000ad8 <loop>
 8000c38:	e7fc      	b.n	8000c34 <main+0x2c>

08000c3a <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	b094      	sub	sp, #80	@ 0x50
 8000c3e:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c40:	f107 0318 	add.w	r3, r7, #24
 8000c44:	2238      	movs	r2, #56	@ 0x38
 8000c46:	2100      	movs	r1, #0
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f007 ffd1 	bl	8008bf0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c4e:	1d3b      	adds	r3, r7, #4
 8000c50:	2200      	movs	r2, #0
 8000c52:	601a      	str	r2, [r3, #0]
 8000c54:	605a      	str	r2, [r3, #4]
 8000c56:	609a      	str	r2, [r3, #8]
 8000c58:	60da      	str	r2, [r3, #12]
 8000c5a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c5c:	2000      	movs	r0, #0
 8000c5e:	f002 fe0b 	bl	8003878 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c62:	2301      	movs	r3, #1
 8000c64:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c66:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c6a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c6c:	2302      	movs	r3, #2
 8000c6e:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c70:	2303      	movs	r3, #3
 8000c72:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000c74:	2306      	movs	r3, #6
 8000c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8000c78:	2355      	movs	r3, #85	@ 0x55
 8000c7a:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c80:	2302      	movs	r3, #2
 8000c82:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c84:	2302      	movs	r3, #2
 8000c86:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c88:	f107 0318 	add.w	r3, r7, #24
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f002 fea7 	bl	80039e0 <HAL_RCC_OscConfig>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <SystemClock_Config+0x62>
	{
		Error_Handler();
 8000c98:	f000 f82a 	bl	8000cf0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c9c:	230f      	movs	r3, #15
 8000c9e:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ca0:	2303      	movs	r3, #3
 8000ca2:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cac:	2300      	movs	r3, #0
 8000cae:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000cb0:	1d3b      	adds	r3, r7, #4
 8000cb2:	2104      	movs	r1, #4
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f003 f9a5 	bl	8004004 <HAL_RCC_ClockConfig>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <SystemClock_Config+0x8a>
	{
		Error_Handler();
 8000cc0:	f000 f816 	bl	8000cf0 <Error_Handler>
	}
}
 8000cc4:	bf00      	nop
 8000cc6:	3750      	adds	r7, #80	@ 0x50
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}

08000ccc <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a04      	ldr	r2, [pc, #16]	@ (8000cec <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d101      	bne.n	8000ce2 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8000cde:	f001 f935 	bl	8001f4c <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000ce2:	bf00      	nop
 8000ce4:	3708      	adds	r7, #8
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	40001000 	.word	0x40001000

08000cf0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cf4:	b672      	cpsid	i
}
 8000cf6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000cf8:	bf00      	nop
 8000cfa:	e7fd      	b.n	8000cf8 <Error_Handler+0x8>

08000cfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d02:	4b0f      	ldr	r3, [pc, #60]	@ (8000d40 <HAL_MspInit+0x44>)
 8000d04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d06:	4a0e      	ldr	r2, [pc, #56]	@ (8000d40 <HAL_MspInit+0x44>)
 8000d08:	f043 0301 	orr.w	r3, r3, #1
 8000d0c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d40 <HAL_MspInit+0x44>)
 8000d10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d12:	f003 0301 	and.w	r3, r3, #1
 8000d16:	607b      	str	r3, [r7, #4]
 8000d18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d1a:	4b09      	ldr	r3, [pc, #36]	@ (8000d40 <HAL_MspInit+0x44>)
 8000d1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d1e:	4a08      	ldr	r2, [pc, #32]	@ (8000d40 <HAL_MspInit+0x44>)
 8000d20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d24:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d26:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <HAL_MspInit+0x44>)
 8000d28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d2e:	603b      	str	r3, [r7, #0]
 8000d30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000d32:	f002 fe45 	bl	80039c0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d36:	bf00      	nop
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	40021000 	.word	0x40021000

08000d44 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b08c      	sub	sp, #48	@ 0x30
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8000d50:	2300      	movs	r3, #0
 8000d52:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d54:	4b2c      	ldr	r3, [pc, #176]	@ (8000e08 <HAL_InitTick+0xc4>)
 8000d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d58:	4a2b      	ldr	r2, [pc, #172]	@ (8000e08 <HAL_InitTick+0xc4>)
 8000d5a:	f043 0310 	orr.w	r3, r3, #16
 8000d5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d60:	4b29      	ldr	r3, [pc, #164]	@ (8000e08 <HAL_InitTick+0xc4>)
 8000d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d64:	f003 0310 	and.w	r3, r3, #16
 8000d68:	60bb      	str	r3, [r7, #8]
 8000d6a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d6c:	f107 020c 	add.w	r2, r7, #12
 8000d70:	f107 0310 	add.w	r3, r7, #16
 8000d74:	4611      	mov	r1, r2
 8000d76:	4618      	mov	r0, r3
 8000d78:	f003 fb1a 	bl	80043b0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d7c:	f003 faec 	bl	8004358 <HAL_RCC_GetPCLK1Freq>
 8000d80:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d84:	4a21      	ldr	r2, [pc, #132]	@ (8000e0c <HAL_InitTick+0xc8>)
 8000d86:	fba2 2303 	umull	r2, r3, r2, r3
 8000d8a:	0c9b      	lsrs	r3, r3, #18
 8000d8c:	3b01      	subs	r3, #1
 8000d8e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d90:	4b1f      	ldr	r3, [pc, #124]	@ (8000e10 <HAL_InitTick+0xcc>)
 8000d92:	4a20      	ldr	r2, [pc, #128]	@ (8000e14 <HAL_InitTick+0xd0>)
 8000d94:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d96:	4b1e      	ldr	r3, [pc, #120]	@ (8000e10 <HAL_InitTick+0xcc>)
 8000d98:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d9c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d9e:	4a1c      	ldr	r2, [pc, #112]	@ (8000e10 <HAL_InitTick+0xcc>)
 8000da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000da2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000da4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e10 <HAL_InitTick+0xcc>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000daa:	4b19      	ldr	r3, [pc, #100]	@ (8000e10 <HAL_InitTick+0xcc>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000db0:	4817      	ldr	r0, [pc, #92]	@ (8000e10 <HAL_InitTick+0xcc>)
 8000db2:	f003 fdc3 	bl	800493c <HAL_TIM_Base_Init>
 8000db6:	4603      	mov	r3, r0
 8000db8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000dbc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d11b      	bne.n	8000dfc <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000dc4:	4812      	ldr	r0, [pc, #72]	@ (8000e10 <HAL_InitTick+0xcc>)
 8000dc6:	f003 fe1b 	bl	8004a00 <HAL_TIM_Base_Start_IT>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000dd0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d111      	bne.n	8000dfc <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000dd8:	2036      	movs	r0, #54	@ 0x36
 8000dda:	f002 faa7 	bl	800332c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	2b0f      	cmp	r3, #15
 8000de2:	d808      	bhi.n	8000df6 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000de4:	2200      	movs	r2, #0
 8000de6:	6879      	ldr	r1, [r7, #4]
 8000de8:	2036      	movs	r0, #54	@ 0x36
 8000dea:	f002 fa85 	bl	80032f8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dee:	4a0a      	ldr	r2, [pc, #40]	@ (8000e18 <HAL_InitTick+0xd4>)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	6013      	str	r3, [r2, #0]
 8000df4:	e002      	b.n	8000dfc <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000df6:	2301      	movs	r3, #1
 8000df8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000dfc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3730      	adds	r7, #48	@ 0x30
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	40021000 	.word	0x40021000
 8000e0c:	431bde83 	.word	0x431bde83
 8000e10:	20000164 	.word	0x20000164
 8000e14:	40001000 	.word	0x40001000
 8000e18:	20000004 	.word	0x20000004

08000e1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e20:	bf00      	nop
 8000e22:	e7fd      	b.n	8000e20 <NMI_Handler+0x4>

08000e24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e28:	bf00      	nop
 8000e2a:	e7fd      	b.n	8000e28 <HardFault_Handler+0x4>

08000e2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e30:	bf00      	nop
 8000e32:	e7fd      	b.n	8000e30 <MemManage_Handler+0x4>

08000e34 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e38:	bf00      	nop
 8000e3a:	e7fd      	b.n	8000e38 <BusFault_Handler+0x4>

08000e3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e40:	bf00      	nop
 8000e42:	e7fd      	b.n	8000e40 <UsageFault_Handler+0x4>

08000e44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr

08000e52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e52:	b480      	push	{r7}
 8000e54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e56:	bf00      	nop
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr

08000e60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr

08000e6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e72:	bf00      	nop
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr

08000e7c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e80:	4802      	ldr	r0, [pc, #8]	@ (8000e8c <USART2_IRQHandler+0x10>)
 8000e82:	f005 fbcd 	bl	8006620 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	2000024c 	.word	0x2000024c

08000e90 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8000e94:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000e98:	f002 fcca 	bl	8003830 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e9c:	bf00      	nop
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ea4:	4802      	ldr	r0, [pc, #8]	@ (8000eb0 <TIM6_DAC_IRQHandler+0x10>)
 8000ea6:	f004 f829 	bl	8004efc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000eaa:	bf00      	nop
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	20000164 	.word	0x20000164

08000eb4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b086      	sub	sp, #24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	617b      	str	r3, [r7, #20]
 8000ec4:	e00a      	b.n	8000edc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ec6:	f3af 8000 	nop.w
 8000eca:	4601      	mov	r1, r0
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	1c5a      	adds	r2, r3, #1
 8000ed0:	60ba      	str	r2, [r7, #8]
 8000ed2:	b2ca      	uxtb	r2, r1
 8000ed4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	3301      	adds	r3, #1
 8000eda:	617b      	str	r3, [r7, #20]
 8000edc:	697a      	ldr	r2, [r7, #20]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	dbf0      	blt.n	8000ec6 <_read+0x12>
  }

  return len;
 8000ee4:	687b      	ldr	r3, [r7, #4]
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3718      	adds	r7, #24
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}

08000eee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	b086      	sub	sp, #24
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	60f8      	str	r0, [r7, #12]
 8000ef6:	60b9      	str	r1, [r7, #8]
 8000ef8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000efa:	2300      	movs	r3, #0
 8000efc:	617b      	str	r3, [r7, #20]
 8000efe:	e009      	b.n	8000f14 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	1c5a      	adds	r2, r3, #1
 8000f04:	60ba      	str	r2, [r7, #8]
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	3301      	adds	r3, #1
 8000f12:	617b      	str	r3, [r7, #20]
 8000f14:	697a      	ldr	r2, [r7, #20]
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	dbf1      	blt.n	8000f00 <_write+0x12>
  }
  return len;
 8000f1c:	687b      	ldr	r3, [r7, #4]
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3718      	adds	r7, #24
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}

08000f26 <_close>:

int _close(int file)
{
 8000f26:	b480      	push	{r7}
 8000f28:	b083      	sub	sp, #12
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr

08000f3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	b083      	sub	sp, #12
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
 8000f46:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f4e:	605a      	str	r2, [r3, #4]
  return 0;
 8000f50:	2300      	movs	r3, #0
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr

08000f5e <_isatty>:

int _isatty(int file)
{
 8000f5e:	b480      	push	{r7}
 8000f60:	b083      	sub	sp, #12
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f66:	2301      	movs	r3, #1
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr

08000f74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b085      	sub	sp, #20
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3714      	adds	r7, #20
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
	...

08000f90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f98:	4a14      	ldr	r2, [pc, #80]	@ (8000fec <_sbrk+0x5c>)
 8000f9a:	4b15      	ldr	r3, [pc, #84]	@ (8000ff0 <_sbrk+0x60>)
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fa4:	4b13      	ldr	r3, [pc, #76]	@ (8000ff4 <_sbrk+0x64>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d102      	bne.n	8000fb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fac:	4b11      	ldr	r3, [pc, #68]	@ (8000ff4 <_sbrk+0x64>)
 8000fae:	4a12      	ldr	r2, [pc, #72]	@ (8000ff8 <_sbrk+0x68>)
 8000fb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fb2:	4b10      	ldr	r3, [pc, #64]	@ (8000ff4 <_sbrk+0x64>)
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4413      	add	r3, r2
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d207      	bcs.n	8000fd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fc0:	f007 fe64 	bl	8008c8c <__errno>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	220c      	movs	r2, #12
 8000fc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fce:	e009      	b.n	8000fe4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fd0:	4b08      	ldr	r3, [pc, #32]	@ (8000ff4 <_sbrk+0x64>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fd6:	4b07      	ldr	r3, [pc, #28]	@ (8000ff4 <_sbrk+0x64>)
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4413      	add	r3, r2
 8000fde:	4a05      	ldr	r2, [pc, #20]	@ (8000ff4 <_sbrk+0x64>)
 8000fe0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3718      	adds	r7, #24
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	20020000 	.word	0x20020000
 8000ff0:	00000400 	.word	0x00000400
 8000ff4:	200001b0 	.word	0x200001b0
 8000ff8:	20000858 	.word	0x20000858

08000ffc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001000:	4b06      	ldr	r3, [pc, #24]	@ (800101c <SystemInit+0x20>)
 8001002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001006:	4a05      	ldr	r2, [pc, #20]	@ (800101c <SystemInit+0x20>)
 8001008:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800100c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	e000ed00 	.word	0xe000ed00

08001020 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b098      	sub	sp, #96	@ 0x60
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001026:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	605a      	str	r2, [r3, #4]
 8001030:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001032:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]
 800103c:	609a      	str	r2, [r3, #8]
 800103e:	60da      	str	r2, [r3, #12]
 8001040:	611a      	str	r2, [r3, #16]
 8001042:	615a      	str	r2, [r3, #20]
 8001044:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	2234      	movs	r2, #52	@ 0x34
 800104a:	2100      	movs	r1, #0
 800104c:	4618      	mov	r0, r3
 800104e:	f007 fdcf 	bl	8008bf0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001052:	4b47      	ldr	r3, [pc, #284]	@ (8001170 <MX_TIM1_Init+0x150>)
 8001054:	4a47      	ldr	r2, [pc, #284]	@ (8001174 <MX_TIM1_Init+0x154>)
 8001056:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001058:	4b45      	ldr	r3, [pc, #276]	@ (8001170 <MX_TIM1_Init+0x150>)
 800105a:	2200      	movs	r2, #0
 800105c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800105e:	4b44      	ldr	r3, [pc, #272]	@ (8001170 <MX_TIM1_Init+0x150>)
 8001060:	2200      	movs	r2, #0
 8001062:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8499;
 8001064:	4b42      	ldr	r3, [pc, #264]	@ (8001170 <MX_TIM1_Init+0x150>)
 8001066:	f242 1233 	movw	r2, #8499	@ 0x2133
 800106a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800106c:	4b40      	ldr	r3, [pc, #256]	@ (8001170 <MX_TIM1_Init+0x150>)
 800106e:	2200      	movs	r2, #0
 8001070:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001072:	4b3f      	ldr	r3, [pc, #252]	@ (8001170 <MX_TIM1_Init+0x150>)
 8001074:	2200      	movs	r2, #0
 8001076:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001078:	4b3d      	ldr	r3, [pc, #244]	@ (8001170 <MX_TIM1_Init+0x150>)
 800107a:	2200      	movs	r2, #0
 800107c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800107e:	483c      	ldr	r0, [pc, #240]	@ (8001170 <MX_TIM1_Init+0x150>)
 8001080:	f003 fd36 	bl	8004af0 <HAL_TIM_PWM_Init>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800108a:	f7ff fe31 	bl	8000cf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800108e:	2300      	movs	r3, #0
 8001090:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001092:	2300      	movs	r3, #0
 8001094:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001096:	2300      	movs	r3, #0
 8001098:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800109a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800109e:	4619      	mov	r1, r3
 80010a0:	4833      	ldr	r0, [pc, #204]	@ (8001170 <MX_TIM1_Init+0x150>)
 80010a2:	f004 fffd 	bl	80060a0 <HAL_TIMEx_MasterConfigSynchronization>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80010ac:	f7ff fe20 	bl	8000cf0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010b0:	2360      	movs	r3, #96	@ 0x60
 80010b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80010b4:	2300      	movs	r3, #0
 80010b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010b8:	2300      	movs	r3, #0
 80010ba:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010bc:	2300      	movs	r3, #0
 80010be:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010c0:	2300      	movs	r3, #0
 80010c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010c4:	2300      	movs	r3, #0
 80010c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010c8:	2300      	movs	r3, #0
 80010ca:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010cc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010d0:	2200      	movs	r2, #0
 80010d2:	4619      	mov	r1, r3
 80010d4:	4826      	ldr	r0, [pc, #152]	@ (8001170 <MX_TIM1_Init+0x150>)
 80010d6:	f004 f861 	bl	800519c <HAL_TIM_PWM_ConfigChannel>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80010e0:	f7ff fe06 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010e4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010e8:	2204      	movs	r2, #4
 80010ea:	4619      	mov	r1, r3
 80010ec:	4820      	ldr	r0, [pc, #128]	@ (8001170 <MX_TIM1_Init+0x150>)
 80010ee:	f004 f855 	bl	800519c <HAL_TIM_PWM_ConfigChannel>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80010f8:	f7ff fdfa 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80010fc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001100:	2208      	movs	r2, #8
 8001102:	4619      	mov	r1, r3
 8001104:	481a      	ldr	r0, [pc, #104]	@ (8001170 <MX_TIM1_Init+0x150>)
 8001106:	f004 f849 	bl	800519c <HAL_TIM_PWM_ConfigChannel>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001110:	f7ff fdee 	bl	8000cf0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001114:	2300      	movs	r3, #0
 8001116:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001118:	2300      	movs	r3, #0
 800111a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800111c:	2300      	movs	r3, #0
 800111e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001124:	2300      	movs	r3, #0
 8001126:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001128:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800112c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001132:	2300      	movs	r3, #0
 8001134:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001136:	2300      	movs	r3, #0
 8001138:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800113a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800113e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001140:	2300      	movs	r3, #0
 8001142:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001144:	2300      	movs	r3, #0
 8001146:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001148:	2300      	movs	r3, #0
 800114a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800114c:	1d3b      	adds	r3, r7, #4
 800114e:	4619      	mov	r1, r3
 8001150:	4807      	ldr	r0, [pc, #28]	@ (8001170 <MX_TIM1_Init+0x150>)
 8001152:	f005 f83b 	bl	80061cc <HAL_TIMEx_ConfigBreakDeadTime>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 800115c:	f7ff fdc8 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001160:	4803      	ldr	r0, [pc, #12]	@ (8001170 <MX_TIM1_Init+0x150>)
 8001162:	f000 f8d7 	bl	8001314 <HAL_TIM_MspPostInit>

}
 8001166:	bf00      	nop
 8001168:	3760      	adds	r7, #96	@ 0x60
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	200001b4 	.word	0x200001b4
 8001174:	40012c00 	.word	0x40012c00

08001178 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b088      	sub	sp, #32
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 800117e:	f107 0310 	add.w	r3, r7, #16
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]
 8001186:	605a      	str	r2, [r3, #4]
 8001188:	609a      	str	r2, [r3, #8]
 800118a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800118c:	1d3b      	adds	r3, r7, #4
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	605a      	str	r2, [r3, #4]
 8001194:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001196:	4b1c      	ldr	r3, [pc, #112]	@ (8001208 <MX_TIM3_Init+0x90>)
 8001198:	4a1c      	ldr	r2, [pc, #112]	@ (800120c <MX_TIM3_Init+0x94>)
 800119a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800119c:	4b1a      	ldr	r3, [pc, #104]	@ (8001208 <MX_TIM3_Init+0x90>)
 800119e:	2200      	movs	r2, #0
 80011a0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011a2:	4b19      	ldr	r3, [pc, #100]	@ (8001208 <MX_TIM3_Init+0x90>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80011a8:	4b17      	ldr	r3, [pc, #92]	@ (8001208 <MX_TIM3_Init+0x90>)
 80011aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011ae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011b0:	4b15      	ldr	r3, [pc, #84]	@ (8001208 <MX_TIM3_Init+0x90>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b6:	4b14      	ldr	r3, [pc, #80]	@ (8001208 <MX_TIM3_Init+0x90>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80011bc:	2300      	movs	r3, #0
 80011be:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80011c0:	2300      	movs	r3, #0
 80011c2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 80011c4:	2300      	movs	r3, #0
 80011c6:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 80011cc:	f107 0310 	add.w	r3, r7, #16
 80011d0:	4619      	mov	r1, r3
 80011d2:	480d      	ldr	r0, [pc, #52]	@ (8001208 <MX_TIM3_Init+0x90>)
 80011d4:	f004 fd95 	bl	8005d02 <HAL_TIMEx_HallSensor_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 80011de:	f7ff fd87 	bl	8000cf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80011e2:	2350      	movs	r3, #80	@ 0x50
 80011e4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011e6:	2300      	movs	r3, #0
 80011e8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	4619      	mov	r1, r3
 80011ee:	4806      	ldr	r0, [pc, #24]	@ (8001208 <MX_TIM3_Init+0x90>)
 80011f0:	f004 ff56 	bl	80060a0 <HAL_TIMEx_MasterConfigSynchronization>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80011fa:	f7ff fd79 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80011fe:	bf00      	nop
 8001200:	3720      	adds	r7, #32
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000200 	.word	0x20000200
 800120c:	40000400 	.word	0x40000400

08001210 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001210:	b480      	push	{r7}
 8001212:	b085      	sub	sp, #20
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a0a      	ldr	r2, [pc, #40]	@ (8001248 <HAL_TIM_PWM_MspInit+0x38>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d10b      	bne.n	800123a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001222:	4b0a      	ldr	r3, [pc, #40]	@ (800124c <HAL_TIM_PWM_MspInit+0x3c>)
 8001224:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001226:	4a09      	ldr	r2, [pc, #36]	@ (800124c <HAL_TIM_PWM_MspInit+0x3c>)
 8001228:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800122c:	6613      	str	r3, [r2, #96]	@ 0x60
 800122e:	4b07      	ldr	r3, [pc, #28]	@ (800124c <HAL_TIM_PWM_MspInit+0x3c>)
 8001230:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001232:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800123a:	bf00      	nop
 800123c:	3714      	adds	r7, #20
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	40012c00 	.word	0x40012c00
 800124c:	40021000 	.word	0x40021000

08001250 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08a      	sub	sp, #40	@ 0x28
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	60da      	str	r2, [r3, #12]
 8001266:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a26      	ldr	r2, [pc, #152]	@ (8001308 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d145      	bne.n	80012fe <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001272:	4b26      	ldr	r3, [pc, #152]	@ (800130c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001276:	4a25      	ldr	r2, [pc, #148]	@ (800130c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001278:	f043 0302 	orr.w	r3, r3, #2
 800127c:	6593      	str	r3, [r2, #88]	@ 0x58
 800127e:	4b23      	ldr	r3, [pc, #140]	@ (800130c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001282:	f003 0302 	and.w	r3, r3, #2
 8001286:	613b      	str	r3, [r7, #16]
 8001288:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800128a:	4b20      	ldr	r3, [pc, #128]	@ (800130c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800128c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128e:	4a1f      	ldr	r2, [pc, #124]	@ (800130c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001290:	f043 0301 	orr.w	r3, r3, #1
 8001294:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001296:	4b1d      	ldr	r3, [pc, #116]	@ (800130c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001298:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800129a:	f003 0301 	and.w	r3, r3, #1
 800129e:	60fb      	str	r3, [r7, #12]
 80012a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012a2:	4b1a      	ldr	r3, [pc, #104]	@ (800130c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80012a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a6:	4a19      	ldr	r2, [pc, #100]	@ (800130c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80012a8:	f043 0304 	orr.w	r3, r3, #4
 80012ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ae:	4b17      	ldr	r3, [pc, #92]	@ (800130c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80012b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012b2:	f003 0304 	and.w	r3, r3, #4
 80012b6:	60bb      	str	r3, [r7, #8]
 80012b8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80012ba:	2350      	movs	r3, #80	@ 0x50
 80012bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012be:	2302      	movs	r3, #2
 80012c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c2:	2300      	movs	r3, #0
 80012c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c6:	2300      	movs	r3, #0
 80012c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80012ca:	2302      	movs	r3, #2
 80012cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ce:	f107 0314 	add.w	r3, r7, #20
 80012d2:	4619      	mov	r1, r3
 80012d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012d8:	f002 f8f6 	bl	80034c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80012dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e2:	2302      	movs	r3, #2
 80012e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e6:	2300      	movs	r3, #0
 80012e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ea:	2300      	movs	r3, #0
 80012ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80012ee:	2302      	movs	r3, #2
 80012f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012f2:	f107 0314 	add.w	r3, r7, #20
 80012f6:	4619      	mov	r1, r3
 80012f8:	4805      	ldr	r0, [pc, #20]	@ (8001310 <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 80012fa:	f002 f8e5 	bl	80034c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80012fe:	bf00      	nop
 8001300:	3728      	adds	r7, #40	@ 0x28
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	40000400 	.word	0x40000400
 800130c:	40021000 	.word	0x40021000
 8001310:	48000800 	.word	0x48000800

08001314 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b08a      	sub	sp, #40	@ 0x28
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800131c:	f107 0314 	add.w	r3, r7, #20
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
 8001326:	609a      	str	r2, [r3, #8]
 8001328:	60da      	str	r2, [r3, #12]
 800132a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a29      	ldr	r2, [pc, #164]	@ (80013d8 <HAL_TIM_MspPostInit+0xc4>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d14b      	bne.n	80013ce <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001336:	4b29      	ldr	r3, [pc, #164]	@ (80013dc <HAL_TIM_MspPostInit+0xc8>)
 8001338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133a:	4a28      	ldr	r2, [pc, #160]	@ (80013dc <HAL_TIM_MspPostInit+0xc8>)
 800133c:	f043 0302 	orr.w	r3, r3, #2
 8001340:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001342:	4b26      	ldr	r3, [pc, #152]	@ (80013dc <HAL_TIM_MspPostInit+0xc8>)
 8001344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001346:	f003 0302 	and.w	r3, r3, #2
 800134a:	613b      	str	r3, [r7, #16]
 800134c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800134e:	4b23      	ldr	r3, [pc, #140]	@ (80013dc <HAL_TIM_MspPostInit+0xc8>)
 8001350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001352:	4a22      	ldr	r2, [pc, #136]	@ (80013dc <HAL_TIM_MspPostInit+0xc8>)
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135a:	4b20      	ldr	r3, [pc, #128]	@ (80013dc <HAL_TIM_MspPostInit+0xc8>)
 800135c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	60fb      	str	r3, [r7, #12]
 8001364:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 8001366:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800136a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136c:	2302      	movs	r3, #2
 800136e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001370:	2300      	movs	r3, #0
 8001372:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001374:	2300      	movs	r3, #0
 8001376:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001378:	2306      	movs	r3, #6
 800137a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	4619      	mov	r1, r3
 8001382:	4817      	ldr	r0, [pc, #92]	@ (80013e0 <HAL_TIM_MspPostInit+0xcc>)
 8001384:	f002 f8a0 	bl	80034c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 8001388:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800138c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138e:	2302      	movs	r3, #2
 8001390:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001392:	2300      	movs	r3, #0
 8001394:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001396:	2300      	movs	r3, #0
 8001398:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800139a:	2304      	movs	r3, #4
 800139c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 800139e:	f107 0314 	add.w	r3, r7, #20
 80013a2:	4619      	mov	r1, r3
 80013a4:	480e      	ldr	r0, [pc, #56]	@ (80013e0 <HAL_TIM_MspPostInit+0xcc>)
 80013a6:	f002 f88f 	bl	80034c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 80013aa:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80013ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b0:	2302      	movs	r3, #2
 80013b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b4:	2300      	movs	r3, #0
 80013b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b8:	2300      	movs	r3, #0
 80013ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80013bc:	2306      	movs	r3, #6
 80013be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c0:	f107 0314 	add.w	r3, r7, #20
 80013c4:	4619      	mov	r1, r3
 80013c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013ca:	f002 f87d 	bl	80034c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80013ce:	bf00      	nop
 80013d0:	3728      	adds	r7, #40	@ 0x28
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40012c00 	.word	0x40012c00
 80013dc:	40021000 	.word	0x40021000
 80013e0:	48000400 	.word	0x48000400

080013e4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013e8:	4b22      	ldr	r3, [pc, #136]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 80013ea:	4a23      	ldr	r2, [pc, #140]	@ (8001478 <MX_USART2_UART_Init+0x94>)
 80013ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013ee:	4b21      	ldr	r3, [pc, #132]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 80013f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 80013fe:	2200      	movs	r2, #0
 8001400:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001402:	4b1c      	ldr	r3, [pc, #112]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 8001404:	2200      	movs	r2, #0
 8001406:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001408:	4b1a      	ldr	r3, [pc, #104]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 800140a:	220c      	movs	r2, #12
 800140c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800140e:	4b19      	ldr	r3, [pc, #100]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 8001410:	2200      	movs	r2, #0
 8001412:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001414:	4b17      	ldr	r3, [pc, #92]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 8001416:	2200      	movs	r2, #0
 8001418:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800141a:	4b16      	ldr	r3, [pc, #88]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 800141c:	2200      	movs	r2, #0
 800141e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001420:	4b14      	ldr	r3, [pc, #80]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 8001422:	2200      	movs	r2, #0
 8001424:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001426:	4b13      	ldr	r3, [pc, #76]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 8001428:	2200      	movs	r2, #0
 800142a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800142c:	4811      	ldr	r0, [pc, #68]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 800142e:	f004 ffcc 	bl	80063ca <HAL_UART_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001438:	f7ff fc5a 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800143c:	2100      	movs	r1, #0
 800143e:	480d      	ldr	r0, [pc, #52]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 8001440:	f007 f843 	bl	80084ca <HAL_UARTEx_SetTxFifoThreshold>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800144a:	f7ff fc51 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800144e:	2100      	movs	r1, #0
 8001450:	4808      	ldr	r0, [pc, #32]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 8001452:	f007 f878 	bl	8008546 <HAL_UARTEx_SetRxFifoThreshold>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800145c:	f7ff fc48 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001460:	4804      	ldr	r0, [pc, #16]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 8001462:	f006 fff9 	bl	8008458 <HAL_UARTEx_DisableFifoMode>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800146c:	f7ff fc40 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001470:	bf00      	nop
 8001472:	bd80      	pop	{r7, pc}
 8001474:	2000024c 	.word	0x2000024c
 8001478:	40004400 	.word	0x40004400

0800147c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001480:	4b22      	ldr	r3, [pc, #136]	@ (800150c <MX_USART3_UART_Init+0x90>)
 8001482:	4a23      	ldr	r2, [pc, #140]	@ (8001510 <MX_USART3_UART_Init+0x94>)
 8001484:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001486:	4b21      	ldr	r3, [pc, #132]	@ (800150c <MX_USART3_UART_Init+0x90>)
 8001488:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800148c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800148e:	4b1f      	ldr	r3, [pc, #124]	@ (800150c <MX_USART3_UART_Init+0x90>)
 8001490:	2200      	movs	r2, #0
 8001492:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001494:	4b1d      	ldr	r3, [pc, #116]	@ (800150c <MX_USART3_UART_Init+0x90>)
 8001496:	2200      	movs	r2, #0
 8001498:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800149a:	4b1c      	ldr	r3, [pc, #112]	@ (800150c <MX_USART3_UART_Init+0x90>)
 800149c:	2200      	movs	r2, #0
 800149e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80014a0:	4b1a      	ldr	r3, [pc, #104]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014a2:	220c      	movs	r2, #12
 80014a4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014a6:	4b19      	ldr	r3, [pc, #100]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014ac:	4b17      	ldr	r3, [pc, #92]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014b2:	4b16      	ldr	r3, [pc, #88]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80014b8:	4b14      	ldr	r3, [pc, #80]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014be:	4b13      	ldr	r3, [pc, #76]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014c4:	4811      	ldr	r0, [pc, #68]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014c6:	f004 ff80 	bl	80063ca <HAL_UART_Init>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80014d0:	f7ff fc0e 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014d4:	2100      	movs	r1, #0
 80014d6:	480d      	ldr	r0, [pc, #52]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014d8:	f006 fff7 	bl	80084ca <HAL_UARTEx_SetTxFifoThreshold>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80014e2:	f7ff fc05 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014e6:	2100      	movs	r1, #0
 80014e8:	4808      	ldr	r0, [pc, #32]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014ea:	f007 f82c 	bl	8008546 <HAL_UARTEx_SetRxFifoThreshold>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80014f4:	f7ff fbfc 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80014f8:	4804      	ldr	r0, [pc, #16]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014fa:	f006 ffad 	bl	8008458 <HAL_UARTEx_DisableFifoMode>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001504:	f7ff fbf4 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001508:	bf00      	nop
 800150a:	bd80      	pop	{r7, pc}
 800150c:	200002e0 	.word	0x200002e0
 8001510:	40004800 	.word	0x40004800

08001514 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b0a0      	sub	sp, #128	@ 0x80
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800151c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
 8001524:	605a      	str	r2, [r3, #4]
 8001526:	609a      	str	r2, [r3, #8]
 8001528:	60da      	str	r2, [r3, #12]
 800152a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800152c:	f107 0318 	add.w	r3, r7, #24
 8001530:	2254      	movs	r2, #84	@ 0x54
 8001532:	2100      	movs	r1, #0
 8001534:	4618      	mov	r0, r3
 8001536:	f007 fb5b 	bl	8008bf0 <memset>
  if(uartHandle->Instance==USART2)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a41      	ldr	r2, [pc, #260]	@ (8001644 <HAL_UART_MspInit+0x130>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d13f      	bne.n	80015c4 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001544:	2302      	movs	r3, #2
 8001546:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001548:	2300      	movs	r3, #0
 800154a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800154c:	f107 0318 	add.w	r3, r7, #24
 8001550:	4618      	mov	r0, r3
 8001552:	f002 ffa5 	bl	80044a0 <HAL_RCCEx_PeriphCLKConfig>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800155c:	f7ff fbc8 	bl	8000cf0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001560:	4b39      	ldr	r3, [pc, #228]	@ (8001648 <HAL_UART_MspInit+0x134>)
 8001562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001564:	4a38      	ldr	r2, [pc, #224]	@ (8001648 <HAL_UART_MspInit+0x134>)
 8001566:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800156a:	6593      	str	r3, [r2, #88]	@ 0x58
 800156c:	4b36      	ldr	r3, [pc, #216]	@ (8001648 <HAL_UART_MspInit+0x134>)
 800156e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001570:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001574:	617b      	str	r3, [r7, #20]
 8001576:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001578:	4b33      	ldr	r3, [pc, #204]	@ (8001648 <HAL_UART_MspInit+0x134>)
 800157a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800157c:	4a32      	ldr	r2, [pc, #200]	@ (8001648 <HAL_UART_MspInit+0x134>)
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001584:	4b30      	ldr	r3, [pc, #192]	@ (8001648 <HAL_UART_MspInit+0x134>)
 8001586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001588:	f003 0301 	and.w	r3, r3, #1
 800158c:	613b      	str	r3, [r7, #16]
 800158e:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001590:	230c      	movs	r3, #12
 8001592:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001594:	2302      	movs	r3, #2
 8001596:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159c:	2300      	movs	r3, #0
 800159e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015a0:	2307      	movs	r3, #7
 80015a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80015a8:	4619      	mov	r1, r3
 80015aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ae:	f001 ff8b 	bl	80034c8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80015b2:	2200      	movs	r2, #0
 80015b4:	2100      	movs	r1, #0
 80015b6:	2026      	movs	r0, #38	@ 0x26
 80015b8:	f001 fe9e 	bl	80032f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80015bc:	2026      	movs	r0, #38	@ 0x26
 80015be:	f001 feb5 	bl	800332c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80015c2:	e03b      	b.n	800163c <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a20      	ldr	r2, [pc, #128]	@ (800164c <HAL_UART_MspInit+0x138>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d136      	bne.n	800163c <HAL_UART_MspInit+0x128>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80015ce:	2304      	movs	r3, #4
 80015d0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80015d2:	2300      	movs	r3, #0
 80015d4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015d6:	f107 0318 	add.w	r3, r7, #24
 80015da:	4618      	mov	r0, r3
 80015dc:	f002 ff60 	bl	80044a0 <HAL_RCCEx_PeriphCLKConfig>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <HAL_UART_MspInit+0xd6>
      Error_Handler();
 80015e6:	f7ff fb83 	bl	8000cf0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80015ea:	4b17      	ldr	r3, [pc, #92]	@ (8001648 <HAL_UART_MspInit+0x134>)
 80015ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ee:	4a16      	ldr	r2, [pc, #88]	@ (8001648 <HAL_UART_MspInit+0x134>)
 80015f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80015f6:	4b14      	ldr	r3, [pc, #80]	@ (8001648 <HAL_UART_MspInit+0x134>)
 80015f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015fe:	60fb      	str	r3, [r7, #12]
 8001600:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001602:	4b11      	ldr	r3, [pc, #68]	@ (8001648 <HAL_UART_MspInit+0x134>)
 8001604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001606:	4a10      	ldr	r2, [pc, #64]	@ (8001648 <HAL_UART_MspInit+0x134>)
 8001608:	f043 0304 	orr.w	r3, r3, #4
 800160c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800160e:	4b0e      	ldr	r3, [pc, #56]	@ (8001648 <HAL_UART_MspInit+0x134>)
 8001610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001612:	f003 0304 	and.w	r3, r3, #4
 8001616:	60bb      	str	r3, [r7, #8]
 8001618:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800161a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800161e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001620:	2302      	movs	r3, #2
 8001622:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001624:	2300      	movs	r3, #0
 8001626:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001628:	2300      	movs	r3, #0
 800162a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800162c:	2307      	movs	r3, #7
 800162e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001630:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001634:	4619      	mov	r1, r3
 8001636:	4806      	ldr	r0, [pc, #24]	@ (8001650 <HAL_UART_MspInit+0x13c>)
 8001638:	f001 ff46 	bl	80034c8 <HAL_GPIO_Init>
}
 800163c:	bf00      	nop
 800163e:	3780      	adds	r7, #128	@ 0x80
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	40004400 	.word	0x40004400
 8001648:	40021000 	.word	0x40021000
 800164c:	40004800 	.word	0x40004800
 8001650:	48000800 	.word	0x48000800

08001654 <motor_set_dead_time>:
 * @brief  Configure le temps mort par criture directe dans le registre
 * @param  dead_time_ns : Temps mort souhait en nanosecondes (max 170 ns)
 * @retval Temps mort rel configur en ns
 */
uint32_t motor_set_dead_time(uint16_t dead_time_ns)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b086      	sub	sp, #24
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	80fb      	strh	r3, [r7, #6]
    // Calcul de la valeur DeadTime
    // Formule : DeadTime = dead_time_ns / t_clk
    // avec t_clk = 1/170MHz = 5.88 ns

    const float t_clk_ns = 1000.0f / 170.0f;  // = 5.88 ns
 800165e:	4b1f      	ldr	r3, [pc, #124]	@ (80016dc <motor_set_dead_time+0x88>)
 8001660:	613b      	str	r3, [r7, #16]
    uint8_t dead_time_value = (uint8_t)((float)dead_time_ns / t_clk_ns);
 8001662:	88fb      	ldrh	r3, [r7, #6]
 8001664:	ee07 3a90 	vmov	s15, r3
 8001668:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800166c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001670:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001674:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001678:	edc7 7a00 	vstr	s15, [r7]
 800167c:	783b      	ldrb	r3, [r7, #0]
 800167e:	75fb      	strb	r3, [r7, #23]

    // Vrification de la contrainte : temps mort <= 170 ns
    if (dead_time_value > 28)
 8001680:	7dfb      	ldrb	r3, [r7, #23]
 8001682:	2b1c      	cmp	r3, #28
 8001684:	d904      	bls.n	8001690 <motor_set_dead_time+0x3c>
    {
        dead_time_value = 28;  // Limite  28 (164.6 ns)
 8001686:	231c      	movs	r3, #28
 8001688:	75fb      	strb	r3, [r7, #23]
        printf("Attention: Temps mort limite a 164.6 ns (DeadTime=28)\r\n");
 800168a:	4815      	ldr	r0, [pc, #84]	@ (80016e0 <motor_set_dead_time+0x8c>)
 800168c:	f007 f99a 	bl	80089c4 <puts>
    }

    // criture directe dans le registre BDTR (Break and Dead-Time Register)
    // Le champ DTG (Dead-Time Generator) est sur les bits [7:0]
    uint32_t bdtr = TIM1->BDTR;
 8001690:	4b14      	ldr	r3, [pc, #80]	@ (80016e4 <motor_set_dead_time+0x90>)
 8001692:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001694:	60fb      	str	r3, [r7, #12]
    bdtr &= ~(0xFF);  // Efface les bits [7:0]
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800169c:	60fb      	str	r3, [r7, #12]
    bdtr |= dead_time_value;  // crit la nouvelle valeur
 800169e:	7dfb      	ldrb	r3, [r7, #23]
 80016a0:	68fa      	ldr	r2, [r7, #12]
 80016a2:	4313      	orrs	r3, r2
 80016a4:	60fb      	str	r3, [r7, #12]
    TIM1->BDTR = bdtr;
 80016a6:	4a0f      	ldr	r2, [pc, #60]	@ (80016e4 <motor_set_dead_time+0x90>)
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	6453      	str	r3, [r2, #68]	@ 0x44

    // Calcul du temps mort rel
    uint32_t real_dead_time_ns = (uint32_t)(dead_time_value * t_clk_ns);
 80016ac:	7dfb      	ldrb	r3, [r7, #23]
 80016ae:	ee07 3a90 	vmov	s15, r3
 80016b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016b6:	edd7 7a04 	vldr	s15, [r7, #16]
 80016ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016c2:	ee17 3a90 	vmov	r3, s15
 80016c6:	60bb      	str	r3, [r7, #8]

    printf("DeadTime register = %d\r\n", dead_time_value);
 80016c8:	7dfb      	ldrb	r3, [r7, #23]
 80016ca:	4619      	mov	r1, r3
 80016cc:	4806      	ldr	r0, [pc, #24]	@ (80016e8 <motor_set_dead_time+0x94>)
 80016ce:	f007 f911 	bl	80088f4 <iprintf>

    return real_dead_time_ns;
 80016d2:	68bb      	ldr	r3, [r7, #8]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3718      	adds	r7, #24
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	40bc3c3c 	.word	0x40bc3c3c
 80016e0:	08009ae4 	.word	0x08009ae4
 80016e4:	40012c00 	.word	0x40012c00
 80016e8:	08009b1c 	.word	0x08009b1c

080016ec <motor_init>:
 *         - Rapport cyclique initial : 60%
 *         - Signaux complmentaires avec temps mort
 * @retval None
 */
void motor_init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
    // Dmarrage des PWM complmentaires pour ponts U et V
    // Les signaux sont automatiquement complmentaires avec temps mort

    // Pont U : CH1 (PA8) et CH1N (PB13) - Complmentaires
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);      // U_PWM_H (PA8)
 80016f2:	2100      	movs	r1, #0
 80016f4:	4810      	ldr	r0, [pc, #64]	@ (8001738 <motor_init+0x4c>)
 80016f6:	f003 fa53 	bl	8004ba0 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);   // U_PWM_L (PB13) - Complmentaire de PA8
 80016fa:	2100      	movs	r1, #0
 80016fc:	480e      	ldr	r0, [pc, #56]	@ (8001738 <motor_init+0x4c>)
 80016fe:	f004 fbaf 	bl	8005e60 <HAL_TIMEx_PWMN_Start>

    // Pont V : CH2 (PA9) et CH2N (PB14) - Complmentaires
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);      // V_PWM_H (PA9)
 8001702:	2104      	movs	r1, #4
 8001704:	480c      	ldr	r0, [pc, #48]	@ (8001738 <motor_init+0x4c>)
 8001706:	f003 fa4b 	bl	8004ba0 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);   // V_PWM_L (PB14) - Complmentaire de PA9
 800170a:	2104      	movs	r1, #4
 800170c:	480a      	ldr	r0, [pc, #40]	@ (8001738 <motor_init+0x4c>)
 800170e:	f004 fba7 	bl	8005e60 <HAL_TIMEx_PWMN_Start>

    // Configuration du temps mort : 147 ns (DeadTime = 25)
    uint32_t dead_time_real = motor_set_dead_time(147);
 8001712:	2093      	movs	r0, #147	@ 0x93
 8001714:	f7ff ff9e 	bl	8001654 <motor_set_dead_time>
 8001718:	6078      	str	r0, [r7, #4]

    printf("Temps mort configure: %lu ns (contrainte <= 170 ns)\r\n", dead_time_real);
 800171a:	6879      	ldr	r1, [r7, #4]
 800171c:	4807      	ldr	r0, [pc, #28]	@ (800173c <motor_init+0x50>)
 800171e:	f007 f8e9 	bl	80088f4 <iprintf>
    printf("Signaux complementaires avec temps mort actifs\r\n");
 8001722:	4807      	ldr	r0, [pc, #28]	@ (8001740 <motor_init+0x54>)
 8001724:	f007 f94e 	bl	80089c4 <puts>

    // Initialisation du rapport cyclique  60% pour les tests
    motor_set_duty_cycle(PWM_DUTY_CYCLE_PERCENT);
 8001728:	203c      	movs	r0, #60	@ 0x3c
 800172a:	f000 f80b 	bl	8001744 <motor_set_duty_cycle>
}
 800172e:	bf00      	nop
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	200001b4 	.word	0x200001b4
 800173c:	08009b38 	.word	0x08009b38
 8001740:	08009b70 	.word	0x08009b70

08001744 <motor_set_duty_cycle>:
 * @param  duty_cycle : Rapport cyclique en pourcentage (0  100%)
 * @note   Le mme rapport cyclique est appliqu aux ponts U et V
 * @retval None
 */
void motor_set_duty_cycle(uint8_t duty_cycle)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	4603      	mov	r3, r0
 800174c:	71fb      	strb	r3, [r7, #7]
    // Limitation de la valeur entre 0 et 100%
    if (duty_cycle > 100)
 800174e:	79fb      	ldrb	r3, [r7, #7]
 8001750:	2b64      	cmp	r3, #100	@ 0x64
 8001752:	d901      	bls.n	8001758 <motor_set_duty_cycle+0x14>
        duty_cycle = 100;
 8001754:	2364      	movs	r3, #100	@ 0x64
 8001756:	71fb      	strb	r3, [r7, #7]

    // Calcul de la valeur du registre CCR (Compare)
    // Formule : CCR = (duty_cycle * (Period + 1)) / 100
    // Avec Period = 8499, on a : CCR = (duty_cycle * 8500) / 100
    uint32_t ccr_value = (duty_cycle * (htim1.Init.Period + 1)) / 100;
 8001758:	79fb      	ldrb	r3, [r7, #7]
 800175a:	4a0c      	ldr	r2, [pc, #48]	@ (800178c <motor_set_duty_cycle+0x48>)
 800175c:	68d2      	ldr	r2, [r2, #12]
 800175e:	3201      	adds	r2, #1
 8001760:	fb02 f303 	mul.w	r3, r2, r3
 8001764:	4a0a      	ldr	r2, [pc, #40]	@ (8001790 <motor_set_duty_cycle+0x4c>)
 8001766:	fba2 2303 	umull	r2, r3, r2, r3
 800176a:	095b      	lsrs	r3, r3, #5
 800176c:	60fb      	str	r3, [r7, #12]

    // Application du rapport cyclique sur les 2 ponts (U et V)
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, ccr_value);  // Pont U
 800176e:	4b07      	ldr	r3, [pc, #28]	@ (800178c <motor_set_duty_cycle+0x48>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	68fa      	ldr	r2, [r7, #12]
 8001774:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, ccr_value);  // Pont V
 8001776:	4b05      	ldr	r3, [pc, #20]	@ (800178c <motor_set_duty_cycle+0x48>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	68fa      	ldr	r2, [r7, #12]
 800177c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800177e:	bf00      	nop
 8001780:	3714      	adds	r7, #20
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	200001b4 	.word	0x200001b4
 8001790:	51eb851f 	.word	0x51eb851f

08001794 <motor_stop>:
 * @brief  Arrte toutes les PWM du hacheur
 * @note   Dsactive les 4 sorties PWM (U+, U-, V+, V-)
 * @retval None
 */
void motor_stop(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
    // Arrt des PWM du pont U
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001798:	2100      	movs	r1, #0
 800179a:	4808      	ldr	r0, [pc, #32]	@ (80017bc <motor_stop+0x28>)
 800179c:	f003 fb12 	bl	8004dc4 <HAL_TIM_PWM_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 80017a0:	2100      	movs	r1, #0
 80017a2:	4806      	ldr	r0, [pc, #24]	@ (80017bc <motor_stop+0x28>)
 80017a4:	f004 fc1e 	bl	8005fe4 <HAL_TIMEx_PWMN_Stop>

    // Arrt des PWM du pont V
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80017a8:	2104      	movs	r1, #4
 80017aa:	4804      	ldr	r0, [pc, #16]	@ (80017bc <motor_stop+0x28>)
 80017ac:	f003 fb0a 	bl	8004dc4 <HAL_TIM_PWM_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 80017b0:	2104      	movs	r1, #4
 80017b2:	4802      	ldr	r0, [pc, #8]	@ (80017bc <motor_stop+0x28>)
 80017b4:	f004 fc16 	bl	8005fe4 <HAL_TIMEx_PWMN_Stop>
}
 80017b8:	bf00      	nop
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	200001b4 	.word	0x200001b4

080017c0 <motor_cmd_start>:

/**
 * @brief  Commande shell : Dmarre les PWM du moteur  60%
 */
int motor_cmd_start(h_shell_t *h_shell, int argc, char **argv)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	60f8      	str	r0, [r7, #12]
 80017c8:	60b9      	str	r1, [r7, #8]
 80017ca:	607a      	str	r2, [r7, #4]
    (void)h_shell;  // Paramtre non utilis
    (void)argc;
    (void)argv;

    motor_init();
 80017cc:	f7ff ff8e 	bl	80016ec <motor_init>
    printf("PWM demarrees : U et V a 60%%\r\n");
 80017d0:	4803      	ldr	r0, [pc, #12]	@ (80017e0 <motor_cmd_start+0x20>)
 80017d2:	f007 f88f 	bl	80088f4 <iprintf>

    return 0;
 80017d6:	2300      	movs	r3, #0
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3710      	adds	r7, #16
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	08009ba0 	.word	0x08009ba0

080017e4 <motor_cmd_set_duty>:

/**
 * @brief  Commande shell : Change le rapport cyclique des PWM
 */
int motor_cmd_set_duty(h_shell_t *h_shell, int argc, char **argv)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
    (void)h_shell;  // Paramtre non utilis

    if (argc < 2)
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	dc08      	bgt.n	8001808 <motor_cmd_set_duty+0x24>
    {
        printf("Usage: pwm_set <duty_cycle>\r\n");
 80017f6:	4815      	ldr	r0, [pc, #84]	@ (800184c <motor_cmd_set_duty+0x68>)
 80017f8:	f007 f8e4 	bl	80089c4 <puts>
        printf("Exemple: pwm_set 75\r\n");
 80017fc:	4814      	ldr	r0, [pc, #80]	@ (8001850 <motor_cmd_set_duty+0x6c>)
 80017fe:	f007 f8e1 	bl	80089c4 <puts>
        return -1;
 8001802:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001806:	e01c      	b.n	8001842 <motor_cmd_set_duty+0x5e>
    }

    // Conversion de l'argument en nombre
    int duty_cycle = atoi(argv[1]);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	3304      	adds	r3, #4
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4618      	mov	r0, r3
 8001810:	f006 ff26 	bl	8008660 <atoi>
 8001814:	6178      	str	r0, [r7, #20]

    if (duty_cycle < 0 || duty_cycle > 100)
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	2b00      	cmp	r3, #0
 800181a:	db02      	blt.n	8001822 <motor_cmd_set_duty+0x3e>
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	2b64      	cmp	r3, #100	@ 0x64
 8001820:	dd05      	ble.n	800182e <motor_cmd_set_duty+0x4a>
    {
        printf("Erreur: duty_cycle doit etre entre 0 et 100\r\n");
 8001822:	480c      	ldr	r0, [pc, #48]	@ (8001854 <motor_cmd_set_duty+0x70>)
 8001824:	f007 f8ce 	bl	80089c4 <puts>
        return -1;
 8001828:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800182c:	e009      	b.n	8001842 <motor_cmd_set_duty+0x5e>
    }

    motor_set_duty_cycle((uint8_t)duty_cycle);
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	b2db      	uxtb	r3, r3
 8001832:	4618      	mov	r0, r3
 8001834:	f7ff ff86 	bl	8001744 <motor_set_duty_cycle>
    printf("Rapport cyclique change a %d%%\r\n", duty_cycle);
 8001838:	6979      	ldr	r1, [r7, #20]
 800183a:	4807      	ldr	r0, [pc, #28]	@ (8001858 <motor_cmd_set_duty+0x74>)
 800183c:	f007 f85a 	bl	80088f4 <iprintf>

    return 0;
 8001840:	2300      	movs	r3, #0
}
 8001842:	4618      	mov	r0, r3
 8001844:	3718      	adds	r7, #24
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	08009bc0 	.word	0x08009bc0
 8001850:	08009be0 	.word	0x08009be0
 8001854:	08009bf8 	.word	0x08009bf8
 8001858:	08009c28 	.word	0x08009c28

0800185c <motor_cmd_stop>:

/**
 * @brief  Commande shell : Arrte les PWM du moteur
 */
int motor_cmd_stop(h_shell_t *h_shell, int argc, char **argv)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b084      	sub	sp, #16
 8001860:	af00      	add	r7, sp, #0
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	60b9      	str	r1, [r7, #8]
 8001866:	607a      	str	r2, [r7, #4]
    (void)h_shell;  // Paramtre non utilis
    (void)argc;
    (void)argv;

    motor_stop();
 8001868:	f7ff ff94 	bl	8001794 <motor_stop>
    printf("PWM arretees\r\n");
 800186c:	4803      	ldr	r0, [pc, #12]	@ (800187c <motor_cmd_stop+0x20>)
 800186e:	f007 f8a9 	bl	80089c4 <puts>

    return 0;
 8001872:	2300      	movs	r3, #0
}
 8001874:	4618      	mov	r0, r3
 8001876:	3710      	adds	r7, #16
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	08009c4c 	.word	0x08009c4c

08001880 <led_init>:
 *      Author: nicolas
 */

#include "user_interface/led.h"

int led_init(){
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
	return shell_add(&hshell1, "led", led_control, "Control LED");
 8001884:	4b04      	ldr	r3, [pc, #16]	@ (8001898 <led_init+0x18>)
 8001886:	4a05      	ldr	r2, [pc, #20]	@ (800189c <led_init+0x1c>)
 8001888:	4905      	ldr	r1, [pc, #20]	@ (80018a0 <led_init+0x20>)
 800188a:	4806      	ldr	r0, [pc, #24]	@ (80018a4 <led_init+0x24>)
 800188c:	f000 f9ea 	bl	8001c64 <shell_add>
 8001890:	4603      	mov	r3, r0
}
 8001892:	4618      	mov	r0, r3
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	08009c5c 	.word	0x08009c5c
 800189c:	080018a9 	.word	0x080018a9
 80018a0:	08009c68 	.word	0x08009c68
 80018a4:	20000374 	.word	0x20000374

080018a8 <led_control>:

int led_control(h_shell_t* h_shell, int argc, char** argv)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
	int size;

	if(argc!=2){
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d014      	beq.n	80018e4 <led_control+0x3c>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80018c0:	4a4b      	ldr	r2, [pc, #300]	@ (80019f0 <led_control+0x148>)
 80018c2:	2140      	movs	r1, #64	@ 0x40
 80018c4:	4618      	mov	r0, r3
 80018c6:	f007 f885 	bl	80089d4 <sniprintf>
 80018ca:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80018d2:	68fa      	ldr	r2, [r7, #12]
 80018d4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80018d8:	6979      	ldr	r1, [r7, #20]
 80018da:	b289      	uxth	r1, r1
 80018dc:	4610      	mov	r0, r2
 80018de:	4798      	blx	r3
		return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e081      	b.n	80019e8 <led_control+0x140>
	}
	if(strcmp(argv[1],"on")==0){
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	3304      	adds	r3, #4
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4942      	ldr	r1, [pc, #264]	@ (80019f4 <led_control+0x14c>)
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7fe fc97 	bl	8000220 <strcmp>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d11a      	bne.n	800192e <led_control+0x86>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, SET);
 80018f8:	2201      	movs	r2, #1
 80018fa:	2120      	movs	r1, #32
 80018fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001900:	f001 ff64 	bl	80037cc <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED ON\r\n");
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800190a:	4a3b      	ldr	r2, [pc, #236]	@ (80019f8 <led_control+0x150>)
 800190c:	2140      	movs	r1, #64	@ 0x40
 800190e:	4618      	mov	r0, r3
 8001910:	f007 f860 	bl	80089d4 <sniprintf>
 8001914:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800191c:	68fa      	ldr	r2, [r7, #12]
 800191e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001922:	6979      	ldr	r1, [r7, #20]
 8001924:	b289      	uxth	r1, r1
 8001926:	4610      	mov	r0, r2
 8001928:	4798      	blx	r3
		return HAL_OK;
 800192a:	2300      	movs	r3, #0
 800192c:	e05c      	b.n	80019e8 <led_control+0x140>
	}
	else if(strcmp(argv[1],"off")==0){
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	3304      	adds	r3, #4
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4931      	ldr	r1, [pc, #196]	@ (80019fc <led_control+0x154>)
 8001936:	4618      	mov	r0, r3
 8001938:	f7fe fc72 	bl	8000220 <strcmp>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d11a      	bne.n	8001978 <led_control+0xd0>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, RESET);
 8001942:	2200      	movs	r2, #0
 8001944:	2120      	movs	r1, #32
 8001946:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800194a:	f001 ff3f 	bl	80037cc <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED OFF\r\n");
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001954:	4a2a      	ldr	r2, [pc, #168]	@ (8001a00 <led_control+0x158>)
 8001956:	2140      	movs	r1, #64	@ 0x40
 8001958:	4618      	mov	r0, r3
 800195a:	f007 f83b 	bl	80089d4 <sniprintf>
 800195e:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800196c:	6979      	ldr	r1, [r7, #20]
 800196e:	b289      	uxth	r1, r1
 8001970:	4610      	mov	r0, r2
 8001972:	4798      	blx	r3
		return HAL_OK;
 8001974:	2300      	movs	r3, #0
 8001976:	e037      	b.n	80019e8 <led_control+0x140>
	}
	else if(strcmp(argv[1],"toggle")==0){
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	3304      	adds	r3, #4
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4921      	ldr	r1, [pc, #132]	@ (8001a04 <led_control+0x15c>)
 8001980:	4618      	mov	r0, r3
 8001982:	f7fe fc4d 	bl	8000220 <strcmp>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d119      	bne.n	80019c0 <led_control+0x118>
		HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 800198c:	2120      	movs	r1, #32
 800198e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001992:	f001 ff33 	bl	80037fc <HAL_GPIO_TogglePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED TOGGLE\r\n");
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800199c:	4a1a      	ldr	r2, [pc, #104]	@ (8001a08 <led_control+0x160>)
 800199e:	2140      	movs	r1, #64	@ 0x40
 80019a0:	4618      	mov	r0, r3
 80019a2:	f007 f817 	bl	80089d4 <sniprintf>
 80019a6:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80019ae:	68fa      	ldr	r2, [r7, #12]
 80019b0:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80019b4:	6979      	ldr	r1, [r7, #20]
 80019b6:	b289      	uxth	r1, r1
 80019b8:	4610      	mov	r0, r2
 80019ba:	4798      	blx	r3
		return HAL_OK;
 80019bc:	2300      	movs	r3, #0
 80019be:	e013      	b.n	80019e8 <led_control+0x140>
	}

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80019c6:	4a0a      	ldr	r2, [pc, #40]	@ (80019f0 <led_control+0x148>)
 80019c8:	2140      	movs	r1, #64	@ 0x40
 80019ca:	4618      	mov	r0, r3
 80019cc:	f007 f802 	bl	80089d4 <sniprintf>
 80019d0:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80019d8:	68fa      	ldr	r2, [r7, #12]
 80019da:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80019de:	6979      	ldr	r1, [r7, #20]
 80019e0:	b289      	uxth	r1, r1
 80019e2:	4610      	mov	r0, r2
 80019e4:	4798      	blx	r3
	return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3718      	adds	r7, #24
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	08009c6c 	.word	0x08009c6c
 80019f4:	08009c94 	.word	0x08009c94
 80019f8:	08009c98 	.word	0x08009c98
 80019fc:	08009ca4 	.word	0x08009ca4
 8001a00:	08009ca8 	.word	0x08009ca8
 8001a04:	08009cb4 	.word	0x08009cb4
 8001a08:	08009cbc 	.word	0x08009cbc

08001a0c <is_character_valid>:
 *
 * @param c The character to check.
 * @return 1 if the character is valid, 0 otherwise.
 */
static int is_character_valid(char c)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	71fb      	strb	r3, [r7, #7]
	return (c >= 'a' && c <= 'z') || (c >= 'A' && c <= 'Z') || (c >= '0' && c <= '9') || (c == ' ') || (c == '=');
 8001a16:	79fb      	ldrb	r3, [r7, #7]
 8001a18:	2b60      	cmp	r3, #96	@ 0x60
 8001a1a:	d902      	bls.n	8001a22 <is_character_valid+0x16>
 8001a1c:	79fb      	ldrb	r3, [r7, #7]
 8001a1e:	2b7a      	cmp	r3, #122	@ 0x7a
 8001a20:	d911      	bls.n	8001a46 <is_character_valid+0x3a>
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	2b40      	cmp	r3, #64	@ 0x40
 8001a26:	d902      	bls.n	8001a2e <is_character_valid+0x22>
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	2b5a      	cmp	r3, #90	@ 0x5a
 8001a2c:	d90b      	bls.n	8001a46 <is_character_valid+0x3a>
 8001a2e:	79fb      	ldrb	r3, [r7, #7]
 8001a30:	2b2f      	cmp	r3, #47	@ 0x2f
 8001a32:	d902      	bls.n	8001a3a <is_character_valid+0x2e>
 8001a34:	79fb      	ldrb	r3, [r7, #7]
 8001a36:	2b39      	cmp	r3, #57	@ 0x39
 8001a38:	d905      	bls.n	8001a46 <is_character_valid+0x3a>
 8001a3a:	79fb      	ldrb	r3, [r7, #7]
 8001a3c:	2b20      	cmp	r3, #32
 8001a3e:	d002      	beq.n	8001a46 <is_character_valid+0x3a>
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	2b3d      	cmp	r3, #61	@ 0x3d
 8001a44:	d101      	bne.n	8001a4a <is_character_valid+0x3e>
 8001a46:	2301      	movs	r3, #1
 8001a48:	e000      	b.n	8001a4c <is_character_valid+0x40>
 8001a4a:	2300      	movs	r3, #0
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr

08001a58 <is_string_valid>:

static int is_string_valid(char* str)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
	int reading_head = 0;
 8001a60:	2300      	movs	r3, #0
 8001a62:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 8001a64:	e018      	b.n	8001a98 <is_string_valid+0x40>
		//		char c = str[reading_head];
		if(!is_character_valid(str[reading_head])){
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	4413      	add	r3, r2
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7ff ffcc 	bl	8001a0c <is_character_valid>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d10b      	bne.n	8001a92 <is_string_valid+0x3a>
			if(reading_head == 0){
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d101      	bne.n	8001a84 <is_string_valid+0x2c>
				return 0;
 8001a80:	2300      	movs	r3, #0
 8001a82:	e010      	b.n	8001aa6 <is_string_valid+0x4e>
			}
			else{
				str[reading_head] = '\0';
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	4413      	add	r3, r2
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	701a      	strb	r2, [r3, #0]
				return 1;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e009      	b.n	8001aa6 <is_string_valid+0x4e>
			}
		}
		reading_head++;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	3301      	adds	r3, #1
 8001a96:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	4413      	add	r3, r2
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d1e0      	bne.n	8001a66 <is_string_valid+0xe>
	}
	return 1;
 8001aa4:	2301      	movs	r3, #1
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3710      	adds	r7, #16
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
	...

08001ab0 <sh_help>:
 * @param argc The number of command arguments.
 * @param argv The array of command arguments.
 * @return 0 on success.
 */
static int sh_help(h_shell_t* h_shell, int argc, char** argv)
{
 8001ab0:	b590      	push	{r4, r7, lr}
 8001ab2:	b089      	sub	sp, #36	@ 0x24
 8001ab4:	af02      	add	r7, sp, #8
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	60b9      	str	r1, [r7, #8]
 8001aba:	607a      	str	r2, [r7, #4]
	int i, size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Code \t | Description \r\n");
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001ac2:	4a2c      	ldr	r2, [pc, #176]	@ (8001b74 <sh_help+0xc4>)
 8001ac4:	2140      	movs	r1, #64	@ 0x40
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f006 ff84 	bl	80089d4 <sniprintf>
 8001acc:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001ad4:	68fa      	ldr	r2, [r7, #12]
 8001ad6:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001ada:	6939      	ldr	r1, [r7, #16]
 8001adc:	b289      	uxth	r1, r1
 8001ade:	4610      	mov	r0, r2
 8001ae0:	4798      	blx	r3
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "----------------------\r\n");
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001ae8:	4a23      	ldr	r2, [pc, #140]	@ (8001b78 <sh_help+0xc8>)
 8001aea:	2140      	movs	r1, #64	@ 0x40
 8001aec:	4618      	mov	r0, r3
 8001aee:	f006 ff71 	bl	80089d4 <sniprintf>
 8001af2:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001afa:	68fa      	ldr	r2, [r7, #12]
 8001afc:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001b00:	6939      	ldr	r1, [r7, #16]
 8001b02:	b289      	uxth	r1, r1
 8001b04:	4610      	mov	r0, r2
 8001b06:	4798      	blx	r3

	for (i = 0; i < h_shell->func_list_size; i++){
 8001b08:	2300      	movs	r3, #0
 8001b0a:	617b      	str	r3, [r7, #20]
 8001b0c:	e028      	b.n	8001b60 <sh_help+0xb0>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s \t | %s\r\n", h_shell->func_list[i].string_func_code, h_shell->func_list[i].description);
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001b14:	68f9      	ldr	r1, [r7, #12]
 8001b16:	697a      	ldr	r2, [r7, #20]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	4413      	add	r3, r2
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	440b      	add	r3, r1
 8001b22:	3304      	adds	r3, #4
 8001b24:	681c      	ldr	r4, [r3, #0]
 8001b26:	68f9      	ldr	r1, [r7, #12]
 8001b28:	697a      	ldr	r2, [r7, #20]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	005b      	lsls	r3, r3, #1
 8001b2e:	4413      	add	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	440b      	add	r3, r1
 8001b34:	330c      	adds	r3, #12
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	9300      	str	r3, [sp, #0]
 8001b3a:	4623      	mov	r3, r4
 8001b3c:	4a0f      	ldr	r2, [pc, #60]	@ (8001b7c <sh_help+0xcc>)
 8001b3e:	2140      	movs	r1, #64	@ 0x40
 8001b40:	f006 ff48 	bl	80089d4 <sniprintf>
 8001b44:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001b4c:	68fa      	ldr	r2, [r7, #12]
 8001b4e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001b52:	6939      	ldr	r1, [r7, #16]
 8001b54:	b289      	uxth	r1, r1
 8001b56:	4610      	mov	r0, r2
 8001b58:	4798      	blx	r3
	for (i = 0; i < h_shell->func_list_size; i++){
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	617b      	str	r3, [r7, #20]
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	697a      	ldr	r2, [r7, #20]
 8001b66:	429a      	cmp	r2, r3
 8001b68:	dbd1      	blt.n	8001b0e <sh_help+0x5e>
	}
	return 0;
 8001b6a:	2300      	movs	r3, #0
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	371c      	adds	r7, #28
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd90      	pop	{r4, r7, pc}
 8001b74:	08009ccc 	.word	0x08009ccc
 8001b78:	08009ce4 	.word	0x08009ce4
 8001b7c:	08009d00 	.word	0x08009d00

08001b80 <sh_test_list>:

static int sh_test_list(h_shell_t* h_shell, int argc, char** argv)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b088      	sub	sp, #32
 8001b84:	af02      	add	r7, sp, #8
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	60b9      	str	r1, [r7, #8]
 8001b8a:	607a      	str	r2, [r7, #4]
	int size;
	for(int arg=0; arg<argc; arg++){
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	617b      	str	r3, [r7, #20]
 8001b90:	e01b      	b.n	8001bca <sh_test_list+0x4a>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Arg %d \t %s\r\n", arg, argv[arg]);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	687a      	ldr	r2, [r7, #4]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	9300      	str	r3, [sp, #0]
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	4a0d      	ldr	r2, [pc, #52]	@ (8001bdc <sh_test_list+0x5c>)
 8001ba8:	2140      	movs	r1, #64	@ 0x40
 8001baa:	f006 ff13 	bl	80089d4 <sniprintf>
 8001bae:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001bb6:	68fa      	ldr	r2, [r7, #12]
 8001bb8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001bbc:	6939      	ldr	r1, [r7, #16]
 8001bbe:	b289      	uxth	r1, r1
 8001bc0:	4610      	mov	r0, r2
 8001bc2:	4798      	blx	r3
	for(int arg=0; arg<argc; arg++){
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	617b      	str	r3, [r7, #20]
 8001bca:	697a      	ldr	r2, [r7, #20]
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	dbdf      	blt.n	8001b92 <sh_test_list+0x12>
	}
	return 0;
 8001bd2:	2300      	movs	r3, #0
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3718      	adds	r7, #24
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	08009d0c 	.word	0x08009d0c

08001be0 <shell_init>:
 * This function initializes the shell instance by setting up the internal data structures and registering the help command.
 *
 * @param h_shell The pointer to the shell instance.
 */
void shell_init(h_shell_t* h_shell)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
	int size = 0;
 8001be8:	2300      	movs	r3, #0
 8001bea:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	601a      	str	r2, [r3, #0]

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n=> Monsieur Shell v0.2.2 without FreeRTOS <=\r\n");
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001bf8:	4a12      	ldr	r2, [pc, #72]	@ (8001c44 <shell_init+0x64>)
 8001bfa:	2140      	movs	r1, #64	@ 0x40
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f006 fee9 	bl	80089d4 <sniprintf>
 8001c02:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001c0a:	687a      	ldr	r2, [r7, #4]
 8001c0c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001c10:	68f9      	ldr	r1, [r7, #12]
 8001c12:	b289      	uxth	r1, r1
 8001c14:	4610      	mov	r0, r2
 8001c16:	4798      	blx	r3
	h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001c1e:	210d      	movs	r1, #13
 8001c20:	4809      	ldr	r0, [pc, #36]	@ (8001c48 <shell_init+0x68>)
 8001c22:	4798      	blx	r3

	shell_add(h_shell, "help", sh_help, "Help");
 8001c24:	4b09      	ldr	r3, [pc, #36]	@ (8001c4c <shell_init+0x6c>)
 8001c26:	4a0a      	ldr	r2, [pc, #40]	@ (8001c50 <shell_init+0x70>)
 8001c28:	490a      	ldr	r1, [pc, #40]	@ (8001c54 <shell_init+0x74>)
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f000 f81a 	bl	8001c64 <shell_add>
	shell_add(h_shell, "test", sh_test_list, "Test list");
 8001c30:	4b09      	ldr	r3, [pc, #36]	@ (8001c58 <shell_init+0x78>)
 8001c32:	4a0a      	ldr	r2, [pc, #40]	@ (8001c5c <shell_init+0x7c>)
 8001c34:	490a      	ldr	r1, [pc, #40]	@ (8001c60 <shell_init+0x80>)
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f000 f814 	bl	8001c64 <shell_add>
}
 8001c3c:	bf00      	nop
 8001c3e:	3710      	adds	r7, #16
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	08009d1c 	.word	0x08009d1c
 8001c48:	08009d50 	.word	0x08009d50
 8001c4c:	08009d60 	.word	0x08009d60
 8001c50:	08001ab1 	.word	0x08001ab1
 8001c54:	08009d68 	.word	0x08009d68
 8001c58:	08009d70 	.word	0x08009d70
 8001c5c:	08001b81 	.word	0x08001b81
 8001c60:	08009d7c 	.word	0x08009d7c

08001c64 <shell_add>:
 * @param pfunc Pointer to the function implementing the command.
 * @param description The description of the command.
 * @return 0 on success, or a negative error code on failure.
 */
int shell_add(h_shell_t* h_shell, char* string_func_code, shell_func_pointer_t pfunc, char* description)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	60b9      	str	r1, [r7, #8]
 8001c6e:	607a      	str	r2, [r7, #4]
 8001c70:	603b      	str	r3, [r7, #0]
	if(is_string_valid(string_func_code))
 8001c72:	68b8      	ldr	r0, [r7, #8]
 8001c74:	f7ff fef0 	bl	8001a58 <is_string_valid>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d02b      	beq.n	8001cd6 <shell_add+0x72>
	{
		if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE)
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c84:	dc27      	bgt.n	8001cd6 <shell_add+0x72>
		{
			h_shell->func_list[h_shell->func_list_size].string_func_code = string_func_code;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	68f9      	ldr	r1, [r7, #12]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	005b      	lsls	r3, r3, #1
 8001c90:	4413      	add	r3, r2
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	440b      	add	r3, r1
 8001c96:	3304      	adds	r3, #4
 8001c98:	68ba      	ldr	r2, [r7, #8]
 8001c9a:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	68f9      	ldr	r1, [r7, #12]
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	4413      	add	r3, r2
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	440b      	add	r3, r1
 8001cac:	3308      	adds	r3, #8
 8001cae:	687a      	ldr	r2, [r7, #4]
 8001cb0:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].description = description;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	68f9      	ldr	r1, [r7, #12]
 8001cb8:	4613      	mov	r3, r2
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	4413      	add	r3, r2
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	440b      	add	r3, r1
 8001cc2:	330c      	adds	r3, #12
 8001cc4:	683a      	ldr	r2, [r7, #0]
 8001cc6:	601a      	str	r2, [r3, #0]
			h_shell->func_list_size++;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	1c5a      	adds	r2, r3, #1
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	601a      	str	r2, [r3, #0]
			return 0;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	e001      	b.n	8001cda <shell_add+0x76>
		}
	}
	return -1;
 8001cd6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
	...

08001ce4 <shell_exec>:
 * @param h_shell The pointer to the shell instance.
 * @param buf The input buffer containing the command.
 * @return 0 on success, or a negative error code on failure.
 */
static int shell_exec(h_shell_t* h_shell, char* buf)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b08e      	sub	sp, #56	@ 0x38
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
	int i, argc;
	char* argv[SHELL_ARGC_MAX];
	char* p;

	// Create argc, argv**
	argc = 1;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	633b      	str	r3, [r7, #48]	@ 0x30
	argv[0] = buf;
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	60bb      	str	r3, [r7, #8]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001cfa:	e013      	b.n	8001d24 <shell_exec+0x40>
	{
		if (*p == ' ')
 8001cfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	2b20      	cmp	r3, #32
 8001d02:	d10c      	bne.n	8001d1e <shell_exec+0x3a>
		{
			*p = '\0';
 8001d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d06:	2200      	movs	r2, #0
 8001d08:	701a      	strb	r2, [r3, #0]
			argv[argc++] = p + 1;
 8001d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d0c:	1c5a      	adds	r2, r3, #1
 8001d0e:	633a      	str	r2, [r7, #48]	@ 0x30
 8001d10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d12:	3201      	adds	r2, #1
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	3338      	adds	r3, #56	@ 0x38
 8001d18:	443b      	add	r3, r7
 8001d1a:	f843 2c30 	str.w	r2, [r3, #-48]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8001d1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d20:	3301      	adds	r3, #1
 8001d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d002      	beq.n	8001d32 <shell_exec+0x4e>
 8001d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d2e:	2b07      	cmp	r3, #7
 8001d30:	dde4      	ble.n	8001cfc <shell_exec+0x18>
		}
	}

	for (i = 0; i < h_shell->func_list_size; i++)
 8001d32:	2300      	movs	r3, #0
 8001d34:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d36:	e023      	b.n	8001d80 <shell_exec+0x9c>
	{
		if(strcmp(h_shell->func_list[i].string_func_code, argv[0])==0)
 8001d38:	6879      	ldr	r1, [r7, #4]
 8001d3a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	005b      	lsls	r3, r3, #1
 8001d40:	4413      	add	r3, r2
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	440b      	add	r3, r1
 8001d46:	3304      	adds	r3, #4
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	68ba      	ldr	r2, [r7, #8]
 8001d4c:	4611      	mov	r1, r2
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7fe fa66 	bl	8000220 <strcmp>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d10f      	bne.n	8001d7a <shell_exec+0x96>
		{

			return h_shell->func_list[i].func(h_shell, argc, argv);
 8001d5a:	6879      	ldr	r1, [r7, #4]
 8001d5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001d5e:	4613      	mov	r3, r2
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	4413      	add	r3, r2
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	440b      	add	r3, r1
 8001d68:	3308      	adds	r3, #8
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f107 0208 	add.w	r2, r7, #8
 8001d70:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	4798      	blx	r3
 8001d76:	4603      	mov	r3, r0
 8001d78:	e01c      	b.n	8001db4 <shell_exec+0xd0>
	for (i = 0; i < h_shell->func_list_size; i++)
 8001d7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001d86:	429a      	cmp	r2, r3
 8001d88:	dbd6      	blt.n	8001d38 <shell_exec+0x54>
		}
	}

	int size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s : no such command\r\n", argv[0]);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	4a0a      	ldr	r2, [pc, #40]	@ (8001dbc <shell_exec+0xd8>)
 8001d94:	2140      	movs	r1, #64	@ 0x40
 8001d96:	f006 fe1d 	bl	80089d4 <sniprintf>
 8001d9a:	62b8      	str	r0, [r7, #40]	@ 0x28
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001da2:	687a      	ldr	r2, [r7, #4]
 8001da4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001da8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001daa:	b289      	uxth	r1, r1
 8001dac:	4610      	mov	r0, r2
 8001dae:	4798      	blx	r3
	return -1;
 8001db0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3738      	adds	r7, #56	@ 0x38
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	08009d84 	.word	0x08009d84

08001dc0 <shell_run>:
 *
 * @param h_shell The pointer to the shell instance.
 * @return Never returns, it's an infinite loop.
 */
int shell_run(h_shell_t* h_shell)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
	static int cmd_buffer_index;
	char c;
	int size;

	h_shell->drv.receive(&c, 1);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8001dce:	f107 020b 	add.w	r2, r7, #11
 8001dd2:	2101      	movs	r1, #1
 8001dd4:	4610      	mov	r0, r2
 8001dd6:	4798      	blx	r3

	switch(c)
 8001dd8:	7afb      	ldrb	r3, [r7, #11]
 8001dda:	2b08      	cmp	r3, #8
 8001ddc:	d02f      	beq.n	8001e3e <shell_run+0x7e>
 8001dde:	2b0d      	cmp	r3, #13
 8001de0:	d144      	bne.n	8001e6c <shell_run+0xac>
	{
	case '\r': // Process RETURN key
		//case '\n':
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n");
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001de8:	4a33      	ldr	r2, [pc, #204]	@ (8001eb8 <shell_run+0xf8>)
 8001dea:	2140      	movs	r1, #64	@ 0x40
 8001dec:	4618      	mov	r0, r3
 8001dee:	f006 fdf1 	bl	80089d4 <sniprintf>
 8001df2:	60f8      	str	r0, [r7, #12]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001e00:	68f9      	ldr	r1, [r7, #12]
 8001e02:	b289      	uxth	r1, r1
 8001e04:	4610      	mov	r0, r2
 8001e06:	4798      	blx	r3
		h_shell->cmd_buffer[cmd_buffer_index++] = 0; // Add '\0' char at the end of the string
 8001e08:	4b2c      	ldr	r3, [pc, #176]	@ (8001ebc <shell_run+0xfc>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	1c5a      	adds	r2, r3, #1
 8001e0e:	492b      	ldr	r1, [pc, #172]	@ (8001ebc <shell_run+0xfc>)
 8001e10:	600a      	str	r2, [r1, #0]
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	4413      	add	r3, r2
 8001e16:	2200      	movs	r2, #0
 8001e18:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
		//		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
		//		h_shell->drv.transmit(h_shell->print_buffer, size);
		cmd_buffer_index = 0; // Reset buffer
 8001e1c:	4b27      	ldr	r3, [pc, #156]	@ (8001ebc <shell_run+0xfc>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
		shell_exec(h_shell, h_shell->cmd_buffer);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 8001e28:	4619      	mov	r1, r3
 8001e2a:	6878      	ldr	r0, [r7, #4]
 8001e2c:	f7ff ff5a 	bl	8001ce4 <shell_exec>
		h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001e36:	210d      	movs	r1, #13
 8001e38:	4821      	ldr	r0, [pc, #132]	@ (8001ec0 <shell_run+0x100>)
 8001e3a:	4798      	blx	r3
		break;
 8001e3c:	e036      	b.n	8001eac <shell_run+0xec>

	case '\b': // Backspace
		if (cmd_buffer_index > 0) // Is there a character to delete?
 8001e3e:	4b1f      	ldr	r3, [pc, #124]	@ (8001ebc <shell_run+0xfc>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	dd31      	ble.n	8001eaa <shell_run+0xea>
		{
			h_shell->cmd_buffer[cmd_buffer_index] = '\0'; // Removes character from the buffer, '\0' character is required for shell_exec to work
 8001e46:	4b1d      	ldr	r3, [pc, #116]	@ (8001ebc <shell_run+0xfc>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	4413      	add	r3, r2
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
			cmd_buffer_index--;
 8001e54:	4b19      	ldr	r3, [pc, #100]	@ (8001ebc <shell_run+0xfc>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	3b01      	subs	r3, #1
 8001e5a:	4a18      	ldr	r2, [pc, #96]	@ (8001ebc <shell_run+0xfc>)
 8001e5c:	6013      	str	r3, [r2, #0]
			h_shell->drv.transmit("\b \b", 3); // "Deletes" the character on the terminal
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001e64:	2103      	movs	r1, #3
 8001e66:	4817      	ldr	r0, [pc, #92]	@ (8001ec4 <shell_run+0x104>)
 8001e68:	4798      	blx	r3
		}
		break;
 8001e6a:	e01e      	b.n	8001eaa <shell_run+0xea>

	default: // Other characters
		// Only store characters if the buffer has space
		if (cmd_buffer_index < SHELL_CMD_BUFFER_SIZE)
 8001e6c:	4b13      	ldr	r3, [pc, #76]	@ (8001ebc <shell_run+0xfc>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e72:	dc1b      	bgt.n	8001eac <shell_run+0xec>
		{
			if (is_character_valid(c))
 8001e74:	7afb      	ldrb	r3, [r7, #11]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7ff fdc8 	bl	8001a0c <is_character_valid>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d014      	beq.n	8001eac <shell_run+0xec>
			{
				h_shell->drv.transmit(&c, 1); // echo
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001e88:	f107 020b 	add.w	r2, r7, #11
 8001e8c:	2101      	movs	r1, #1
 8001e8e:	4610      	mov	r0, r2
 8001e90:	4798      	blx	r3
				h_shell->cmd_buffer[cmd_buffer_index++] = c; // Store
 8001e92:	4b0a      	ldr	r3, [pc, #40]	@ (8001ebc <shell_run+0xfc>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	1c5a      	adds	r2, r3, #1
 8001e98:	4908      	ldr	r1, [pc, #32]	@ (8001ebc <shell_run+0xfc>)
 8001e9a:	600a      	str	r2, [r1, #0]
 8001e9c:	7af9      	ldrb	r1, [r7, #11]
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	4413      	add	r3, r2
 8001ea2:	460a      	mov	r2, r1
 8001ea4:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
 8001ea8:	e000      	b.n	8001eac <shell_run+0xec>
		break;
 8001eaa:	bf00      	nop
			}
		}
	}
	return 0;
 8001eac:	2300      	movs	r3, #0
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	08009d9c 	.word	0x08009d9c
 8001ebc:	20000700 	.word	0x20000700
 8001ec0:	08009d50 	.word	0x08009d50
 8001ec4:	08009da0 	.word	0x08009da0

08001ec8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ec8:	480d      	ldr	r0, [pc, #52]	@ (8001f00 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001eca:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ecc:	f7ff f896 	bl	8000ffc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ed0:	480c      	ldr	r0, [pc, #48]	@ (8001f04 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ed2:	490d      	ldr	r1, [pc, #52]	@ (8001f08 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ed4:	4a0d      	ldr	r2, [pc, #52]	@ (8001f0c <LoopForever+0xe>)
  movs r3, #0
 8001ed6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001ed8:	e002      	b.n	8001ee0 <LoopCopyDataInit>

08001eda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001edc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ede:	3304      	adds	r3, #4

08001ee0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ee0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ee2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ee4:	d3f9      	bcc.n	8001eda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8001f10 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ee8:	4c0a      	ldr	r4, [pc, #40]	@ (8001f14 <LoopForever+0x16>)
  movs r3, #0
 8001eea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eec:	e001      	b.n	8001ef2 <LoopFillZerobss>

08001eee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ef0:	3204      	adds	r2, #4

08001ef2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ef2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ef4:	d3fb      	bcc.n	8001eee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ef6:	f006 fecf 	bl	8008c98 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001efa:	f7fe fe85 	bl	8000c08 <main>

08001efe <LoopForever>:

LoopForever:
    b LoopForever
 8001efe:	e7fe      	b.n	8001efe <LoopForever>
  ldr   r0, =_estack
 8001f00:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f08:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001f0c:	08009f28 	.word	0x08009f28
  ldr r2, =_sbss
 8001f10:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001f14:	20000854 	.word	0x20000854

08001f18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f18:	e7fe      	b.n	8001f18 <ADC1_2_IRQHandler>

08001f1a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b082      	sub	sp, #8
 8001f1e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f20:	2300      	movs	r3, #0
 8001f22:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f24:	2003      	movs	r0, #3
 8001f26:	f001 f9dc 	bl	80032e2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f2a:	200f      	movs	r0, #15
 8001f2c:	f7fe ff0a 	bl	8000d44 <HAL_InitTick>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d002      	beq.n	8001f3c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	71fb      	strb	r3, [r7, #7]
 8001f3a:	e001      	b.n	8001f40 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f3c:	f7fe fede 	bl	8000cfc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f40:	79fb      	ldrb	r3, [r7, #7]

}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
	...

08001f4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f50:	4b05      	ldr	r3, [pc, #20]	@ (8001f68 <HAL_IncTick+0x1c>)
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	4b05      	ldr	r3, [pc, #20]	@ (8001f6c <HAL_IncTick+0x20>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4413      	add	r3, r2
 8001f5a:	4a03      	ldr	r2, [pc, #12]	@ (8001f68 <HAL_IncTick+0x1c>)
 8001f5c:	6013      	str	r3, [r2, #0]
}
 8001f5e:	bf00      	nop
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr
 8001f68:	20000704 	.word	0x20000704
 8001f6c:	20000008 	.word	0x20000008

08001f70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  return uwTick;
 8001f74:	4b03      	ldr	r3, [pc, #12]	@ (8001f84 <HAL_GetTick+0x14>)
 8001f76:	681b      	ldr	r3, [r3, #0]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	20000704 	.word	0x20000704

08001f88 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	431a      	orrs	r2, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	609a      	str	r2, [r3, #8]
}
 8001fa2:	bf00      	nop
 8001fa4:	370c      	adds	r7, #12
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr

08001fae <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	b083      	sub	sp, #12
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
 8001fb6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	431a      	orrs	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	609a      	str	r2, [r3, #8]
}
 8001fc8:	bf00      	nop
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b087      	sub	sp, #28
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	60b9      	str	r1, [r7, #8]
 8001ffa:	607a      	str	r2, [r7, #4]
 8001ffc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	3360      	adds	r3, #96	@ 0x60
 8002002:	461a      	mov	r2, r3
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	4413      	add	r3, r2
 800200a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	4b08      	ldr	r3, [pc, #32]	@ (8002034 <LL_ADC_SetOffset+0x44>)
 8002012:	4013      	ands	r3, r2
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800201a:	683a      	ldr	r2, [r7, #0]
 800201c:	430a      	orrs	r2, r1
 800201e:	4313      	orrs	r3, r2
 8002020:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002028:	bf00      	nop
 800202a:	371c      	adds	r7, #28
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr
 8002034:	03fff000 	.word	0x03fff000

08002038 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002038:	b480      	push	{r7}
 800203a:	b085      	sub	sp, #20
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	3360      	adds	r3, #96	@ 0x60
 8002046:	461a      	mov	r2, r3
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	4413      	add	r3, r2
 800204e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002058:	4618      	mov	r0, r3
 800205a:	3714      	adds	r7, #20
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002064:	b480      	push	{r7}
 8002066:	b087      	sub	sp, #28
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	3360      	adds	r3, #96	@ 0x60
 8002074:	461a      	mov	r2, r3
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	4413      	add	r3, r2
 800207c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	431a      	orrs	r2, r3
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800208e:	bf00      	nop
 8002090:	371c      	adds	r7, #28
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr

0800209a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800209a:	b480      	push	{r7}
 800209c:	b087      	sub	sp, #28
 800209e:	af00      	add	r7, sp, #0
 80020a0:	60f8      	str	r0, [r7, #12]
 80020a2:	60b9      	str	r1, [r7, #8]
 80020a4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	3360      	adds	r3, #96	@ 0x60
 80020aa:	461a      	mov	r2, r3
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	4413      	add	r3, r2
 80020b2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	431a      	orrs	r2, r3
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80020c4:	bf00      	nop
 80020c6:	371c      	adds	r7, #28
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b087      	sub	sp, #28
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	60f8      	str	r0, [r7, #12]
 80020d8:	60b9      	str	r1, [r7, #8]
 80020da:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	3360      	adds	r3, #96	@ 0x60
 80020e0:	461a      	mov	r2, r3
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	4413      	add	r3, r2
 80020e8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	431a      	orrs	r2, r3
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80020fa:	bf00      	nop
 80020fc:	371c      	adds	r7, #28
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr

08002106 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002106:	b480      	push	{r7}
 8002108:	b083      	sub	sp, #12
 800210a:	af00      	add	r7, sp, #0
 800210c:	6078      	str	r0, [r7, #4]
 800210e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	695b      	ldr	r3, [r3, #20]
 8002114:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	431a      	orrs	r2, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	615a      	str	r2, [r3, #20]
}
 8002120:	bf00      	nop
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800212c:	b480      	push	{r7}
 800212e:	b087      	sub	sp, #28
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	3330      	adds	r3, #48	@ 0x30
 800213c:	461a      	mov	r2, r3
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	0a1b      	lsrs	r3, r3, #8
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	f003 030c 	and.w	r3, r3, #12
 8002148:	4413      	add	r3, r2
 800214a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	f003 031f 	and.w	r3, r3, #31
 8002156:	211f      	movs	r1, #31
 8002158:	fa01 f303 	lsl.w	r3, r1, r3
 800215c:	43db      	mvns	r3, r3
 800215e:	401a      	ands	r2, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	0e9b      	lsrs	r3, r3, #26
 8002164:	f003 011f 	and.w	r1, r3, #31
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	f003 031f 	and.w	r3, r3, #31
 800216e:	fa01 f303 	lsl.w	r3, r1, r3
 8002172:	431a      	orrs	r2, r3
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002178:	bf00      	nop
 800217a:	371c      	adds	r7, #28
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002184:	b480      	push	{r7}
 8002186:	b087      	sub	sp, #28
 8002188:	af00      	add	r7, sp, #0
 800218a:	60f8      	str	r0, [r7, #12]
 800218c:	60b9      	str	r1, [r7, #8]
 800218e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	3314      	adds	r3, #20
 8002194:	461a      	mov	r2, r3
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	0e5b      	lsrs	r3, r3, #25
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	f003 0304 	and.w	r3, r3, #4
 80021a0:	4413      	add	r3, r2
 80021a2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	0d1b      	lsrs	r3, r3, #20
 80021ac:	f003 031f 	and.w	r3, r3, #31
 80021b0:	2107      	movs	r1, #7
 80021b2:	fa01 f303 	lsl.w	r3, r1, r3
 80021b6:	43db      	mvns	r3, r3
 80021b8:	401a      	ands	r2, r3
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	0d1b      	lsrs	r3, r3, #20
 80021be:	f003 031f 	and.w	r3, r3, #31
 80021c2:	6879      	ldr	r1, [r7, #4]
 80021c4:	fa01 f303 	lsl.w	r3, r1, r3
 80021c8:	431a      	orrs	r2, r3
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80021ce:	bf00      	nop
 80021d0:	371c      	adds	r7, #28
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
	...

080021dc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80021dc:	b480      	push	{r7}
 80021de:	b085      	sub	sp, #20
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	60f8      	str	r0, [r7, #12]
 80021e4:	60b9      	str	r1, [r7, #8]
 80021e6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021f4:	43db      	mvns	r3, r3
 80021f6:	401a      	ands	r2, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f003 0318 	and.w	r3, r3, #24
 80021fe:	4908      	ldr	r1, [pc, #32]	@ (8002220 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002200:	40d9      	lsrs	r1, r3
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	400b      	ands	r3, r1
 8002206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800220a:	431a      	orrs	r2, r3
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002212:	bf00      	nop
 8002214:	3714      	adds	r7, #20
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	0007ffff 	.word	0x0007ffff

08002224 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002234:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	6093      	str	r3, [r2, #8]
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002258:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800225c:	d101      	bne.n	8002262 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800225e:	2301      	movs	r3, #1
 8002260:	e000      	b.n	8002264 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002262:	2300      	movs	r3, #0
}
 8002264:	4618      	mov	r0, r3
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002280:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002284:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800228c:	bf00      	nop
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80022ac:	d101      	bne.n	80022b2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80022ae:	2301      	movs	r3, #1
 80022b0:	e000      	b.n	80022b4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80022b2:	2300      	movs	r3, #0
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	370c      	adds	r7, #12
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	f003 0301 	and.w	r3, r3, #1
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d101      	bne.n	80022d8 <LL_ADC_IsEnabled+0x18>
 80022d4:	2301      	movs	r3, #1
 80022d6:	e000      	b.n	80022da <LL_ADC_IsEnabled+0x1a>
 80022d8:	2300      	movs	r3, #0
}
 80022da:	4618      	mov	r0, r3
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr

080022e6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80022e6:	b480      	push	{r7}
 80022e8:	b083      	sub	sp, #12
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f003 0304 	and.w	r3, r3, #4
 80022f6:	2b04      	cmp	r3, #4
 80022f8:	d101      	bne.n	80022fe <LL_ADC_REG_IsConversionOngoing+0x18>
 80022fa:	2301      	movs	r3, #1
 80022fc:	e000      	b.n	8002300 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80022fe:	2300      	movs	r3, #0
}
 8002300:	4618      	mov	r0, r3
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	f003 0308 	and.w	r3, r3, #8
 800231c:	2b08      	cmp	r3, #8
 800231e:	d101      	bne.n	8002324 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002320:	2301      	movs	r3, #1
 8002322:	e000      	b.n	8002326 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002324:	2300      	movs	r3, #0
}
 8002326:	4618      	mov	r0, r3
 8002328:	370c      	adds	r7, #12
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
	...

08002334 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002334:	b590      	push	{r4, r7, lr}
 8002336:	b089      	sub	sp, #36	@ 0x24
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800233c:	2300      	movs	r3, #0
 800233e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002340:	2300      	movs	r3, #0
 8002342:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d101      	bne.n	800234e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e1a9      	b.n	80026a2 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	695b      	ldr	r3, [r3, #20]
 8002352:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002358:	2b00      	cmp	r3, #0
 800235a:	d109      	bne.n	8002370 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f7fe fa33 	bl	80007c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4618      	mov	r0, r3
 8002376:	f7ff ff67 	bl	8002248 <LL_ADC_IsDeepPowerDownEnabled>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d004      	beq.n	800238a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff ff4d 	bl	8002224 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4618      	mov	r0, r3
 8002390:	f7ff ff82 	bl	8002298 <LL_ADC_IsInternalRegulatorEnabled>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d115      	bne.n	80023c6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4618      	mov	r0, r3
 80023a0:	f7ff ff66 	bl	8002270 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80023a4:	4b9c      	ldr	r3, [pc, #624]	@ (8002618 <HAL_ADC_Init+0x2e4>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	099b      	lsrs	r3, r3, #6
 80023aa:	4a9c      	ldr	r2, [pc, #624]	@ (800261c <HAL_ADC_Init+0x2e8>)
 80023ac:	fba2 2303 	umull	r2, r3, r2, r3
 80023b0:	099b      	lsrs	r3, r3, #6
 80023b2:	3301      	adds	r3, #1
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80023b8:	e002      	b.n	80023c0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	3b01      	subs	r3, #1
 80023be:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d1f9      	bne.n	80023ba <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff ff64 	bl	8002298 <LL_ADC_IsInternalRegulatorEnabled>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d10d      	bne.n	80023f2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023da:	f043 0210 	orr.w	r2, r3, #16
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023e6:	f043 0201 	orr.w	r2, r3, #1
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff ff75 	bl	80022e6 <LL_ADC_REG_IsConversionOngoing>
 80023fc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002402:	f003 0310 	and.w	r3, r3, #16
 8002406:	2b00      	cmp	r3, #0
 8002408:	f040 8142 	bne.w	8002690 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	2b00      	cmp	r3, #0
 8002410:	f040 813e 	bne.w	8002690 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002418:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800241c:	f043 0202 	orr.w	r2, r3, #2
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4618      	mov	r0, r3
 800242a:	f7ff ff49 	bl	80022c0 <LL_ADC_IsEnabled>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d141      	bne.n	80024b8 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800243c:	d004      	beq.n	8002448 <HAL_ADC_Init+0x114>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a77      	ldr	r2, [pc, #476]	@ (8002620 <HAL_ADC_Init+0x2ec>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d10f      	bne.n	8002468 <HAL_ADC_Init+0x134>
 8002448:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800244c:	f7ff ff38 	bl	80022c0 <LL_ADC_IsEnabled>
 8002450:	4604      	mov	r4, r0
 8002452:	4873      	ldr	r0, [pc, #460]	@ (8002620 <HAL_ADC_Init+0x2ec>)
 8002454:	f7ff ff34 	bl	80022c0 <LL_ADC_IsEnabled>
 8002458:	4603      	mov	r3, r0
 800245a:	4323      	orrs	r3, r4
 800245c:	2b00      	cmp	r3, #0
 800245e:	bf0c      	ite	eq
 8002460:	2301      	moveq	r3, #1
 8002462:	2300      	movne	r3, #0
 8002464:	b2db      	uxtb	r3, r3
 8002466:	e012      	b.n	800248e <HAL_ADC_Init+0x15a>
 8002468:	486e      	ldr	r0, [pc, #440]	@ (8002624 <HAL_ADC_Init+0x2f0>)
 800246a:	f7ff ff29 	bl	80022c0 <LL_ADC_IsEnabled>
 800246e:	4604      	mov	r4, r0
 8002470:	486d      	ldr	r0, [pc, #436]	@ (8002628 <HAL_ADC_Init+0x2f4>)
 8002472:	f7ff ff25 	bl	80022c0 <LL_ADC_IsEnabled>
 8002476:	4603      	mov	r3, r0
 8002478:	431c      	orrs	r4, r3
 800247a:	486c      	ldr	r0, [pc, #432]	@ (800262c <HAL_ADC_Init+0x2f8>)
 800247c:	f7ff ff20 	bl	80022c0 <LL_ADC_IsEnabled>
 8002480:	4603      	mov	r3, r0
 8002482:	4323      	orrs	r3, r4
 8002484:	2b00      	cmp	r3, #0
 8002486:	bf0c      	ite	eq
 8002488:	2301      	moveq	r3, #1
 800248a:	2300      	movne	r3, #0
 800248c:	b2db      	uxtb	r3, r3
 800248e:	2b00      	cmp	r3, #0
 8002490:	d012      	beq.n	80024b8 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800249a:	d004      	beq.n	80024a6 <HAL_ADC_Init+0x172>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a5f      	ldr	r2, [pc, #380]	@ (8002620 <HAL_ADC_Init+0x2ec>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d101      	bne.n	80024aa <HAL_ADC_Init+0x176>
 80024a6:	4a62      	ldr	r2, [pc, #392]	@ (8002630 <HAL_ADC_Init+0x2fc>)
 80024a8:	e000      	b.n	80024ac <HAL_ADC_Init+0x178>
 80024aa:	4a62      	ldr	r2, [pc, #392]	@ (8002634 <HAL_ADC_Init+0x300>)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	4619      	mov	r1, r3
 80024b2:	4610      	mov	r0, r2
 80024b4:	f7ff fd68 	bl	8001f88 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	7f5b      	ldrb	r3, [r3, #29]
 80024bc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024c2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80024c8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80024ce:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80024d6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024d8:	4313      	orrs	r3, r2
 80024da:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d106      	bne.n	80024f4 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ea:	3b01      	subs	r3, #1
 80024ec:	045b      	lsls	r3, r3, #17
 80024ee:	69ba      	ldr	r2, [r7, #24]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d009      	beq.n	8002510 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002500:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002508:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800250a:	69ba      	ldr	r2, [r7, #24]
 800250c:	4313      	orrs	r3, r2
 800250e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	68da      	ldr	r2, [r3, #12]
 8002516:	4b48      	ldr	r3, [pc, #288]	@ (8002638 <HAL_ADC_Init+0x304>)
 8002518:	4013      	ands	r3, r2
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	6812      	ldr	r2, [r2, #0]
 800251e:	69b9      	ldr	r1, [r7, #24]
 8002520:	430b      	orrs	r3, r1
 8002522:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	430a      	orrs	r2, r1
 8002538:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff fee4 	bl	800230c <LL_ADC_INJ_IsConversionOngoing>
 8002544:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d17f      	bne.n	800264c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d17c      	bne.n	800264c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002556:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800255e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002560:	4313      	orrs	r3, r2
 8002562:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800256e:	f023 0302 	bic.w	r3, r3, #2
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	6812      	ldr	r2, [r2, #0]
 8002576:	69b9      	ldr	r1, [r7, #24]
 8002578:	430b      	orrs	r3, r1
 800257a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	691b      	ldr	r3, [r3, #16]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d017      	beq.n	80025b4 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	691a      	ldr	r2, [r3, #16]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002592:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800259c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80025a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025a4:	687a      	ldr	r2, [r7, #4]
 80025a6:	6911      	ldr	r1, [r2, #16]
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	6812      	ldr	r2, [r2, #0]
 80025ac:	430b      	orrs	r3, r1
 80025ae:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80025b2:	e013      	b.n	80025dc <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	691a      	ldr	r2, [r3, #16]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80025c2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	6812      	ldr	r2, [r2, #0]
 80025d0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80025d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025d8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d12a      	bne.n	800263c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	691b      	ldr	r3, [r3, #16]
 80025ec:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80025f0:	f023 0304 	bic.w	r3, r3, #4
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80025fc:	4311      	orrs	r1, r2
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002602:	4311      	orrs	r1, r2
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002608:	430a      	orrs	r2, r1
 800260a:	431a      	orrs	r2, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f042 0201 	orr.w	r2, r2, #1
 8002614:	611a      	str	r2, [r3, #16]
 8002616:	e019      	b.n	800264c <HAL_ADC_Init+0x318>
 8002618:	20000000 	.word	0x20000000
 800261c:	053e2d63 	.word	0x053e2d63
 8002620:	50000100 	.word	0x50000100
 8002624:	50000400 	.word	0x50000400
 8002628:	50000500 	.word	0x50000500
 800262c:	50000600 	.word	0x50000600
 8002630:	50000300 	.word	0x50000300
 8002634:	50000700 	.word	0x50000700
 8002638:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	691a      	ldr	r2, [r3, #16]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f022 0201 	bic.w	r2, r2, #1
 800264a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	695b      	ldr	r3, [r3, #20]
 8002650:	2b01      	cmp	r3, #1
 8002652:	d10c      	bne.n	800266e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265a:	f023 010f 	bic.w	r1, r3, #15
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a1b      	ldr	r3, [r3, #32]
 8002662:	1e5a      	subs	r2, r3, #1
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	430a      	orrs	r2, r1
 800266a:	631a      	str	r2, [r3, #48]	@ 0x30
 800266c:	e007      	b.n	800267e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f022 020f 	bic.w	r2, r2, #15
 800267c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002682:	f023 0303 	bic.w	r3, r3, #3
 8002686:	f043 0201 	orr.w	r2, r3, #1
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800268e:	e007      	b.n	80026a0 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002694:	f043 0210 	orr.w	r2, r3, #16
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80026a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3724      	adds	r7, #36	@ 0x24
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd90      	pop	{r4, r7, pc}
 80026aa:	bf00      	nop

080026ac <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b0b6      	sub	sp, #216	@ 0xd8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026b6:	2300      	movs	r3, #0
 80026b8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80026bc:	2300      	movs	r3, #0
 80026be:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d102      	bne.n	80026d0 <HAL_ADC_ConfigChannel+0x24>
 80026ca:	2302      	movs	r3, #2
 80026cc:	f000 bc13 	b.w	8002ef6 <HAL_ADC_ConfigChannel+0x84a>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff fe02 	bl	80022e6 <LL_ADC_REG_IsConversionOngoing>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	f040 83f3 	bne.w	8002ed0 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6818      	ldr	r0, [r3, #0]
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	6859      	ldr	r1, [r3, #4]
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	461a      	mov	r2, r3
 80026f8:	f7ff fd18 	bl	800212c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4618      	mov	r0, r3
 8002702:	f7ff fdf0 	bl	80022e6 <LL_ADC_REG_IsConversionOngoing>
 8002706:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4618      	mov	r0, r3
 8002710:	f7ff fdfc 	bl	800230c <LL_ADC_INJ_IsConversionOngoing>
 8002714:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002718:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800271c:	2b00      	cmp	r3, #0
 800271e:	f040 81d9 	bne.w	8002ad4 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002722:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002726:	2b00      	cmp	r3, #0
 8002728:	f040 81d4 	bne.w	8002ad4 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002734:	d10f      	bne.n	8002756 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6818      	ldr	r0, [r3, #0]
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2200      	movs	r2, #0
 8002740:	4619      	mov	r1, r3
 8002742:	f7ff fd1f 	bl	8002184 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800274e:	4618      	mov	r0, r3
 8002750:	f7ff fcd9 	bl	8002106 <LL_ADC_SetSamplingTimeCommonConfig>
 8002754:	e00e      	b.n	8002774 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6818      	ldr	r0, [r3, #0]
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	6819      	ldr	r1, [r3, #0]
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	461a      	mov	r2, r3
 8002764:	f7ff fd0e 	bl	8002184 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2100      	movs	r1, #0
 800276e:	4618      	mov	r0, r3
 8002770:	f7ff fcc9 	bl	8002106 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	695a      	ldr	r2, [r3, #20]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	08db      	lsrs	r3, r3, #3
 8002780:	f003 0303 	and.w	r3, r3, #3
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	fa02 f303 	lsl.w	r3, r2, r3
 800278a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	691b      	ldr	r3, [r3, #16]
 8002792:	2b04      	cmp	r3, #4
 8002794:	d022      	beq.n	80027dc <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6818      	ldr	r0, [r3, #0]
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	6919      	ldr	r1, [r3, #16]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80027a6:	f7ff fc23 	bl	8001ff0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6818      	ldr	r0, [r3, #0]
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	6919      	ldr	r1, [r3, #16]
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	699b      	ldr	r3, [r3, #24]
 80027b6:	461a      	mov	r2, r3
 80027b8:	f7ff fc6f 	bl	800209a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6818      	ldr	r0, [r3, #0]
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d102      	bne.n	80027d2 <HAL_ADC_ConfigChannel+0x126>
 80027cc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027d0:	e000      	b.n	80027d4 <HAL_ADC_ConfigChannel+0x128>
 80027d2:	2300      	movs	r3, #0
 80027d4:	461a      	mov	r2, r3
 80027d6:	f7ff fc7b 	bl	80020d0 <LL_ADC_SetOffsetSaturation>
 80027da:	e17b      	b.n	8002ad4 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2100      	movs	r1, #0
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7ff fc28 	bl	8002038 <LL_ADC_GetOffsetChannel>
 80027e8:	4603      	mov	r3, r0
 80027ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d10a      	bne.n	8002808 <HAL_ADC_ConfigChannel+0x15c>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2100      	movs	r1, #0
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7ff fc1d 	bl	8002038 <LL_ADC_GetOffsetChannel>
 80027fe:	4603      	mov	r3, r0
 8002800:	0e9b      	lsrs	r3, r3, #26
 8002802:	f003 021f 	and.w	r2, r3, #31
 8002806:	e01e      	b.n	8002846 <HAL_ADC_ConfigChannel+0x19a>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2100      	movs	r1, #0
 800280e:	4618      	mov	r0, r3
 8002810:	f7ff fc12 	bl	8002038 <LL_ADC_GetOffsetChannel>
 8002814:	4603      	mov	r3, r0
 8002816:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800281a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800281e:	fa93 f3a3 	rbit	r3, r3
 8002822:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002826:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800282a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800282e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002836:	2320      	movs	r3, #32
 8002838:	e004      	b.n	8002844 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800283a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800283e:	fab3 f383 	clz	r3, r3
 8002842:	b2db      	uxtb	r3, r3
 8002844:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800284e:	2b00      	cmp	r3, #0
 8002850:	d105      	bne.n	800285e <HAL_ADC_ConfigChannel+0x1b2>
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	0e9b      	lsrs	r3, r3, #26
 8002858:	f003 031f 	and.w	r3, r3, #31
 800285c:	e018      	b.n	8002890 <HAL_ADC_ConfigChannel+0x1e4>
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002866:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800286a:	fa93 f3a3 	rbit	r3, r3
 800286e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002872:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002876:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800287a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002882:	2320      	movs	r3, #32
 8002884:	e004      	b.n	8002890 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002886:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800288a:	fab3 f383 	clz	r3, r3
 800288e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002890:	429a      	cmp	r2, r3
 8002892:	d106      	bne.n	80028a2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2200      	movs	r2, #0
 800289a:	2100      	movs	r1, #0
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff fbe1 	bl	8002064 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	2101      	movs	r1, #1
 80028a8:	4618      	mov	r0, r3
 80028aa:	f7ff fbc5 	bl	8002038 <LL_ADC_GetOffsetChannel>
 80028ae:	4603      	mov	r3, r0
 80028b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d10a      	bne.n	80028ce <HAL_ADC_ConfigChannel+0x222>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2101      	movs	r1, #1
 80028be:	4618      	mov	r0, r3
 80028c0:	f7ff fbba 	bl	8002038 <LL_ADC_GetOffsetChannel>
 80028c4:	4603      	mov	r3, r0
 80028c6:	0e9b      	lsrs	r3, r3, #26
 80028c8:	f003 021f 	and.w	r2, r3, #31
 80028cc:	e01e      	b.n	800290c <HAL_ADC_ConfigChannel+0x260>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2101      	movs	r1, #1
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7ff fbaf 	bl	8002038 <LL_ADC_GetOffsetChannel>
 80028da:	4603      	mov	r3, r0
 80028dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80028e4:	fa93 f3a3 	rbit	r3, r3
 80028e8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80028ec:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80028f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80028f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d101      	bne.n	8002900 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80028fc:	2320      	movs	r3, #32
 80028fe:	e004      	b.n	800290a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002900:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002904:	fab3 f383 	clz	r3, r3
 8002908:	b2db      	uxtb	r3, r3
 800290a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002914:	2b00      	cmp	r3, #0
 8002916:	d105      	bne.n	8002924 <HAL_ADC_ConfigChannel+0x278>
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	0e9b      	lsrs	r3, r3, #26
 800291e:	f003 031f 	and.w	r3, r3, #31
 8002922:	e018      	b.n	8002956 <HAL_ADC_ConfigChannel+0x2aa>
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800292c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002930:	fa93 f3a3 	rbit	r3, r3
 8002934:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002938:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800293c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002940:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002944:	2b00      	cmp	r3, #0
 8002946:	d101      	bne.n	800294c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002948:	2320      	movs	r3, #32
 800294a:	e004      	b.n	8002956 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800294c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002950:	fab3 f383 	clz	r3, r3
 8002954:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002956:	429a      	cmp	r2, r3
 8002958:	d106      	bne.n	8002968 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2200      	movs	r2, #0
 8002960:	2101      	movs	r1, #1
 8002962:	4618      	mov	r0, r3
 8002964:	f7ff fb7e 	bl	8002064 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	2102      	movs	r1, #2
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff fb62 	bl	8002038 <LL_ADC_GetOffsetChannel>
 8002974:	4603      	mov	r3, r0
 8002976:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800297a:	2b00      	cmp	r3, #0
 800297c:	d10a      	bne.n	8002994 <HAL_ADC_ConfigChannel+0x2e8>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2102      	movs	r1, #2
 8002984:	4618      	mov	r0, r3
 8002986:	f7ff fb57 	bl	8002038 <LL_ADC_GetOffsetChannel>
 800298a:	4603      	mov	r3, r0
 800298c:	0e9b      	lsrs	r3, r3, #26
 800298e:	f003 021f 	and.w	r2, r3, #31
 8002992:	e01e      	b.n	80029d2 <HAL_ADC_ConfigChannel+0x326>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2102      	movs	r1, #2
 800299a:	4618      	mov	r0, r3
 800299c:	f7ff fb4c 	bl	8002038 <LL_ADC_GetOffsetChannel>
 80029a0:	4603      	mov	r3, r0
 80029a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029aa:	fa93 f3a3 	rbit	r3, r3
 80029ae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80029b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80029b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80029ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80029c2:	2320      	movs	r3, #32
 80029c4:	e004      	b.n	80029d0 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80029c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80029ca:	fab3 f383 	clz	r3, r3
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d105      	bne.n	80029ea <HAL_ADC_ConfigChannel+0x33e>
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	0e9b      	lsrs	r3, r3, #26
 80029e4:	f003 031f 	and.w	r3, r3, #31
 80029e8:	e016      	b.n	8002a18 <HAL_ADC_ConfigChannel+0x36c>
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80029f6:	fa93 f3a3 	rbit	r3, r3
 80029fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80029fc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80029fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002a02:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d101      	bne.n	8002a0e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002a0a:	2320      	movs	r3, #32
 8002a0c:	e004      	b.n	8002a18 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002a0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a12:	fab3 f383 	clz	r3, r3
 8002a16:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d106      	bne.n	8002a2a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2200      	movs	r2, #0
 8002a22:	2102      	movs	r1, #2
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7ff fb1d 	bl	8002064 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	2103      	movs	r1, #3
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7ff fb01 	bl	8002038 <LL_ADC_GetOffsetChannel>
 8002a36:	4603      	mov	r3, r0
 8002a38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d10a      	bne.n	8002a56 <HAL_ADC_ConfigChannel+0x3aa>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2103      	movs	r1, #3
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7ff faf6 	bl	8002038 <LL_ADC_GetOffsetChannel>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	0e9b      	lsrs	r3, r3, #26
 8002a50:	f003 021f 	and.w	r2, r3, #31
 8002a54:	e017      	b.n	8002a86 <HAL_ADC_ConfigChannel+0x3da>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	2103      	movs	r1, #3
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7ff faeb 	bl	8002038 <LL_ADC_GetOffsetChannel>
 8002a62:	4603      	mov	r3, r0
 8002a64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a68:	fa93 f3a3 	rbit	r3, r3
 8002a6c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002a6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002a70:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002a72:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d101      	bne.n	8002a7c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002a78:	2320      	movs	r3, #32
 8002a7a:	e003      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002a7c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a7e:	fab3 f383 	clz	r3, r3
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d105      	bne.n	8002a9e <HAL_ADC_ConfigChannel+0x3f2>
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	0e9b      	lsrs	r3, r3, #26
 8002a98:	f003 031f 	and.w	r3, r3, #31
 8002a9c:	e011      	b.n	8002ac2 <HAL_ADC_ConfigChannel+0x416>
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002aa6:	fa93 f3a3 	rbit	r3, r3
 8002aaa:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002aac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002aae:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002ab0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d101      	bne.n	8002aba <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002ab6:	2320      	movs	r3, #32
 8002ab8:	e003      	b.n	8002ac2 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002aba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002abc:	fab3 f383 	clz	r3, r3
 8002ac0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d106      	bne.n	8002ad4 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2200      	movs	r2, #0
 8002acc:	2103      	movs	r1, #3
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7ff fac8 	bl	8002064 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7ff fbf1 	bl	80022c0 <LL_ADC_IsEnabled>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	f040 813d 	bne.w	8002d60 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6818      	ldr	r0, [r3, #0]
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	6819      	ldr	r1, [r3, #0]
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	461a      	mov	r2, r3
 8002af4:	f7ff fb72 	bl	80021dc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	4aa2      	ldr	r2, [pc, #648]	@ (8002d88 <HAL_ADC_ConfigChannel+0x6dc>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	f040 812e 	bne.w	8002d60 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d10b      	bne.n	8002b2c <HAL_ADC_ConfigChannel+0x480>
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	0e9b      	lsrs	r3, r3, #26
 8002b1a:	3301      	adds	r3, #1
 8002b1c:	f003 031f 	and.w	r3, r3, #31
 8002b20:	2b09      	cmp	r3, #9
 8002b22:	bf94      	ite	ls
 8002b24:	2301      	movls	r3, #1
 8002b26:	2300      	movhi	r3, #0
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	e019      	b.n	8002b60 <HAL_ADC_ConfigChannel+0x4b4>
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b34:	fa93 f3a3 	rbit	r3, r3
 8002b38:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002b3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b3c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002b3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d101      	bne.n	8002b48 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002b44:	2320      	movs	r3, #32
 8002b46:	e003      	b.n	8002b50 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002b48:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b4a:	fab3 f383 	clz	r3, r3
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	3301      	adds	r3, #1
 8002b52:	f003 031f 	and.w	r3, r3, #31
 8002b56:	2b09      	cmp	r3, #9
 8002b58:	bf94      	ite	ls
 8002b5a:	2301      	movls	r3, #1
 8002b5c:	2300      	movhi	r3, #0
 8002b5e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d079      	beq.n	8002c58 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d107      	bne.n	8002b80 <HAL_ADC_ConfigChannel+0x4d4>
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	0e9b      	lsrs	r3, r3, #26
 8002b76:	3301      	adds	r3, #1
 8002b78:	069b      	lsls	r3, r3, #26
 8002b7a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b7e:	e015      	b.n	8002bac <HAL_ADC_ConfigChannel+0x500>
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b88:	fa93 f3a3 	rbit	r3, r3
 8002b8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002b8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b90:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002b92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d101      	bne.n	8002b9c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002b98:	2320      	movs	r3, #32
 8002b9a:	e003      	b.n	8002ba4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002b9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b9e:	fab3 f383 	clz	r3, r3
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	069b      	lsls	r3, r3, #26
 8002ba8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d109      	bne.n	8002bcc <HAL_ADC_ConfigChannel+0x520>
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	0e9b      	lsrs	r3, r3, #26
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	f003 031f 	and.w	r3, r3, #31
 8002bc4:	2101      	movs	r1, #1
 8002bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bca:	e017      	b.n	8002bfc <HAL_ADC_ConfigChannel+0x550>
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bd4:	fa93 f3a3 	rbit	r3, r3
 8002bd8:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002bda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bdc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002bde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d101      	bne.n	8002be8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002be4:	2320      	movs	r3, #32
 8002be6:	e003      	b.n	8002bf0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002be8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002bea:	fab3 f383 	clz	r3, r3
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	f003 031f 	and.w	r3, r3, #31
 8002bf6:	2101      	movs	r1, #1
 8002bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bfc:	ea42 0103 	orr.w	r1, r2, r3
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d10a      	bne.n	8002c22 <HAL_ADC_ConfigChannel+0x576>
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	0e9b      	lsrs	r3, r3, #26
 8002c12:	3301      	adds	r3, #1
 8002c14:	f003 021f 	and.w	r2, r3, #31
 8002c18:	4613      	mov	r3, r2
 8002c1a:	005b      	lsls	r3, r3, #1
 8002c1c:	4413      	add	r3, r2
 8002c1e:	051b      	lsls	r3, r3, #20
 8002c20:	e018      	b.n	8002c54 <HAL_ADC_ConfigChannel+0x5a8>
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c2a:	fa93 f3a3 	rbit	r3, r3
 8002c2e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002c30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002c34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d101      	bne.n	8002c3e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002c3a:	2320      	movs	r3, #32
 8002c3c:	e003      	b.n	8002c46 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002c3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c40:	fab3 f383 	clz	r3, r3
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	3301      	adds	r3, #1
 8002c48:	f003 021f 	and.w	r2, r3, #31
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	005b      	lsls	r3, r3, #1
 8002c50:	4413      	add	r3, r2
 8002c52:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c54:	430b      	orrs	r3, r1
 8002c56:	e07e      	b.n	8002d56 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d107      	bne.n	8002c74 <HAL_ADC_ConfigChannel+0x5c8>
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	0e9b      	lsrs	r3, r3, #26
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	069b      	lsls	r3, r3, #26
 8002c6e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c72:	e015      	b.n	8002ca0 <HAL_ADC_ConfigChannel+0x5f4>
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c7c:	fa93 f3a3 	rbit	r3, r3
 8002c80:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c84:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d101      	bne.n	8002c90 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002c8c:	2320      	movs	r3, #32
 8002c8e:	e003      	b.n	8002c98 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c92:	fab3 f383 	clz	r3, r3
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	3301      	adds	r3, #1
 8002c9a:	069b      	lsls	r3, r3, #26
 8002c9c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d109      	bne.n	8002cc0 <HAL_ADC_ConfigChannel+0x614>
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	0e9b      	lsrs	r3, r3, #26
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	f003 031f 	and.w	r3, r3, #31
 8002cb8:	2101      	movs	r1, #1
 8002cba:	fa01 f303 	lsl.w	r3, r1, r3
 8002cbe:	e017      	b.n	8002cf0 <HAL_ADC_ConfigChannel+0x644>
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc6:	6a3b      	ldr	r3, [r7, #32]
 8002cc8:	fa93 f3a3 	rbit	r3, r3
 8002ccc:	61fb      	str	r3, [r7, #28]
  return result;
 8002cce:	69fb      	ldr	r3, [r7, #28]
 8002cd0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d101      	bne.n	8002cdc <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002cd8:	2320      	movs	r3, #32
 8002cda:	e003      	b.n	8002ce4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cde:	fab3 f383 	clz	r3, r3
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	f003 031f 	and.w	r3, r3, #31
 8002cea:	2101      	movs	r1, #1
 8002cec:	fa01 f303 	lsl.w	r3, r1, r3
 8002cf0:	ea42 0103 	orr.w	r1, r2, r3
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d10d      	bne.n	8002d1c <HAL_ADC_ConfigChannel+0x670>
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	0e9b      	lsrs	r3, r3, #26
 8002d06:	3301      	adds	r3, #1
 8002d08:	f003 021f 	and.w	r2, r3, #31
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	005b      	lsls	r3, r3, #1
 8002d10:	4413      	add	r3, r2
 8002d12:	3b1e      	subs	r3, #30
 8002d14:	051b      	lsls	r3, r3, #20
 8002d16:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002d1a:	e01b      	b.n	8002d54 <HAL_ADC_ConfigChannel+0x6a8>
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	fa93 f3a3 	rbit	r3, r3
 8002d28:	613b      	str	r3, [r7, #16]
  return result;
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d101      	bne.n	8002d38 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002d34:	2320      	movs	r3, #32
 8002d36:	e003      	b.n	8002d40 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	fab3 f383 	clz	r3, r3
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	3301      	adds	r3, #1
 8002d42:	f003 021f 	and.w	r2, r3, #31
 8002d46:	4613      	mov	r3, r2
 8002d48:	005b      	lsls	r3, r3, #1
 8002d4a:	4413      	add	r3, r2
 8002d4c:	3b1e      	subs	r3, #30
 8002d4e:	051b      	lsls	r3, r3, #20
 8002d50:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d54:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002d56:	683a      	ldr	r2, [r7, #0]
 8002d58:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	f7ff fa12 	bl	8002184 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	4b09      	ldr	r3, [pc, #36]	@ (8002d8c <HAL_ADC_ConfigChannel+0x6e0>)
 8002d66:	4013      	ands	r3, r2
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	f000 80be 	beq.w	8002eea <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d76:	d004      	beq.n	8002d82 <HAL_ADC_ConfigChannel+0x6d6>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a04      	ldr	r2, [pc, #16]	@ (8002d90 <HAL_ADC_ConfigChannel+0x6e4>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d10a      	bne.n	8002d98 <HAL_ADC_ConfigChannel+0x6ec>
 8002d82:	4b04      	ldr	r3, [pc, #16]	@ (8002d94 <HAL_ADC_ConfigChannel+0x6e8>)
 8002d84:	e009      	b.n	8002d9a <HAL_ADC_ConfigChannel+0x6ee>
 8002d86:	bf00      	nop
 8002d88:	407f0000 	.word	0x407f0000
 8002d8c:	80080000 	.word	0x80080000
 8002d90:	50000100 	.word	0x50000100
 8002d94:	50000300 	.word	0x50000300
 8002d98:	4b59      	ldr	r3, [pc, #356]	@ (8002f00 <HAL_ADC_ConfigChannel+0x854>)
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7ff f91a 	bl	8001fd4 <LL_ADC_GetCommonPathInternalCh>
 8002da0:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a56      	ldr	r2, [pc, #344]	@ (8002f04 <HAL_ADC_ConfigChannel+0x858>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d004      	beq.n	8002db8 <HAL_ADC_ConfigChannel+0x70c>
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a55      	ldr	r2, [pc, #340]	@ (8002f08 <HAL_ADC_ConfigChannel+0x85c>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d13a      	bne.n	8002e2e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002db8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002dbc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d134      	bne.n	8002e2e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002dcc:	d005      	beq.n	8002dda <HAL_ADC_ConfigChannel+0x72e>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a4e      	ldr	r2, [pc, #312]	@ (8002f0c <HAL_ADC_ConfigChannel+0x860>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	f040 8085 	bne.w	8002ee4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002de2:	d004      	beq.n	8002dee <HAL_ADC_ConfigChannel+0x742>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a49      	ldr	r2, [pc, #292]	@ (8002f10 <HAL_ADC_ConfigChannel+0x864>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d101      	bne.n	8002df2 <HAL_ADC_ConfigChannel+0x746>
 8002dee:	4a49      	ldr	r2, [pc, #292]	@ (8002f14 <HAL_ADC_ConfigChannel+0x868>)
 8002df0:	e000      	b.n	8002df4 <HAL_ADC_ConfigChannel+0x748>
 8002df2:	4a43      	ldr	r2, [pc, #268]	@ (8002f00 <HAL_ADC_ConfigChannel+0x854>)
 8002df4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002df8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	4610      	mov	r0, r2
 8002e00:	f7ff f8d5 	bl	8001fae <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e04:	4b44      	ldr	r3, [pc, #272]	@ (8002f18 <HAL_ADC_ConfigChannel+0x86c>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	099b      	lsrs	r3, r3, #6
 8002e0a:	4a44      	ldr	r2, [pc, #272]	@ (8002f1c <HAL_ADC_ConfigChannel+0x870>)
 8002e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e10:	099b      	lsrs	r3, r3, #6
 8002e12:	1c5a      	adds	r2, r3, #1
 8002e14:	4613      	mov	r3, r2
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	4413      	add	r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002e1e:	e002      	b.n	8002e26 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	3b01      	subs	r3, #1
 8002e24:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d1f9      	bne.n	8002e20 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e2c:	e05a      	b.n	8002ee4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a3b      	ldr	r2, [pc, #236]	@ (8002f20 <HAL_ADC_ConfigChannel+0x874>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d125      	bne.n	8002e84 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002e38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e3c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d11f      	bne.n	8002e84 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a31      	ldr	r2, [pc, #196]	@ (8002f10 <HAL_ADC_ConfigChannel+0x864>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d104      	bne.n	8002e58 <HAL_ADC_ConfigChannel+0x7ac>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a34      	ldr	r2, [pc, #208]	@ (8002f24 <HAL_ADC_ConfigChannel+0x878>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d047      	beq.n	8002ee8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e60:	d004      	beq.n	8002e6c <HAL_ADC_ConfigChannel+0x7c0>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a2a      	ldr	r2, [pc, #168]	@ (8002f10 <HAL_ADC_ConfigChannel+0x864>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d101      	bne.n	8002e70 <HAL_ADC_ConfigChannel+0x7c4>
 8002e6c:	4a29      	ldr	r2, [pc, #164]	@ (8002f14 <HAL_ADC_ConfigChannel+0x868>)
 8002e6e:	e000      	b.n	8002e72 <HAL_ADC_ConfigChannel+0x7c6>
 8002e70:	4a23      	ldr	r2, [pc, #140]	@ (8002f00 <HAL_ADC_ConfigChannel+0x854>)
 8002e72:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	4610      	mov	r0, r2
 8002e7e:	f7ff f896 	bl	8001fae <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002e82:	e031      	b.n	8002ee8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a27      	ldr	r2, [pc, #156]	@ (8002f28 <HAL_ADC_ConfigChannel+0x87c>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d12d      	bne.n	8002eea <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002e8e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d127      	bne.n	8002eea <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a1c      	ldr	r2, [pc, #112]	@ (8002f10 <HAL_ADC_ConfigChannel+0x864>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d022      	beq.n	8002eea <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002eac:	d004      	beq.n	8002eb8 <HAL_ADC_ConfigChannel+0x80c>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a17      	ldr	r2, [pc, #92]	@ (8002f10 <HAL_ADC_ConfigChannel+0x864>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d101      	bne.n	8002ebc <HAL_ADC_ConfigChannel+0x810>
 8002eb8:	4a16      	ldr	r2, [pc, #88]	@ (8002f14 <HAL_ADC_ConfigChannel+0x868>)
 8002eba:	e000      	b.n	8002ebe <HAL_ADC_ConfigChannel+0x812>
 8002ebc:	4a10      	ldr	r2, [pc, #64]	@ (8002f00 <HAL_ADC_ConfigChannel+0x854>)
 8002ebe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ec2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	4610      	mov	r0, r2
 8002eca:	f7ff f870 	bl	8001fae <LL_ADC_SetCommonPathInternalCh>
 8002ece:	e00c      	b.n	8002eea <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ed4:	f043 0220 	orr.w	r2, r3, #32
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002ee2:	e002      	b.n	8002eea <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ee4:	bf00      	nop
 8002ee6:	e000      	b.n	8002eea <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ee8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002ef2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	37d8      	adds	r7, #216	@ 0xd8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	50000700 	.word	0x50000700
 8002f04:	c3210000 	.word	0xc3210000
 8002f08:	90c00010 	.word	0x90c00010
 8002f0c:	50000600 	.word	0x50000600
 8002f10:	50000100 	.word	0x50000100
 8002f14:	50000300 	.word	0x50000300
 8002f18:	20000000 	.word	0x20000000
 8002f1c:	053e2d63 	.word	0x053e2d63
 8002f20:	c7520000 	.word	0xc7520000
 8002f24:	50000500 	.word	0x50000500
 8002f28:	cb840000 	.word	0xcb840000

08002f2c <LL_ADC_IsEnabled>:
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f003 0301 	and.w	r3, r3, #1
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d101      	bne.n	8002f44 <LL_ADC_IsEnabled+0x18>
 8002f40:	2301      	movs	r3, #1
 8002f42:	e000      	b.n	8002f46 <LL_ADC_IsEnabled+0x1a>
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	370c      	adds	r7, #12
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr

08002f52 <LL_ADC_REG_IsConversionOngoing>:
{
 8002f52:	b480      	push	{r7}
 8002f54:	b083      	sub	sp, #12
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f003 0304 	and.w	r3, r3, #4
 8002f62:	2b04      	cmp	r3, #4
 8002f64:	d101      	bne.n	8002f6a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f66:	2301      	movs	r3, #1
 8002f68:	e000      	b.n	8002f6c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f6a:	2300      	movs	r3, #0
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	370c      	adds	r7, #12
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002f78:	b590      	push	{r4, r7, lr}
 8002f7a:	b0a1      	sub	sp, #132	@ 0x84
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f82:	2300      	movs	r3, #0
 8002f84:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d101      	bne.n	8002f96 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002f92:	2302      	movs	r3, #2
 8002f94:	e0e7      	b.n	8003166 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2201      	movs	r2, #1
 8002f9a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002fae:	d102      	bne.n	8002fb6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002fb0:	4b6f      	ldr	r3, [pc, #444]	@ (8003170 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002fb2:	60bb      	str	r3, [r7, #8]
 8002fb4:	e009      	b.n	8002fca <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a6e      	ldr	r2, [pc, #440]	@ (8003174 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d102      	bne.n	8002fc6 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8002fc0:	4b6d      	ldr	r3, [pc, #436]	@ (8003178 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002fc2:	60bb      	str	r3, [r7, #8]
 8002fc4:	e001      	b.n	8002fca <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d10b      	bne.n	8002fe8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fd4:	f043 0220 	orr.w	r2, r3, #32
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e0be      	b.n	8003166 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	4618      	mov	r0, r3
 8002fec:	f7ff ffb1 	bl	8002f52 <LL_ADC_REG_IsConversionOngoing>
 8002ff0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f7ff ffab 	bl	8002f52 <LL_ADC_REG_IsConversionOngoing>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	f040 80a0 	bne.w	8003144 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003004:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003006:	2b00      	cmp	r3, #0
 8003008:	f040 809c 	bne.w	8003144 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003014:	d004      	beq.n	8003020 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a55      	ldr	r2, [pc, #340]	@ (8003170 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d101      	bne.n	8003024 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003020:	4b56      	ldr	r3, [pc, #344]	@ (800317c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003022:	e000      	b.n	8003026 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003024:	4b56      	ldr	r3, [pc, #344]	@ (8003180 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003026:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d04b      	beq.n	80030c8 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003030:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	6859      	ldr	r1, [r3, #4]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003042:	035b      	lsls	r3, r3, #13
 8003044:	430b      	orrs	r3, r1
 8003046:	431a      	orrs	r2, r3
 8003048:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800304a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003054:	d004      	beq.n	8003060 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a45      	ldr	r2, [pc, #276]	@ (8003170 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d10f      	bne.n	8003080 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003060:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003064:	f7ff ff62 	bl	8002f2c <LL_ADC_IsEnabled>
 8003068:	4604      	mov	r4, r0
 800306a:	4841      	ldr	r0, [pc, #260]	@ (8003170 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800306c:	f7ff ff5e 	bl	8002f2c <LL_ADC_IsEnabled>
 8003070:	4603      	mov	r3, r0
 8003072:	4323      	orrs	r3, r4
 8003074:	2b00      	cmp	r3, #0
 8003076:	bf0c      	ite	eq
 8003078:	2301      	moveq	r3, #1
 800307a:	2300      	movne	r3, #0
 800307c:	b2db      	uxtb	r3, r3
 800307e:	e012      	b.n	80030a6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003080:	483c      	ldr	r0, [pc, #240]	@ (8003174 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003082:	f7ff ff53 	bl	8002f2c <LL_ADC_IsEnabled>
 8003086:	4604      	mov	r4, r0
 8003088:	483b      	ldr	r0, [pc, #236]	@ (8003178 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800308a:	f7ff ff4f 	bl	8002f2c <LL_ADC_IsEnabled>
 800308e:	4603      	mov	r3, r0
 8003090:	431c      	orrs	r4, r3
 8003092:	483c      	ldr	r0, [pc, #240]	@ (8003184 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003094:	f7ff ff4a 	bl	8002f2c <LL_ADC_IsEnabled>
 8003098:	4603      	mov	r3, r0
 800309a:	4323      	orrs	r3, r4
 800309c:	2b00      	cmp	r3, #0
 800309e:	bf0c      	ite	eq
 80030a0:	2301      	moveq	r3, #1
 80030a2:	2300      	movne	r3, #0
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d056      	beq.n	8003158 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80030aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80030b2:	f023 030f 	bic.w	r3, r3, #15
 80030b6:	683a      	ldr	r2, [r7, #0]
 80030b8:	6811      	ldr	r1, [r2, #0]
 80030ba:	683a      	ldr	r2, [r7, #0]
 80030bc:	6892      	ldr	r2, [r2, #8]
 80030be:	430a      	orrs	r2, r1
 80030c0:	431a      	orrs	r2, r3
 80030c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030c4:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80030c6:	e047      	b.n	8003158 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80030c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80030d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030d2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030dc:	d004      	beq.n	80030e8 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a23      	ldr	r2, [pc, #140]	@ (8003170 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d10f      	bne.n	8003108 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80030e8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80030ec:	f7ff ff1e 	bl	8002f2c <LL_ADC_IsEnabled>
 80030f0:	4604      	mov	r4, r0
 80030f2:	481f      	ldr	r0, [pc, #124]	@ (8003170 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80030f4:	f7ff ff1a 	bl	8002f2c <LL_ADC_IsEnabled>
 80030f8:	4603      	mov	r3, r0
 80030fa:	4323      	orrs	r3, r4
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	bf0c      	ite	eq
 8003100:	2301      	moveq	r3, #1
 8003102:	2300      	movne	r3, #0
 8003104:	b2db      	uxtb	r3, r3
 8003106:	e012      	b.n	800312e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003108:	481a      	ldr	r0, [pc, #104]	@ (8003174 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800310a:	f7ff ff0f 	bl	8002f2c <LL_ADC_IsEnabled>
 800310e:	4604      	mov	r4, r0
 8003110:	4819      	ldr	r0, [pc, #100]	@ (8003178 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003112:	f7ff ff0b 	bl	8002f2c <LL_ADC_IsEnabled>
 8003116:	4603      	mov	r3, r0
 8003118:	431c      	orrs	r4, r3
 800311a:	481a      	ldr	r0, [pc, #104]	@ (8003184 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800311c:	f7ff ff06 	bl	8002f2c <LL_ADC_IsEnabled>
 8003120:	4603      	mov	r3, r0
 8003122:	4323      	orrs	r3, r4
 8003124:	2b00      	cmp	r3, #0
 8003126:	bf0c      	ite	eq
 8003128:	2301      	moveq	r3, #1
 800312a:	2300      	movne	r3, #0
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b00      	cmp	r3, #0
 8003130:	d012      	beq.n	8003158 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003132:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800313a:	f023 030f 	bic.w	r3, r3, #15
 800313e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003140:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003142:	e009      	b.n	8003158 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003148:	f043 0220 	orr.w	r2, r3, #32
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003156:	e000      	b.n	800315a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003158:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003162:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003166:	4618      	mov	r0, r3
 8003168:	3784      	adds	r7, #132	@ 0x84
 800316a:	46bd      	mov	sp, r7
 800316c:	bd90      	pop	{r4, r7, pc}
 800316e:	bf00      	nop
 8003170:	50000100 	.word	0x50000100
 8003174:	50000400 	.word	0x50000400
 8003178:	50000500 	.word	0x50000500
 800317c:	50000300 	.word	0x50000300
 8003180:	50000700 	.word	0x50000700
 8003184:	50000600 	.word	0x50000600

08003188 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003198:	4b0c      	ldr	r3, [pc, #48]	@ (80031cc <__NVIC_SetPriorityGrouping+0x44>)
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800319e:	68ba      	ldr	r2, [r7, #8]
 80031a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031a4:	4013      	ands	r3, r2
 80031a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031ba:	4a04      	ldr	r2, [pc, #16]	@ (80031cc <__NVIC_SetPriorityGrouping+0x44>)
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	60d3      	str	r3, [r2, #12]
}
 80031c0:	bf00      	nop
 80031c2:	3714      	adds	r7, #20
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr
 80031cc:	e000ed00 	.word	0xe000ed00

080031d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031d4:	4b04      	ldr	r3, [pc, #16]	@ (80031e8 <__NVIC_GetPriorityGrouping+0x18>)
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	0a1b      	lsrs	r3, r3, #8
 80031da:	f003 0307 	and.w	r3, r3, #7
}
 80031de:	4618      	mov	r0, r3
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr
 80031e8:	e000ed00 	.word	0xe000ed00

080031ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	4603      	mov	r3, r0
 80031f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	db0b      	blt.n	8003216 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031fe:	79fb      	ldrb	r3, [r7, #7]
 8003200:	f003 021f 	and.w	r2, r3, #31
 8003204:	4907      	ldr	r1, [pc, #28]	@ (8003224 <__NVIC_EnableIRQ+0x38>)
 8003206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800320a:	095b      	lsrs	r3, r3, #5
 800320c:	2001      	movs	r0, #1
 800320e:	fa00 f202 	lsl.w	r2, r0, r2
 8003212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003216:	bf00      	nop
 8003218:	370c      	adds	r7, #12
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	e000e100 	.word	0xe000e100

08003228 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	4603      	mov	r3, r0
 8003230:	6039      	str	r1, [r7, #0]
 8003232:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003238:	2b00      	cmp	r3, #0
 800323a:	db0a      	blt.n	8003252 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	b2da      	uxtb	r2, r3
 8003240:	490c      	ldr	r1, [pc, #48]	@ (8003274 <__NVIC_SetPriority+0x4c>)
 8003242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003246:	0112      	lsls	r2, r2, #4
 8003248:	b2d2      	uxtb	r2, r2
 800324a:	440b      	add	r3, r1
 800324c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003250:	e00a      	b.n	8003268 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	b2da      	uxtb	r2, r3
 8003256:	4908      	ldr	r1, [pc, #32]	@ (8003278 <__NVIC_SetPriority+0x50>)
 8003258:	79fb      	ldrb	r3, [r7, #7]
 800325a:	f003 030f 	and.w	r3, r3, #15
 800325e:	3b04      	subs	r3, #4
 8003260:	0112      	lsls	r2, r2, #4
 8003262:	b2d2      	uxtb	r2, r2
 8003264:	440b      	add	r3, r1
 8003266:	761a      	strb	r2, [r3, #24]
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr
 8003274:	e000e100 	.word	0xe000e100
 8003278:	e000ed00 	.word	0xe000ed00

0800327c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800327c:	b480      	push	{r7}
 800327e:	b089      	sub	sp, #36	@ 0x24
 8003280:	af00      	add	r7, sp, #0
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f003 0307 	and.w	r3, r3, #7
 800328e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	f1c3 0307 	rsb	r3, r3, #7
 8003296:	2b04      	cmp	r3, #4
 8003298:	bf28      	it	cs
 800329a:	2304      	movcs	r3, #4
 800329c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	3304      	adds	r3, #4
 80032a2:	2b06      	cmp	r3, #6
 80032a4:	d902      	bls.n	80032ac <NVIC_EncodePriority+0x30>
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	3b03      	subs	r3, #3
 80032aa:	e000      	b.n	80032ae <NVIC_EncodePriority+0x32>
 80032ac:	2300      	movs	r3, #0
 80032ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	43da      	mvns	r2, r3
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	401a      	ands	r2, r3
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	fa01 f303 	lsl.w	r3, r1, r3
 80032ce:	43d9      	mvns	r1, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032d4:	4313      	orrs	r3, r2
         );
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3724      	adds	r7, #36	@ 0x24
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr

080032e2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032e2:	b580      	push	{r7, lr}
 80032e4:	b082      	sub	sp, #8
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f7ff ff4c 	bl	8003188 <__NVIC_SetPriorityGrouping>
}
 80032f0:	bf00      	nop
 80032f2:	3708      	adds	r7, #8
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b086      	sub	sp, #24
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	4603      	mov	r3, r0
 8003300:	60b9      	str	r1, [r7, #8]
 8003302:	607a      	str	r2, [r7, #4]
 8003304:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003306:	f7ff ff63 	bl	80031d0 <__NVIC_GetPriorityGrouping>
 800330a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	68b9      	ldr	r1, [r7, #8]
 8003310:	6978      	ldr	r0, [r7, #20]
 8003312:	f7ff ffb3 	bl	800327c <NVIC_EncodePriority>
 8003316:	4602      	mov	r2, r0
 8003318:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800331c:	4611      	mov	r1, r2
 800331e:	4618      	mov	r0, r3
 8003320:	f7ff ff82 	bl	8003228 <__NVIC_SetPriority>
}
 8003324:	bf00      	nop
 8003326:	3718      	adds	r7, #24
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b082      	sub	sp, #8
 8003330:	af00      	add	r7, sp, #0
 8003332:	4603      	mov	r3, r0
 8003334:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800333a:	4618      	mov	r0, r3
 800333c:	f7ff ff56 	bl	80031ec <__NVIC_EnableIRQ>
}
 8003340:	bf00      	nop
 8003342:	3708      	adds	r7, #8
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003348:	b480      	push	{r7}
 800334a:	b085      	sub	sp, #20
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003350:	2300      	movs	r3, #0
 8003352:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800335a:	b2db      	uxtb	r3, r3
 800335c:	2b02      	cmp	r3, #2
 800335e:	d005      	beq.n	800336c <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2204      	movs	r2, #4
 8003364:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	73fb      	strb	r3, [r7, #15]
 800336a:	e037      	b.n	80033dc <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f022 020e 	bic.w	r2, r2, #14
 800337a:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003386:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800338a:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f022 0201 	bic.w	r2, r2, #1
 800339a:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033a0:	f003 021f 	and.w	r2, r3, #31
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a8:	2101      	movs	r1, #1
 80033aa:	fa01 f202 	lsl.w	r2, r1, r2
 80033ae:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033b4:	687a      	ldr	r2, [r7, #4]
 80033b6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80033b8:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d00c      	beq.n	80033dc <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80033d0:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80033da:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80033ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3714      	adds	r7, #20
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr

080033fa <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	b084      	sub	sp, #16
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003402:	2300      	movs	r3, #0
 8003404:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800340c:	b2db      	uxtb	r3, r3
 800340e:	2b02      	cmp	r3, #2
 8003410:	d00d      	beq.n	800342e <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2204      	movs	r2, #4
 8003416:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	73fb      	strb	r3, [r7, #15]
 800342c:	e047      	b.n	80034be <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f022 020e 	bic.w	r2, r2, #14
 800343c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f022 0201 	bic.w	r2, r2, #1
 800344c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003458:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800345c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003462:	f003 021f 	and.w	r2, r3, #31
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800346a:	2101      	movs	r1, #1
 800346c:	fa01 f202 	lsl.w	r2, r1, r2
 8003470:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800347a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003480:	2b00      	cmp	r3, #0
 8003482:	d00c      	beq.n	800349e <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800348e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003492:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800349c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d003      	beq.n	80034be <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	4798      	blx	r3
    }
  }
  return status;
 80034be:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3710      	adds	r7, #16
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b087      	sub	sp, #28
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80034d2:	2300      	movs	r3, #0
 80034d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80034d6:	e15a      	b.n	800378e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	2101      	movs	r1, #1
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	fa01 f303 	lsl.w	r3, r1, r3
 80034e4:	4013      	ands	r3, r2
 80034e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	f000 814c 	beq.w	8003788 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f003 0303 	and.w	r3, r3, #3
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d005      	beq.n	8003508 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003504:	2b02      	cmp	r3, #2
 8003506:	d130      	bne.n	800356a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	2203      	movs	r2, #3
 8003514:	fa02 f303 	lsl.w	r3, r2, r3
 8003518:	43db      	mvns	r3, r3
 800351a:	693a      	ldr	r2, [r7, #16]
 800351c:	4013      	ands	r3, r2
 800351e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	68da      	ldr	r2, [r3, #12]
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	fa02 f303 	lsl.w	r3, r2, r3
 800352c:	693a      	ldr	r2, [r7, #16]
 800352e:	4313      	orrs	r3, r2
 8003530:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800353e:	2201      	movs	r2, #1
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	fa02 f303 	lsl.w	r3, r2, r3
 8003546:	43db      	mvns	r3, r3
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	4013      	ands	r3, r2
 800354c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	091b      	lsrs	r3, r3, #4
 8003554:	f003 0201 	and.w	r2, r3, #1
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	fa02 f303 	lsl.w	r3, r2, r3
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	4313      	orrs	r3, r2
 8003562:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	693a      	ldr	r2, [r7, #16]
 8003568:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f003 0303 	and.w	r3, r3, #3
 8003572:	2b03      	cmp	r3, #3
 8003574:	d017      	beq.n	80035a6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	2203      	movs	r2, #3
 8003582:	fa02 f303 	lsl.w	r3, r2, r3
 8003586:	43db      	mvns	r3, r3
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	4013      	ands	r3, r2
 800358c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	689a      	ldr	r2, [r3, #8]
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	005b      	lsls	r3, r3, #1
 8003596:	fa02 f303 	lsl.w	r3, r2, r3
 800359a:	693a      	ldr	r2, [r7, #16]
 800359c:	4313      	orrs	r3, r2
 800359e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	693a      	ldr	r2, [r7, #16]
 80035a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	f003 0303 	and.w	r3, r3, #3
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d123      	bne.n	80035fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	08da      	lsrs	r2, r3, #3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	3208      	adds	r2, #8
 80035ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	f003 0307 	and.w	r3, r3, #7
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	220f      	movs	r2, #15
 80035ca:	fa02 f303 	lsl.w	r3, r2, r3
 80035ce:	43db      	mvns	r3, r3
 80035d0:	693a      	ldr	r2, [r7, #16]
 80035d2:	4013      	ands	r3, r2
 80035d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	691a      	ldr	r2, [r3, #16]
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	f003 0307 	and.w	r3, r3, #7
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	fa02 f303 	lsl.w	r3, r2, r3
 80035e6:	693a      	ldr	r2, [r7, #16]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	08da      	lsrs	r2, r3, #3
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	3208      	adds	r2, #8
 80035f4:	6939      	ldr	r1, [r7, #16]
 80035f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	005b      	lsls	r3, r3, #1
 8003604:	2203      	movs	r2, #3
 8003606:	fa02 f303 	lsl.w	r3, r2, r3
 800360a:	43db      	mvns	r3, r3
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	4013      	ands	r3, r2
 8003610:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f003 0203 	and.w	r2, r3, #3
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	fa02 f303 	lsl.w	r3, r2, r3
 8003622:	693a      	ldr	r2, [r7, #16]
 8003624:	4313      	orrs	r3, r2
 8003626:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	693a      	ldr	r2, [r7, #16]
 800362c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003636:	2b00      	cmp	r3, #0
 8003638:	f000 80a6 	beq.w	8003788 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800363c:	4b5b      	ldr	r3, [pc, #364]	@ (80037ac <HAL_GPIO_Init+0x2e4>)
 800363e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003640:	4a5a      	ldr	r2, [pc, #360]	@ (80037ac <HAL_GPIO_Init+0x2e4>)
 8003642:	f043 0301 	orr.w	r3, r3, #1
 8003646:	6613      	str	r3, [r2, #96]	@ 0x60
 8003648:	4b58      	ldr	r3, [pc, #352]	@ (80037ac <HAL_GPIO_Init+0x2e4>)
 800364a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800364c:	f003 0301 	and.w	r3, r3, #1
 8003650:	60bb      	str	r3, [r7, #8]
 8003652:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003654:	4a56      	ldr	r2, [pc, #344]	@ (80037b0 <HAL_GPIO_Init+0x2e8>)
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	089b      	lsrs	r3, r3, #2
 800365a:	3302      	adds	r3, #2
 800365c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003660:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	f003 0303 	and.w	r3, r3, #3
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	220f      	movs	r2, #15
 800366c:	fa02 f303 	lsl.w	r3, r2, r3
 8003670:	43db      	mvns	r3, r3
 8003672:	693a      	ldr	r2, [r7, #16]
 8003674:	4013      	ands	r3, r2
 8003676:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800367e:	d01f      	beq.n	80036c0 <HAL_GPIO_Init+0x1f8>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	4a4c      	ldr	r2, [pc, #304]	@ (80037b4 <HAL_GPIO_Init+0x2ec>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d019      	beq.n	80036bc <HAL_GPIO_Init+0x1f4>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	4a4b      	ldr	r2, [pc, #300]	@ (80037b8 <HAL_GPIO_Init+0x2f0>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d013      	beq.n	80036b8 <HAL_GPIO_Init+0x1f0>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	4a4a      	ldr	r2, [pc, #296]	@ (80037bc <HAL_GPIO_Init+0x2f4>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d00d      	beq.n	80036b4 <HAL_GPIO_Init+0x1ec>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	4a49      	ldr	r2, [pc, #292]	@ (80037c0 <HAL_GPIO_Init+0x2f8>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d007      	beq.n	80036b0 <HAL_GPIO_Init+0x1e8>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	4a48      	ldr	r2, [pc, #288]	@ (80037c4 <HAL_GPIO_Init+0x2fc>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d101      	bne.n	80036ac <HAL_GPIO_Init+0x1e4>
 80036a8:	2305      	movs	r3, #5
 80036aa:	e00a      	b.n	80036c2 <HAL_GPIO_Init+0x1fa>
 80036ac:	2306      	movs	r3, #6
 80036ae:	e008      	b.n	80036c2 <HAL_GPIO_Init+0x1fa>
 80036b0:	2304      	movs	r3, #4
 80036b2:	e006      	b.n	80036c2 <HAL_GPIO_Init+0x1fa>
 80036b4:	2303      	movs	r3, #3
 80036b6:	e004      	b.n	80036c2 <HAL_GPIO_Init+0x1fa>
 80036b8:	2302      	movs	r3, #2
 80036ba:	e002      	b.n	80036c2 <HAL_GPIO_Init+0x1fa>
 80036bc:	2301      	movs	r3, #1
 80036be:	e000      	b.n	80036c2 <HAL_GPIO_Init+0x1fa>
 80036c0:	2300      	movs	r3, #0
 80036c2:	697a      	ldr	r2, [r7, #20]
 80036c4:	f002 0203 	and.w	r2, r2, #3
 80036c8:	0092      	lsls	r2, r2, #2
 80036ca:	4093      	lsls	r3, r2
 80036cc:	693a      	ldr	r2, [r7, #16]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036d2:	4937      	ldr	r1, [pc, #220]	@ (80037b0 <HAL_GPIO_Init+0x2e8>)
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	089b      	lsrs	r3, r3, #2
 80036d8:	3302      	adds	r3, #2
 80036da:	693a      	ldr	r2, [r7, #16]
 80036dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80036e0:	4b39      	ldr	r3, [pc, #228]	@ (80037c8 <HAL_GPIO_Init+0x300>)
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	43db      	mvns	r3, r3
 80036ea:	693a      	ldr	r2, [r7, #16]
 80036ec:	4013      	ands	r3, r2
 80036ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d003      	beq.n	8003704 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80036fc:	693a      	ldr	r2, [r7, #16]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	4313      	orrs	r3, r2
 8003702:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003704:	4a30      	ldr	r2, [pc, #192]	@ (80037c8 <HAL_GPIO_Init+0x300>)
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800370a:	4b2f      	ldr	r3, [pc, #188]	@ (80037c8 <HAL_GPIO_Init+0x300>)
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	43db      	mvns	r3, r3
 8003714:	693a      	ldr	r2, [r7, #16]
 8003716:	4013      	ands	r3, r2
 8003718:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d003      	beq.n	800372e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003726:	693a      	ldr	r2, [r7, #16]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	4313      	orrs	r3, r2
 800372c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800372e:	4a26      	ldr	r2, [pc, #152]	@ (80037c8 <HAL_GPIO_Init+0x300>)
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003734:	4b24      	ldr	r3, [pc, #144]	@ (80037c8 <HAL_GPIO_Init+0x300>)
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	43db      	mvns	r3, r3
 800373e:	693a      	ldr	r2, [r7, #16]
 8003740:	4013      	ands	r3, r2
 8003742:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d003      	beq.n	8003758 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003750:	693a      	ldr	r2, [r7, #16]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	4313      	orrs	r3, r2
 8003756:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003758:	4a1b      	ldr	r2, [pc, #108]	@ (80037c8 <HAL_GPIO_Init+0x300>)
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800375e:	4b1a      	ldr	r3, [pc, #104]	@ (80037c8 <HAL_GPIO_Init+0x300>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	43db      	mvns	r3, r3
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	4013      	ands	r3, r2
 800376c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003776:	2b00      	cmp	r3, #0
 8003778:	d003      	beq.n	8003782 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800377a:	693a      	ldr	r2, [r7, #16]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	4313      	orrs	r3, r2
 8003780:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003782:	4a11      	ldr	r2, [pc, #68]	@ (80037c8 <HAL_GPIO_Init+0x300>)
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	3301      	adds	r3, #1
 800378c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	fa22 f303 	lsr.w	r3, r2, r3
 8003798:	2b00      	cmp	r3, #0
 800379a:	f47f ae9d 	bne.w	80034d8 <HAL_GPIO_Init+0x10>
  }
}
 800379e:	bf00      	nop
 80037a0:	bf00      	nop
 80037a2:	371c      	adds	r7, #28
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr
 80037ac:	40021000 	.word	0x40021000
 80037b0:	40010000 	.word	0x40010000
 80037b4:	48000400 	.word	0x48000400
 80037b8:	48000800 	.word	0x48000800
 80037bc:	48000c00 	.word	0x48000c00
 80037c0:	48001000 	.word	0x48001000
 80037c4:	48001400 	.word	0x48001400
 80037c8:	40010400 	.word	0x40010400

080037cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
 80037d4:	460b      	mov	r3, r1
 80037d6:	807b      	strh	r3, [r7, #2]
 80037d8:	4613      	mov	r3, r2
 80037da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80037dc:	787b      	ldrb	r3, [r7, #1]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d003      	beq.n	80037ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80037e2:	887a      	ldrh	r2, [r7, #2]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80037e8:	e002      	b.n	80037f0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80037ea:	887a      	ldrh	r2, [r7, #2]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b085      	sub	sp, #20
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	460b      	mov	r3, r1
 8003806:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	695b      	ldr	r3, [r3, #20]
 800380c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800380e:	887a      	ldrh	r2, [r7, #2]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	4013      	ands	r3, r2
 8003814:	041a      	lsls	r2, r3, #16
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	43d9      	mvns	r1, r3
 800381a:	887b      	ldrh	r3, [r7, #2]
 800381c:	400b      	ands	r3, r1
 800381e:	431a      	orrs	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	619a      	str	r2, [r3, #24]
}
 8003824:	bf00      	nop
 8003826:	3714      	adds	r7, #20
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr

08003830 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	4603      	mov	r3, r0
 8003838:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800383a:	4b08      	ldr	r3, [pc, #32]	@ (800385c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800383c:	695a      	ldr	r2, [r3, #20]
 800383e:	88fb      	ldrh	r3, [r7, #6]
 8003840:	4013      	ands	r3, r2
 8003842:	2b00      	cmp	r3, #0
 8003844:	d006      	beq.n	8003854 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003846:	4a05      	ldr	r2, [pc, #20]	@ (800385c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003848:	88fb      	ldrh	r3, [r7, #6]
 800384a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800384c:	88fb      	ldrh	r3, [r7, #6]
 800384e:	4618      	mov	r0, r3
 8003850:	f000 f806 	bl	8003860 <HAL_GPIO_EXTI_Callback>
  }
}
 8003854:	bf00      	nop
 8003856:	3708      	adds	r7, #8
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}
 800385c:	40010400 	.word	0x40010400

08003860 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003860:	b480      	push	{r7}
 8003862:	b083      	sub	sp, #12
 8003864:	af00      	add	r7, sp, #0
 8003866:	4603      	mov	r3, r0
 8003868:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800386a:	bf00      	nop
 800386c:	370c      	adds	r7, #12
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr
	...

08003878 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003878:	b480      	push	{r7}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d141      	bne.n	800390a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003886:	4b4b      	ldr	r3, [pc, #300]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800388e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003892:	d131      	bne.n	80038f8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003894:	4b47      	ldr	r3, [pc, #284]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003896:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800389a:	4a46      	ldr	r2, [pc, #280]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800389c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80038a4:	4b43      	ldr	r3, [pc, #268]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80038ac:	4a41      	ldr	r2, [pc, #260]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80038b2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80038b4:	4b40      	ldr	r3, [pc, #256]	@ (80039b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	2232      	movs	r2, #50	@ 0x32
 80038ba:	fb02 f303 	mul.w	r3, r2, r3
 80038be:	4a3f      	ldr	r2, [pc, #252]	@ (80039bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80038c0:	fba2 2303 	umull	r2, r3, r2, r3
 80038c4:	0c9b      	lsrs	r3, r3, #18
 80038c6:	3301      	adds	r3, #1
 80038c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038ca:	e002      	b.n	80038d2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	3b01      	subs	r3, #1
 80038d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038d2:	4b38      	ldr	r3, [pc, #224]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038d4:	695b      	ldr	r3, [r3, #20]
 80038d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038de:	d102      	bne.n	80038e6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1f2      	bne.n	80038cc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80038e6:	4b33      	ldr	r3, [pc, #204]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038e8:	695b      	ldr	r3, [r3, #20]
 80038ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038f2:	d158      	bne.n	80039a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80038f4:	2303      	movs	r3, #3
 80038f6:	e057      	b.n	80039a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80038f8:	4b2e      	ldr	r3, [pc, #184]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038fe:	4a2d      	ldr	r2, [pc, #180]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003900:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003904:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003908:	e04d      	b.n	80039a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003910:	d141      	bne.n	8003996 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003912:	4b28      	ldr	r3, [pc, #160]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800391a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800391e:	d131      	bne.n	8003984 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003920:	4b24      	ldr	r3, [pc, #144]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003922:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003926:	4a23      	ldr	r2, [pc, #140]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003928:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800392c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003930:	4b20      	ldr	r3, [pc, #128]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003938:	4a1e      	ldr	r2, [pc, #120]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800393a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800393e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003940:	4b1d      	ldr	r3, [pc, #116]	@ (80039b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2232      	movs	r2, #50	@ 0x32
 8003946:	fb02 f303 	mul.w	r3, r2, r3
 800394a:	4a1c      	ldr	r2, [pc, #112]	@ (80039bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800394c:	fba2 2303 	umull	r2, r3, r2, r3
 8003950:	0c9b      	lsrs	r3, r3, #18
 8003952:	3301      	adds	r3, #1
 8003954:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003956:	e002      	b.n	800395e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	3b01      	subs	r3, #1
 800395c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800395e:	4b15      	ldr	r3, [pc, #84]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003960:	695b      	ldr	r3, [r3, #20]
 8003962:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003966:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800396a:	d102      	bne.n	8003972 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1f2      	bne.n	8003958 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003972:	4b10      	ldr	r3, [pc, #64]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003974:	695b      	ldr	r3, [r3, #20]
 8003976:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800397a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800397e:	d112      	bne.n	80039a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003980:	2303      	movs	r3, #3
 8003982:	e011      	b.n	80039a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003984:	4b0b      	ldr	r3, [pc, #44]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003986:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800398a:	4a0a      	ldr	r2, [pc, #40]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800398c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003990:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003994:	e007      	b.n	80039a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003996:	4b07      	ldr	r3, [pc, #28]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800399e:	4a05      	ldr	r2, [pc, #20]	@ (80039b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80039a4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80039a6:	2300      	movs	r3, #0
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3714      	adds	r7, #20
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr
 80039b4:	40007000 	.word	0x40007000
 80039b8:	20000000 	.word	0x20000000
 80039bc:	431bde83 	.word	0x431bde83

080039c0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80039c0:	b480      	push	{r7}
 80039c2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80039c4:	4b05      	ldr	r3, [pc, #20]	@ (80039dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	4a04      	ldr	r2, [pc, #16]	@ (80039dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80039ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039ce:	6093      	str	r3, [r2, #8]
}
 80039d0:	bf00      	nop
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop
 80039dc:	40007000 	.word	0x40007000

080039e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b088      	sub	sp, #32
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d101      	bne.n	80039f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e2fe      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0301 	and.w	r3, r3, #1
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d075      	beq.n	8003aea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039fe:	4b97      	ldr	r3, [pc, #604]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	f003 030c 	and.w	r3, r3, #12
 8003a06:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a08:	4b94      	ldr	r3, [pc, #592]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	f003 0303 	and.w	r3, r3, #3
 8003a10:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003a12:	69bb      	ldr	r3, [r7, #24]
 8003a14:	2b0c      	cmp	r3, #12
 8003a16:	d102      	bne.n	8003a1e <HAL_RCC_OscConfig+0x3e>
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	2b03      	cmp	r3, #3
 8003a1c:	d002      	beq.n	8003a24 <HAL_RCC_OscConfig+0x44>
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	2b08      	cmp	r3, #8
 8003a22:	d10b      	bne.n	8003a3c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a24:	4b8d      	ldr	r3, [pc, #564]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d05b      	beq.n	8003ae8 <HAL_RCC_OscConfig+0x108>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d157      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e2d9      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a44:	d106      	bne.n	8003a54 <HAL_RCC_OscConfig+0x74>
 8003a46:	4b85      	ldr	r3, [pc, #532]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a84      	ldr	r2, [pc, #528]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003a4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a50:	6013      	str	r3, [r2, #0]
 8003a52:	e01d      	b.n	8003a90 <HAL_RCC_OscConfig+0xb0>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a5c:	d10c      	bne.n	8003a78 <HAL_RCC_OscConfig+0x98>
 8003a5e:	4b7f      	ldr	r3, [pc, #508]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a7e      	ldr	r2, [pc, #504]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003a64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a68:	6013      	str	r3, [r2, #0]
 8003a6a:	4b7c      	ldr	r3, [pc, #496]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a7b      	ldr	r2, [pc, #492]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003a70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a74:	6013      	str	r3, [r2, #0]
 8003a76:	e00b      	b.n	8003a90 <HAL_RCC_OscConfig+0xb0>
 8003a78:	4b78      	ldr	r3, [pc, #480]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a77      	ldr	r2, [pc, #476]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003a7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a82:	6013      	str	r3, [r2, #0]
 8003a84:	4b75      	ldr	r3, [pc, #468]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a74      	ldr	r2, [pc, #464]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003a8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d013      	beq.n	8003ac0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a98:	f7fe fa6a 	bl	8001f70 <HAL_GetTick>
 8003a9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a9e:	e008      	b.n	8003ab2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003aa0:	f7fe fa66 	bl	8001f70 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	2b64      	cmp	r3, #100	@ 0x64
 8003aac:	d901      	bls.n	8003ab2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e29e      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ab2:	4b6a      	ldr	r3, [pc, #424]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d0f0      	beq.n	8003aa0 <HAL_RCC_OscConfig+0xc0>
 8003abe:	e014      	b.n	8003aea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac0:	f7fe fa56 	bl	8001f70 <HAL_GetTick>
 8003ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ac6:	e008      	b.n	8003ada <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ac8:	f7fe fa52 	bl	8001f70 <HAL_GetTick>
 8003acc:	4602      	mov	r2, r0
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	1ad3      	subs	r3, r2, r3
 8003ad2:	2b64      	cmp	r3, #100	@ 0x64
 8003ad4:	d901      	bls.n	8003ada <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e28a      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ada:	4b60      	ldr	r3, [pc, #384]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d1f0      	bne.n	8003ac8 <HAL_RCC_OscConfig+0xe8>
 8003ae6:	e000      	b.n	8003aea <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ae8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d075      	beq.n	8003be2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003af6:	4b59      	ldr	r3, [pc, #356]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	f003 030c 	and.w	r3, r3, #12
 8003afe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b00:	4b56      	ldr	r3, [pc, #344]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	f003 0303 	and.w	r3, r3, #3
 8003b08:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	2b0c      	cmp	r3, #12
 8003b0e:	d102      	bne.n	8003b16 <HAL_RCC_OscConfig+0x136>
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d002      	beq.n	8003b1c <HAL_RCC_OscConfig+0x13c>
 8003b16:	69bb      	ldr	r3, [r7, #24]
 8003b18:	2b04      	cmp	r3, #4
 8003b1a:	d11f      	bne.n	8003b5c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b1c:	4b4f      	ldr	r3, [pc, #316]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d005      	beq.n	8003b34 <HAL_RCC_OscConfig+0x154>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d101      	bne.n	8003b34 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e25d      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b34:	4b49      	ldr	r3, [pc, #292]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	691b      	ldr	r3, [r3, #16]
 8003b40:	061b      	lsls	r3, r3, #24
 8003b42:	4946      	ldr	r1, [pc, #280]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003b48:	4b45      	ldr	r3, [pc, #276]	@ (8003c60 <HAL_RCC_OscConfig+0x280>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7fd f8f9 	bl	8000d44 <HAL_InitTick>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d043      	beq.n	8003be0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e249      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d023      	beq.n	8003bac <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b64:	4b3d      	ldr	r3, [pc, #244]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a3c      	ldr	r2, [pc, #240]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003b6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b70:	f7fe f9fe 	bl	8001f70 <HAL_GetTick>
 8003b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b76:	e008      	b.n	8003b8a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b78:	f7fe f9fa 	bl	8001f70 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e232      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b8a:	4b34      	ldr	r3, [pc, #208]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d0f0      	beq.n	8003b78 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b96:	4b31      	ldr	r3, [pc, #196]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	691b      	ldr	r3, [r3, #16]
 8003ba2:	061b      	lsls	r3, r3, #24
 8003ba4:	492d      	ldr	r1, [pc, #180]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	604b      	str	r3, [r1, #4]
 8003baa:	e01a      	b.n	8003be2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bac:	4b2b      	ldr	r3, [pc, #172]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a2a      	ldr	r2, [pc, #168]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003bb2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb8:	f7fe f9da 	bl	8001f70 <HAL_GetTick>
 8003bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003bbe:	e008      	b.n	8003bd2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bc0:	f7fe f9d6 	bl	8001f70 <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d901      	bls.n	8003bd2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	e20e      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003bd2:	4b22      	ldr	r3, [pc, #136]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d1f0      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x1e0>
 8003bde:	e000      	b.n	8003be2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003be0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0308 	and.w	r3, r3, #8
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d041      	beq.n	8003c72 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	695b      	ldr	r3, [r3, #20]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d01c      	beq.n	8003c30 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bf6:	4b19      	ldr	r3, [pc, #100]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003bf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bfc:	4a17      	ldr	r2, [pc, #92]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003bfe:	f043 0301 	orr.w	r3, r3, #1
 8003c02:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c06:	f7fe f9b3 	bl	8001f70 <HAL_GetTick>
 8003c0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c0c:	e008      	b.n	8003c20 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c0e:	f7fe f9af 	bl	8001f70 <HAL_GetTick>
 8003c12:	4602      	mov	r2, r0
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d901      	bls.n	8003c20 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	e1e7      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c20:	4b0e      	ldr	r3, [pc, #56]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003c22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c26:	f003 0302 	and.w	r3, r3, #2
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d0ef      	beq.n	8003c0e <HAL_RCC_OscConfig+0x22e>
 8003c2e:	e020      	b.n	8003c72 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c30:	4b0a      	ldr	r3, [pc, #40]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003c32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c36:	4a09      	ldr	r2, [pc, #36]	@ (8003c5c <HAL_RCC_OscConfig+0x27c>)
 8003c38:	f023 0301 	bic.w	r3, r3, #1
 8003c3c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c40:	f7fe f996 	bl	8001f70 <HAL_GetTick>
 8003c44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c46:	e00d      	b.n	8003c64 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c48:	f7fe f992 	bl	8001f70 <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	2b02      	cmp	r3, #2
 8003c54:	d906      	bls.n	8003c64 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e1ca      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
 8003c5a:	bf00      	nop
 8003c5c:	40021000 	.word	0x40021000
 8003c60:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c64:	4b8c      	ldr	r3, [pc, #560]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003c66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c6a:	f003 0302 	and.w	r3, r3, #2
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d1ea      	bne.n	8003c48 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0304 	and.w	r3, r3, #4
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	f000 80a6 	beq.w	8003dcc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c80:	2300      	movs	r3, #0
 8003c82:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c84:	4b84      	ldr	r3, [pc, #528]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d101      	bne.n	8003c94 <HAL_RCC_OscConfig+0x2b4>
 8003c90:	2301      	movs	r3, #1
 8003c92:	e000      	b.n	8003c96 <HAL_RCC_OscConfig+0x2b6>
 8003c94:	2300      	movs	r3, #0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d00d      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c9a:	4b7f      	ldr	r3, [pc, #508]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c9e:	4a7e      	ldr	r2, [pc, #504]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003ca0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ca4:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ca6:	4b7c      	ldr	r3, [pc, #496]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003caa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cae:	60fb      	str	r3, [r7, #12]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cb6:	4b79      	ldr	r3, [pc, #484]	@ (8003e9c <HAL_RCC_OscConfig+0x4bc>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d118      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003cc2:	4b76      	ldr	r3, [pc, #472]	@ (8003e9c <HAL_RCC_OscConfig+0x4bc>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a75      	ldr	r2, [pc, #468]	@ (8003e9c <HAL_RCC_OscConfig+0x4bc>)
 8003cc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ccc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cce:	f7fe f94f 	bl	8001f70 <HAL_GetTick>
 8003cd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cd4:	e008      	b.n	8003ce8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cd6:	f7fe f94b 	bl	8001f70 <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d901      	bls.n	8003ce8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e183      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ce8:	4b6c      	ldr	r3, [pc, #432]	@ (8003e9c <HAL_RCC_OscConfig+0x4bc>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d0f0      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d108      	bne.n	8003d0e <HAL_RCC_OscConfig+0x32e>
 8003cfc:	4b66      	ldr	r3, [pc, #408]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d02:	4a65      	ldr	r2, [pc, #404]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003d04:	f043 0301 	orr.w	r3, r3, #1
 8003d08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d0c:	e024      	b.n	8003d58 <HAL_RCC_OscConfig+0x378>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	2b05      	cmp	r3, #5
 8003d14:	d110      	bne.n	8003d38 <HAL_RCC_OscConfig+0x358>
 8003d16:	4b60      	ldr	r3, [pc, #384]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d1c:	4a5e      	ldr	r2, [pc, #376]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003d1e:	f043 0304 	orr.w	r3, r3, #4
 8003d22:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d26:	4b5c      	ldr	r3, [pc, #368]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003d28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d2c:	4a5a      	ldr	r2, [pc, #360]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003d2e:	f043 0301 	orr.w	r3, r3, #1
 8003d32:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d36:	e00f      	b.n	8003d58 <HAL_RCC_OscConfig+0x378>
 8003d38:	4b57      	ldr	r3, [pc, #348]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d3e:	4a56      	ldr	r2, [pc, #344]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003d40:	f023 0301 	bic.w	r3, r3, #1
 8003d44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d48:	4b53      	ldr	r3, [pc, #332]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d4e:	4a52      	ldr	r2, [pc, #328]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003d50:	f023 0304 	bic.w	r3, r3, #4
 8003d54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d016      	beq.n	8003d8e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d60:	f7fe f906 	bl	8001f70 <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d66:	e00a      	b.n	8003d7e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d68:	f7fe f902 	bl	8001f70 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e138      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d7e:	4b46      	ldr	r3, [pc, #280]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d84:	f003 0302 	and.w	r3, r3, #2
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d0ed      	beq.n	8003d68 <HAL_RCC_OscConfig+0x388>
 8003d8c:	e015      	b.n	8003dba <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d8e:	f7fe f8ef 	bl	8001f70 <HAL_GetTick>
 8003d92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d94:	e00a      	b.n	8003dac <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d96:	f7fe f8eb 	bl	8001f70 <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d901      	bls.n	8003dac <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003da8:	2303      	movs	r3, #3
 8003daa:	e121      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003dac:	4b3a      	ldr	r3, [pc, #232]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db2:	f003 0302 	and.w	r3, r3, #2
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d1ed      	bne.n	8003d96 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003dba:	7ffb      	ldrb	r3, [r7, #31]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d105      	bne.n	8003dcc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dc0:	4b35      	ldr	r3, [pc, #212]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003dc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dc4:	4a34      	ldr	r2, [pc, #208]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003dc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dca:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0320 	and.w	r3, r3, #32
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d03c      	beq.n	8003e52 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d01c      	beq.n	8003e1a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003de0:	4b2d      	ldr	r3, [pc, #180]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003de2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003de6:	4a2c      	ldr	r2, [pc, #176]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003de8:	f043 0301 	orr.w	r3, r3, #1
 8003dec:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003df0:	f7fe f8be 	bl	8001f70 <HAL_GetTick>
 8003df4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003df6:	e008      	b.n	8003e0a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003df8:	f7fe f8ba 	bl	8001f70 <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d901      	bls.n	8003e0a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e0f2      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003e0a:	4b23      	ldr	r3, [pc, #140]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003e0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e10:	f003 0302 	and.w	r3, r3, #2
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d0ef      	beq.n	8003df8 <HAL_RCC_OscConfig+0x418>
 8003e18:	e01b      	b.n	8003e52 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003e1a:	4b1f      	ldr	r3, [pc, #124]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003e1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e20:	4a1d      	ldr	r2, [pc, #116]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003e22:	f023 0301 	bic.w	r3, r3, #1
 8003e26:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e2a:	f7fe f8a1 	bl	8001f70 <HAL_GetTick>
 8003e2e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003e30:	e008      	b.n	8003e44 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e32:	f7fe f89d 	bl	8001f70 <HAL_GetTick>
 8003e36:	4602      	mov	r2, r0
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d901      	bls.n	8003e44 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e0d5      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003e44:	4b14      	ldr	r3, [pc, #80]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003e46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e4a:	f003 0302 	and.w	r3, r3, #2
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d1ef      	bne.n	8003e32 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	69db      	ldr	r3, [r3, #28]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	f000 80c9 	beq.w	8003fee <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e5c:	4b0e      	ldr	r3, [pc, #56]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	f003 030c 	and.w	r3, r3, #12
 8003e64:	2b0c      	cmp	r3, #12
 8003e66:	f000 8083 	beq.w	8003f70 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	69db      	ldr	r3, [r3, #28]
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d15e      	bne.n	8003f30 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e72:	4b09      	ldr	r3, [pc, #36]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a08      	ldr	r2, [pc, #32]	@ (8003e98 <HAL_RCC_OscConfig+0x4b8>)
 8003e78:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e7e:	f7fe f877 	bl	8001f70 <HAL_GetTick>
 8003e82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e84:	e00c      	b.n	8003ea0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e86:	f7fe f873 	bl	8001f70 <HAL_GetTick>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	d905      	bls.n	8003ea0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	e0ab      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
 8003e98:	40021000 	.word	0x40021000
 8003e9c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ea0:	4b55      	ldr	r3, [pc, #340]	@ (8003ff8 <HAL_RCC_OscConfig+0x618>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d1ec      	bne.n	8003e86 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003eac:	4b52      	ldr	r3, [pc, #328]	@ (8003ff8 <HAL_RCC_OscConfig+0x618>)
 8003eae:	68da      	ldr	r2, [r3, #12]
 8003eb0:	4b52      	ldr	r3, [pc, #328]	@ (8003ffc <HAL_RCC_OscConfig+0x61c>)
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	6a11      	ldr	r1, [r2, #32]
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ebc:	3a01      	subs	r2, #1
 8003ebe:	0112      	lsls	r2, r2, #4
 8003ec0:	4311      	orrs	r1, r2
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003ec6:	0212      	lsls	r2, r2, #8
 8003ec8:	4311      	orrs	r1, r2
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003ece:	0852      	lsrs	r2, r2, #1
 8003ed0:	3a01      	subs	r2, #1
 8003ed2:	0552      	lsls	r2, r2, #21
 8003ed4:	4311      	orrs	r1, r2
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003eda:	0852      	lsrs	r2, r2, #1
 8003edc:	3a01      	subs	r2, #1
 8003ede:	0652      	lsls	r2, r2, #25
 8003ee0:	4311      	orrs	r1, r2
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003ee6:	06d2      	lsls	r2, r2, #27
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	4943      	ldr	r1, [pc, #268]	@ (8003ff8 <HAL_RCC_OscConfig+0x618>)
 8003eec:	4313      	orrs	r3, r2
 8003eee:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ef0:	4b41      	ldr	r3, [pc, #260]	@ (8003ff8 <HAL_RCC_OscConfig+0x618>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a40      	ldr	r2, [pc, #256]	@ (8003ff8 <HAL_RCC_OscConfig+0x618>)
 8003ef6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003efa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003efc:	4b3e      	ldr	r3, [pc, #248]	@ (8003ff8 <HAL_RCC_OscConfig+0x618>)
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	4a3d      	ldr	r2, [pc, #244]	@ (8003ff8 <HAL_RCC_OscConfig+0x618>)
 8003f02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f06:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f08:	f7fe f832 	bl	8001f70 <HAL_GetTick>
 8003f0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f0e:	e008      	b.n	8003f22 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f10:	f7fe f82e 	bl	8001f70 <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	2b02      	cmp	r3, #2
 8003f1c:	d901      	bls.n	8003f22 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e066      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f22:	4b35      	ldr	r3, [pc, #212]	@ (8003ff8 <HAL_RCC_OscConfig+0x618>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d0f0      	beq.n	8003f10 <HAL_RCC_OscConfig+0x530>
 8003f2e:	e05e      	b.n	8003fee <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f30:	4b31      	ldr	r3, [pc, #196]	@ (8003ff8 <HAL_RCC_OscConfig+0x618>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a30      	ldr	r2, [pc, #192]	@ (8003ff8 <HAL_RCC_OscConfig+0x618>)
 8003f36:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f3c:	f7fe f818 	bl	8001f70 <HAL_GetTick>
 8003f40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f42:	e008      	b.n	8003f56 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f44:	f7fe f814 	bl	8001f70 <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d901      	bls.n	8003f56 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e04c      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f56:	4b28      	ldr	r3, [pc, #160]	@ (8003ff8 <HAL_RCC_OscConfig+0x618>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d1f0      	bne.n	8003f44 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003f62:	4b25      	ldr	r3, [pc, #148]	@ (8003ff8 <HAL_RCC_OscConfig+0x618>)
 8003f64:	68da      	ldr	r2, [r3, #12]
 8003f66:	4924      	ldr	r1, [pc, #144]	@ (8003ff8 <HAL_RCC_OscConfig+0x618>)
 8003f68:	4b25      	ldr	r3, [pc, #148]	@ (8004000 <HAL_RCC_OscConfig+0x620>)
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	60cb      	str	r3, [r1, #12]
 8003f6e:	e03e      	b.n	8003fee <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	69db      	ldr	r3, [r3, #28]
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d101      	bne.n	8003f7c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e039      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003f7c:	4b1e      	ldr	r3, [pc, #120]	@ (8003ff8 <HAL_RCC_OscConfig+0x618>)
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	f003 0203 	and.w	r2, r3, #3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a1b      	ldr	r3, [r3, #32]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d12c      	bne.n	8003fea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9a:	3b01      	subs	r3, #1
 8003f9c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d123      	bne.n	8003fea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fac:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d11b      	bne.n	8003fea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fbc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d113      	bne.n	8003fea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fcc:	085b      	lsrs	r3, r3, #1
 8003fce:	3b01      	subs	r3, #1
 8003fd0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d109      	bne.n	8003fea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fe0:	085b      	lsrs	r3, r3, #1
 8003fe2:	3b01      	subs	r3, #1
 8003fe4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d001      	beq.n	8003fee <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e000      	b.n	8003ff0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003fee:	2300      	movs	r3, #0
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3720      	adds	r7, #32
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	40021000 	.word	0x40021000
 8003ffc:	019f800c 	.word	0x019f800c
 8004000:	feeefffc 	.word	0xfeeefffc

08004004 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b086      	sub	sp, #24
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800400e:	2300      	movs	r3, #0
 8004010:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d101      	bne.n	800401c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e11e      	b.n	800425a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800401c:	4b91      	ldr	r3, [pc, #580]	@ (8004264 <HAL_RCC_ClockConfig+0x260>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 030f 	and.w	r3, r3, #15
 8004024:	683a      	ldr	r2, [r7, #0]
 8004026:	429a      	cmp	r2, r3
 8004028:	d910      	bls.n	800404c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800402a:	4b8e      	ldr	r3, [pc, #568]	@ (8004264 <HAL_RCC_ClockConfig+0x260>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f023 020f 	bic.w	r2, r3, #15
 8004032:	498c      	ldr	r1, [pc, #560]	@ (8004264 <HAL_RCC_ClockConfig+0x260>)
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	4313      	orrs	r3, r2
 8004038:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800403a:	4b8a      	ldr	r3, [pc, #552]	@ (8004264 <HAL_RCC_ClockConfig+0x260>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 030f 	and.w	r3, r3, #15
 8004042:	683a      	ldr	r2, [r7, #0]
 8004044:	429a      	cmp	r2, r3
 8004046:	d001      	beq.n	800404c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e106      	b.n	800425a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0301 	and.w	r3, r3, #1
 8004054:	2b00      	cmp	r3, #0
 8004056:	d073      	beq.n	8004140 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	2b03      	cmp	r3, #3
 800405e:	d129      	bne.n	80040b4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004060:	4b81      	ldr	r3, [pc, #516]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d101      	bne.n	8004070 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e0f4      	b.n	800425a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004070:	f000 f9d0 	bl	8004414 <RCC_GetSysClockFreqFromPLLSource>
 8004074:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	4a7c      	ldr	r2, [pc, #496]	@ (800426c <HAL_RCC_ClockConfig+0x268>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d93f      	bls.n	80040fe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800407e:	4b7a      	ldr	r3, [pc, #488]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d009      	beq.n	800409e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004092:	2b00      	cmp	r3, #0
 8004094:	d033      	beq.n	80040fe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800409a:	2b00      	cmp	r3, #0
 800409c:	d12f      	bne.n	80040fe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800409e:	4b72      	ldr	r3, [pc, #456]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80040a6:	4a70      	ldr	r2, [pc, #448]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 80040a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040ac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80040ae:	2380      	movs	r3, #128	@ 0x80
 80040b0:	617b      	str	r3, [r7, #20]
 80040b2:	e024      	b.n	80040fe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d107      	bne.n	80040cc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040bc:	4b6a      	ldr	r3, [pc, #424]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d109      	bne.n	80040dc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e0c6      	b.n	800425a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040cc:	4b66      	ldr	r3, [pc, #408]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d101      	bne.n	80040dc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	e0be      	b.n	800425a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80040dc:	f000 f8ce 	bl	800427c <HAL_RCC_GetSysClockFreq>
 80040e0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	4a61      	ldr	r2, [pc, #388]	@ (800426c <HAL_RCC_ClockConfig+0x268>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d909      	bls.n	80040fe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80040ea:	4b5f      	ldr	r3, [pc, #380]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80040f2:	4a5d      	ldr	r2, [pc, #372]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 80040f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040f8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80040fa:	2380      	movs	r3, #128	@ 0x80
 80040fc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80040fe:	4b5a      	ldr	r3, [pc, #360]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	f023 0203 	bic.w	r2, r3, #3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	4957      	ldr	r1, [pc, #348]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 800410c:	4313      	orrs	r3, r2
 800410e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004110:	f7fd ff2e 	bl	8001f70 <HAL_GetTick>
 8004114:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004116:	e00a      	b.n	800412e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004118:	f7fd ff2a 	bl	8001f70 <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004126:	4293      	cmp	r3, r2
 8004128:	d901      	bls.n	800412e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800412a:	2303      	movs	r3, #3
 800412c:	e095      	b.n	800425a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800412e:	4b4e      	ldr	r3, [pc, #312]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	f003 020c 	and.w	r2, r3, #12
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	429a      	cmp	r2, r3
 800413e:	d1eb      	bne.n	8004118 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0302 	and.w	r3, r3, #2
 8004148:	2b00      	cmp	r3, #0
 800414a:	d023      	beq.n	8004194 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0304 	and.w	r3, r3, #4
 8004154:	2b00      	cmp	r3, #0
 8004156:	d005      	beq.n	8004164 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004158:	4b43      	ldr	r3, [pc, #268]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	4a42      	ldr	r2, [pc, #264]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 800415e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004162:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 0308 	and.w	r3, r3, #8
 800416c:	2b00      	cmp	r3, #0
 800416e:	d007      	beq.n	8004180 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004170:	4b3d      	ldr	r3, [pc, #244]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004178:	4a3b      	ldr	r2, [pc, #236]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 800417a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800417e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004180:	4b39      	ldr	r3, [pc, #228]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	4936      	ldr	r1, [pc, #216]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 800418e:	4313      	orrs	r3, r2
 8004190:	608b      	str	r3, [r1, #8]
 8004192:	e008      	b.n	80041a6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	2b80      	cmp	r3, #128	@ 0x80
 8004198:	d105      	bne.n	80041a6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800419a:	4b33      	ldr	r3, [pc, #204]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	4a32      	ldr	r2, [pc, #200]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 80041a0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80041a4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041a6:	4b2f      	ldr	r3, [pc, #188]	@ (8004264 <HAL_RCC_ClockConfig+0x260>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 030f 	and.w	r3, r3, #15
 80041ae:	683a      	ldr	r2, [r7, #0]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d21d      	bcs.n	80041f0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041b4:	4b2b      	ldr	r3, [pc, #172]	@ (8004264 <HAL_RCC_ClockConfig+0x260>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f023 020f 	bic.w	r2, r3, #15
 80041bc:	4929      	ldr	r1, [pc, #164]	@ (8004264 <HAL_RCC_ClockConfig+0x260>)
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80041c4:	f7fd fed4 	bl	8001f70 <HAL_GetTick>
 80041c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041ca:	e00a      	b.n	80041e2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041cc:	f7fd fed0 	bl	8001f70 <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041da:	4293      	cmp	r3, r2
 80041dc:	d901      	bls.n	80041e2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80041de:	2303      	movs	r3, #3
 80041e0:	e03b      	b.n	800425a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041e2:	4b20      	ldr	r3, [pc, #128]	@ (8004264 <HAL_RCC_ClockConfig+0x260>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 030f 	and.w	r3, r3, #15
 80041ea:	683a      	ldr	r2, [r7, #0]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d1ed      	bne.n	80041cc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0304 	and.w	r3, r3, #4
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d008      	beq.n	800420e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041fc:	4b1a      	ldr	r3, [pc, #104]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	4917      	ldr	r1, [pc, #92]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 800420a:	4313      	orrs	r3, r2
 800420c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0308 	and.w	r3, r3, #8
 8004216:	2b00      	cmp	r3, #0
 8004218:	d009      	beq.n	800422e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800421a:	4b13      	ldr	r3, [pc, #76]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	691b      	ldr	r3, [r3, #16]
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	490f      	ldr	r1, [pc, #60]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 800422a:	4313      	orrs	r3, r2
 800422c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800422e:	f000 f825 	bl	800427c <HAL_RCC_GetSysClockFreq>
 8004232:	4602      	mov	r2, r0
 8004234:	4b0c      	ldr	r3, [pc, #48]	@ (8004268 <HAL_RCC_ClockConfig+0x264>)
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	091b      	lsrs	r3, r3, #4
 800423a:	f003 030f 	and.w	r3, r3, #15
 800423e:	490c      	ldr	r1, [pc, #48]	@ (8004270 <HAL_RCC_ClockConfig+0x26c>)
 8004240:	5ccb      	ldrb	r3, [r1, r3]
 8004242:	f003 031f 	and.w	r3, r3, #31
 8004246:	fa22 f303 	lsr.w	r3, r2, r3
 800424a:	4a0a      	ldr	r2, [pc, #40]	@ (8004274 <HAL_RCC_ClockConfig+0x270>)
 800424c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800424e:	4b0a      	ldr	r3, [pc, #40]	@ (8004278 <HAL_RCC_ClockConfig+0x274>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4618      	mov	r0, r3
 8004254:	f7fc fd76 	bl	8000d44 <HAL_InitTick>
 8004258:	4603      	mov	r3, r0
}
 800425a:	4618      	mov	r0, r3
 800425c:	3718      	adds	r7, #24
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop
 8004264:	40022000 	.word	0x40022000
 8004268:	40021000 	.word	0x40021000
 800426c:	04c4b400 	.word	0x04c4b400
 8004270:	08009da4 	.word	0x08009da4
 8004274:	20000000 	.word	0x20000000
 8004278:	20000004 	.word	0x20000004

0800427c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800427c:	b480      	push	{r7}
 800427e:	b087      	sub	sp, #28
 8004280:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004282:	4b2c      	ldr	r3, [pc, #176]	@ (8004334 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	f003 030c 	and.w	r3, r3, #12
 800428a:	2b04      	cmp	r3, #4
 800428c:	d102      	bne.n	8004294 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800428e:	4b2a      	ldr	r3, [pc, #168]	@ (8004338 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004290:	613b      	str	r3, [r7, #16]
 8004292:	e047      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004294:	4b27      	ldr	r3, [pc, #156]	@ (8004334 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	f003 030c 	and.w	r3, r3, #12
 800429c:	2b08      	cmp	r3, #8
 800429e:	d102      	bne.n	80042a6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80042a0:	4b26      	ldr	r3, [pc, #152]	@ (800433c <HAL_RCC_GetSysClockFreq+0xc0>)
 80042a2:	613b      	str	r3, [r7, #16]
 80042a4:	e03e      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80042a6:	4b23      	ldr	r3, [pc, #140]	@ (8004334 <HAL_RCC_GetSysClockFreq+0xb8>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f003 030c 	and.w	r3, r3, #12
 80042ae:	2b0c      	cmp	r3, #12
 80042b0:	d136      	bne.n	8004320 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80042b2:	4b20      	ldr	r3, [pc, #128]	@ (8004334 <HAL_RCC_GetSysClockFreq+0xb8>)
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	f003 0303 	and.w	r3, r3, #3
 80042ba:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80042bc:	4b1d      	ldr	r3, [pc, #116]	@ (8004334 <HAL_RCC_GetSysClockFreq+0xb8>)
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	091b      	lsrs	r3, r3, #4
 80042c2:	f003 030f 	and.w	r3, r3, #15
 80042c6:	3301      	adds	r3, #1
 80042c8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2b03      	cmp	r3, #3
 80042ce:	d10c      	bne.n	80042ea <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80042d0:	4a1a      	ldr	r2, [pc, #104]	@ (800433c <HAL_RCC_GetSysClockFreq+0xc0>)
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d8:	4a16      	ldr	r2, [pc, #88]	@ (8004334 <HAL_RCC_GetSysClockFreq+0xb8>)
 80042da:	68d2      	ldr	r2, [r2, #12]
 80042dc:	0a12      	lsrs	r2, r2, #8
 80042de:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80042e2:	fb02 f303 	mul.w	r3, r2, r3
 80042e6:	617b      	str	r3, [r7, #20]
      break;
 80042e8:	e00c      	b.n	8004304 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80042ea:	4a13      	ldr	r2, [pc, #76]	@ (8004338 <HAL_RCC_GetSysClockFreq+0xbc>)
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80042f2:	4a10      	ldr	r2, [pc, #64]	@ (8004334 <HAL_RCC_GetSysClockFreq+0xb8>)
 80042f4:	68d2      	ldr	r2, [r2, #12]
 80042f6:	0a12      	lsrs	r2, r2, #8
 80042f8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80042fc:	fb02 f303 	mul.w	r3, r2, r3
 8004300:	617b      	str	r3, [r7, #20]
      break;
 8004302:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004304:	4b0b      	ldr	r3, [pc, #44]	@ (8004334 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	0e5b      	lsrs	r3, r3, #25
 800430a:	f003 0303 	and.w	r3, r3, #3
 800430e:	3301      	adds	r3, #1
 8004310:	005b      	lsls	r3, r3, #1
 8004312:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004314:	697a      	ldr	r2, [r7, #20]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	fbb2 f3f3 	udiv	r3, r2, r3
 800431c:	613b      	str	r3, [r7, #16]
 800431e:	e001      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004320:	2300      	movs	r3, #0
 8004322:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004324:	693b      	ldr	r3, [r7, #16]
}
 8004326:	4618      	mov	r0, r3
 8004328:	371c      	adds	r7, #28
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	40021000 	.word	0x40021000
 8004338:	00f42400 	.word	0x00f42400
 800433c:	016e3600 	.word	0x016e3600

08004340 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004340:	b480      	push	{r7}
 8004342:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004344:	4b03      	ldr	r3, [pc, #12]	@ (8004354 <HAL_RCC_GetHCLKFreq+0x14>)
 8004346:	681b      	ldr	r3, [r3, #0]
}
 8004348:	4618      	mov	r0, r3
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop
 8004354:	20000000 	.word	0x20000000

08004358 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800435c:	f7ff fff0 	bl	8004340 <HAL_RCC_GetHCLKFreq>
 8004360:	4602      	mov	r2, r0
 8004362:	4b06      	ldr	r3, [pc, #24]	@ (800437c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	0a1b      	lsrs	r3, r3, #8
 8004368:	f003 0307 	and.w	r3, r3, #7
 800436c:	4904      	ldr	r1, [pc, #16]	@ (8004380 <HAL_RCC_GetPCLK1Freq+0x28>)
 800436e:	5ccb      	ldrb	r3, [r1, r3]
 8004370:	f003 031f 	and.w	r3, r3, #31
 8004374:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004378:	4618      	mov	r0, r3
 800437a:	bd80      	pop	{r7, pc}
 800437c:	40021000 	.word	0x40021000
 8004380:	08009db4 	.word	0x08009db4

08004384 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004388:	f7ff ffda 	bl	8004340 <HAL_RCC_GetHCLKFreq>
 800438c:	4602      	mov	r2, r0
 800438e:	4b06      	ldr	r3, [pc, #24]	@ (80043a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	0adb      	lsrs	r3, r3, #11
 8004394:	f003 0307 	and.w	r3, r3, #7
 8004398:	4904      	ldr	r1, [pc, #16]	@ (80043ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800439a:	5ccb      	ldrb	r3, [r1, r3]
 800439c:	f003 031f 	and.w	r3, r3, #31
 80043a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	40021000 	.word	0x40021000
 80043ac:	08009db4 	.word	0x08009db4

080043b0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b083      	sub	sp, #12
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	220f      	movs	r2, #15
 80043be:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80043c0:	4b12      	ldr	r3, [pc, #72]	@ (800440c <HAL_RCC_GetClockConfig+0x5c>)
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	f003 0203 	and.w	r2, r3, #3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80043cc:	4b0f      	ldr	r3, [pc, #60]	@ (800440c <HAL_RCC_GetClockConfig+0x5c>)
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80043d8:	4b0c      	ldr	r3, [pc, #48]	@ (800440c <HAL_RCC_GetClockConfig+0x5c>)
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80043e4:	4b09      	ldr	r3, [pc, #36]	@ (800440c <HAL_RCC_GetClockConfig+0x5c>)
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	08db      	lsrs	r3, r3, #3
 80043ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80043f2:	4b07      	ldr	r3, [pc, #28]	@ (8004410 <HAL_RCC_GetClockConfig+0x60>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 020f 	and.w	r2, r3, #15
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	601a      	str	r2, [r3, #0]
}
 80043fe:	bf00      	nop
 8004400:	370c      	adds	r7, #12
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
 800440a:	bf00      	nop
 800440c:	40021000 	.word	0x40021000
 8004410:	40022000 	.word	0x40022000

08004414 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004414:	b480      	push	{r7}
 8004416:	b087      	sub	sp, #28
 8004418:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800441a:	4b1e      	ldr	r3, [pc, #120]	@ (8004494 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	f003 0303 	and.w	r3, r3, #3
 8004422:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004424:	4b1b      	ldr	r3, [pc, #108]	@ (8004494 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	091b      	lsrs	r3, r3, #4
 800442a:	f003 030f 	and.w	r3, r3, #15
 800442e:	3301      	adds	r3, #1
 8004430:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	2b03      	cmp	r3, #3
 8004436:	d10c      	bne.n	8004452 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004438:	4a17      	ldr	r2, [pc, #92]	@ (8004498 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004440:	4a14      	ldr	r2, [pc, #80]	@ (8004494 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004442:	68d2      	ldr	r2, [r2, #12]
 8004444:	0a12      	lsrs	r2, r2, #8
 8004446:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800444a:	fb02 f303 	mul.w	r3, r2, r3
 800444e:	617b      	str	r3, [r7, #20]
    break;
 8004450:	e00c      	b.n	800446c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004452:	4a12      	ldr	r2, [pc, #72]	@ (800449c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	fbb2 f3f3 	udiv	r3, r2, r3
 800445a:	4a0e      	ldr	r2, [pc, #56]	@ (8004494 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800445c:	68d2      	ldr	r2, [r2, #12]
 800445e:	0a12      	lsrs	r2, r2, #8
 8004460:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004464:	fb02 f303 	mul.w	r3, r2, r3
 8004468:	617b      	str	r3, [r7, #20]
    break;
 800446a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800446c:	4b09      	ldr	r3, [pc, #36]	@ (8004494 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	0e5b      	lsrs	r3, r3, #25
 8004472:	f003 0303 	and.w	r3, r3, #3
 8004476:	3301      	adds	r3, #1
 8004478:	005b      	lsls	r3, r3, #1
 800447a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800447c:	697a      	ldr	r2, [r7, #20]
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	fbb2 f3f3 	udiv	r3, r2, r3
 8004484:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004486:	687b      	ldr	r3, [r7, #4]
}
 8004488:	4618      	mov	r0, r3
 800448a:	371c      	adds	r7, #28
 800448c:	46bd      	mov	sp, r7
 800448e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004492:	4770      	bx	lr
 8004494:	40021000 	.word	0x40021000
 8004498:	016e3600 	.word	0x016e3600
 800449c:	00f42400 	.word	0x00f42400

080044a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b086      	sub	sp, #24
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80044a8:	2300      	movs	r3, #0
 80044aa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80044ac:	2300      	movs	r3, #0
 80044ae:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	f000 8098 	beq.w	80045ee <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044be:	2300      	movs	r3, #0
 80044c0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044c2:	4b43      	ldr	r3, [pc, #268]	@ (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d10d      	bne.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044ce:	4b40      	ldr	r3, [pc, #256]	@ (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044d2:	4a3f      	ldr	r2, [pc, #252]	@ (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80044da:	4b3d      	ldr	r3, [pc, #244]	@ (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044e2:	60bb      	str	r3, [r7, #8]
 80044e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044e6:	2301      	movs	r3, #1
 80044e8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044ea:	4b3a      	ldr	r3, [pc, #232]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a39      	ldr	r2, [pc, #228]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80044f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044f4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80044f6:	f7fd fd3b 	bl	8001f70 <HAL_GetTick>
 80044fa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80044fc:	e009      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044fe:	f7fd fd37 	bl	8001f70 <HAL_GetTick>
 8004502:	4602      	mov	r2, r0
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	2b02      	cmp	r3, #2
 800450a:	d902      	bls.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	74fb      	strb	r3, [r7, #19]
        break;
 8004510:	e005      	b.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004512:	4b30      	ldr	r3, [pc, #192]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800451a:	2b00      	cmp	r3, #0
 800451c:	d0ef      	beq.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800451e:	7cfb      	ldrb	r3, [r7, #19]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d159      	bne.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004524:	4b2a      	ldr	r3, [pc, #168]	@ (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004526:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800452a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800452e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d01e      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	429a      	cmp	r2, r3
 800453e:	d019      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004540:	4b23      	ldr	r3, [pc, #140]	@ (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004542:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004546:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800454a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800454c:	4b20      	ldr	r3, [pc, #128]	@ (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800454e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004552:	4a1f      	ldr	r2, [pc, #124]	@ (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004554:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004558:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800455c:	4b1c      	ldr	r3, [pc, #112]	@ (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800455e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004562:	4a1b      	ldr	r2, [pc, #108]	@ (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004564:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004568:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800456c:	4a18      	ldr	r2, [pc, #96]	@ (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	f003 0301 	and.w	r3, r3, #1
 800457a:	2b00      	cmp	r3, #0
 800457c:	d016      	beq.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800457e:	f7fd fcf7 	bl	8001f70 <HAL_GetTick>
 8004582:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004584:	e00b      	b.n	800459e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004586:	f7fd fcf3 	bl	8001f70 <HAL_GetTick>
 800458a:	4602      	mov	r2, r0
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	1ad3      	subs	r3, r2, r3
 8004590:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004594:	4293      	cmp	r3, r2
 8004596:	d902      	bls.n	800459e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004598:	2303      	movs	r3, #3
 800459a:	74fb      	strb	r3, [r7, #19]
            break;
 800459c:	e006      	b.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800459e:	4b0c      	ldr	r3, [pc, #48]	@ (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045a4:	f003 0302 	and.w	r3, r3, #2
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d0ec      	beq.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80045ac:	7cfb      	ldrb	r3, [r7, #19]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d10b      	bne.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045b2:	4b07      	ldr	r3, [pc, #28]	@ (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045c0:	4903      	ldr	r1, [pc, #12]	@ (80045d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045c2:	4313      	orrs	r3, r2
 80045c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80045c8:	e008      	b.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80045ca:	7cfb      	ldrb	r3, [r7, #19]
 80045cc:	74bb      	strb	r3, [r7, #18]
 80045ce:	e005      	b.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80045d0:	40021000 	.word	0x40021000
 80045d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045d8:	7cfb      	ldrb	r3, [r7, #19]
 80045da:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80045dc:	7c7b      	ldrb	r3, [r7, #17]
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d105      	bne.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045e2:	4ba7      	ldr	r3, [pc, #668]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045e6:	4aa6      	ldr	r2, [pc, #664]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045ec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0301 	and.w	r3, r3, #1
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00a      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80045fa:	4ba1      	ldr	r3, [pc, #644]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004600:	f023 0203 	bic.w	r2, r3, #3
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	499d      	ldr	r1, [pc, #628]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800460a:	4313      	orrs	r3, r2
 800460c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 0302 	and.w	r3, r3, #2
 8004618:	2b00      	cmp	r3, #0
 800461a:	d00a      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800461c:	4b98      	ldr	r3, [pc, #608]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800461e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004622:	f023 020c 	bic.w	r2, r3, #12
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	4995      	ldr	r1, [pc, #596]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800462c:	4313      	orrs	r3, r2
 800462e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0304 	and.w	r3, r3, #4
 800463a:	2b00      	cmp	r3, #0
 800463c:	d00a      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800463e:	4b90      	ldr	r3, [pc, #576]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004640:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004644:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	68db      	ldr	r3, [r3, #12]
 800464c:	498c      	ldr	r1, [pc, #560]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800464e:	4313      	orrs	r3, r2
 8004650:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0308 	and.w	r3, r3, #8
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00a      	beq.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004660:	4b87      	ldr	r3, [pc, #540]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004662:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004666:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	691b      	ldr	r3, [r3, #16]
 800466e:	4984      	ldr	r1, [pc, #528]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004670:	4313      	orrs	r3, r2
 8004672:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0310 	and.w	r3, r3, #16
 800467e:	2b00      	cmp	r3, #0
 8004680:	d00a      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004682:	4b7f      	ldr	r3, [pc, #508]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004684:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004688:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	695b      	ldr	r3, [r3, #20]
 8004690:	497b      	ldr	r1, [pc, #492]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004692:	4313      	orrs	r3, r2
 8004694:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0320 	and.w	r3, r3, #32
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d00a      	beq.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80046a4:	4b76      	ldr	r3, [pc, #472]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046aa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	699b      	ldr	r3, [r3, #24]
 80046b2:	4973      	ldr	r1, [pc, #460]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046b4:	4313      	orrs	r3, r2
 80046b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00a      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80046c6:	4b6e      	ldr	r3, [pc, #440]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046cc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	69db      	ldr	r3, [r3, #28]
 80046d4:	496a      	ldr	r1, [pc, #424]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046d6:	4313      	orrs	r3, r2
 80046d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00a      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80046e8:	4b65      	ldr	r3, [pc, #404]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ee:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	4962      	ldr	r1, [pc, #392]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046f8:	4313      	orrs	r3, r2
 80046fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00a      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800470a:	4b5d      	ldr	r3, [pc, #372]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800470c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004710:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004718:	4959      	ldr	r1, [pc, #356]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800471a:	4313      	orrs	r3, r2
 800471c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00a      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800472c:	4b54      	ldr	r3, [pc, #336]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800472e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004732:	f023 0203 	bic.w	r2, r3, #3
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800473a:	4951      	ldr	r1, [pc, #324]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800473c:	4313      	orrs	r3, r2
 800473e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00a      	beq.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800474e:	4b4c      	ldr	r3, [pc, #304]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004750:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004754:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800475c:	4948      	ldr	r1, [pc, #288]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800475e:	4313      	orrs	r3, r2
 8004760:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800476c:	2b00      	cmp	r3, #0
 800476e:	d015      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004770:	4b43      	ldr	r3, [pc, #268]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004776:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800477e:	4940      	ldr	r1, [pc, #256]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004780:	4313      	orrs	r3, r2
 8004782:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800478a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800478e:	d105      	bne.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004790:	4b3b      	ldr	r3, [pc, #236]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	4a3a      	ldr	r2, [pc, #232]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004796:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800479a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d015      	beq.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80047a8:	4b35      	ldr	r3, [pc, #212]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047b6:	4932      	ldr	r1, [pc, #200]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047b8:	4313      	orrs	r3, r2
 80047ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047c6:	d105      	bne.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047c8:	4b2d      	ldr	r3, [pc, #180]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	4a2c      	ldr	r2, [pc, #176]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80047d2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d015      	beq.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80047e0:	4b27      	ldr	r3, [pc, #156]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047e6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ee:	4924      	ldr	r1, [pc, #144]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047f0:	4313      	orrs	r3, r2
 80047f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80047fe:	d105      	bne.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004800:	4b1f      	ldr	r3, [pc, #124]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	4a1e      	ldr	r2, [pc, #120]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004806:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800480a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004814:	2b00      	cmp	r3, #0
 8004816:	d015      	beq.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004818:	4b19      	ldr	r3, [pc, #100]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800481a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800481e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004826:	4916      	ldr	r1, [pc, #88]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004828:	4313      	orrs	r3, r2
 800482a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004832:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004836:	d105      	bne.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004838:	4b11      	ldr	r3, [pc, #68]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	4a10      	ldr	r2, [pc, #64]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800483e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004842:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800484c:	2b00      	cmp	r3, #0
 800484e:	d019      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004850:	4b0b      	ldr	r3, [pc, #44]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004852:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004856:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800485e:	4908      	ldr	r1, [pc, #32]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004860:	4313      	orrs	r3, r2
 8004862:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800486a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800486e:	d109      	bne.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004870:	4b03      	ldr	r3, [pc, #12]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	4a02      	ldr	r2, [pc, #8]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004876:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800487a:	60d3      	str	r3, [r2, #12]
 800487c:	e002      	b.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800487e:	bf00      	nop
 8004880:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800488c:	2b00      	cmp	r3, #0
 800488e:	d015      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004890:	4b29      	ldr	r3, [pc, #164]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004892:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004896:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800489e:	4926      	ldr	r1, [pc, #152]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80048a0:	4313      	orrs	r3, r2
 80048a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80048ae:	d105      	bne.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80048b0:	4b21      	ldr	r3, [pc, #132]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	4a20      	ldr	r2, [pc, #128]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80048b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048ba:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d015      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80048c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80048ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ce:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048d6:	4918      	ldr	r1, [pc, #96]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80048d8:	4313      	orrs	r3, r2
 80048da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048e6:	d105      	bne.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80048e8:	4b13      	ldr	r3, [pc, #76]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	4a12      	ldr	r2, [pc, #72]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80048ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048f2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d015      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004900:	4b0d      	ldr	r3, [pc, #52]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004902:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004906:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800490e:	490a      	ldr	r1, [pc, #40]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004910:	4313      	orrs	r3, r2
 8004912:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800491a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800491e:	d105      	bne.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004920:	4b05      	ldr	r3, [pc, #20]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	4a04      	ldr	r2, [pc, #16]	@ (8004938 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004926:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800492a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800492c:	7cbb      	ldrb	r3, [r7, #18]
}
 800492e:	4618      	mov	r0, r3
 8004930:	3718      	adds	r7, #24
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	40021000 	.word	0x40021000

0800493c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b082      	sub	sp, #8
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d101      	bne.n	800494e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e049      	b.n	80049e2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004954:	b2db      	uxtb	r3, r3
 8004956:	2b00      	cmp	r3, #0
 8004958:	d106      	bne.n	8004968 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2200      	movs	r2, #0
 800495e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f000 f841 	bl	80049ea <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2202      	movs	r2, #2
 800496c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	3304      	adds	r3, #4
 8004978:	4619      	mov	r1, r3
 800497a:	4610      	mov	r0, r2
 800497c:	f000 fd4a 	bl	8005414 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2201      	movs	r2, #1
 8004984:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2201      	movs	r2, #1
 800498c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2201      	movs	r2, #1
 800499c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3708      	adds	r7, #8
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}

080049ea <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80049ea:	b480      	push	{r7}
 80049ec:	b083      	sub	sp, #12
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80049f2:	bf00      	nop
 80049f4:	370c      	adds	r7, #12
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr
	...

08004a00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b085      	sub	sp, #20
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d001      	beq.n	8004a18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e054      	b.n	8004ac2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2202      	movs	r2, #2
 8004a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68da      	ldr	r2, [r3, #12]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f042 0201 	orr.w	r2, r2, #1
 8004a2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a26      	ldr	r2, [pc, #152]	@ (8004ad0 <HAL_TIM_Base_Start_IT+0xd0>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d022      	beq.n	8004a80 <HAL_TIM_Base_Start_IT+0x80>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a42:	d01d      	beq.n	8004a80 <HAL_TIM_Base_Start_IT+0x80>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a22      	ldr	r2, [pc, #136]	@ (8004ad4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d018      	beq.n	8004a80 <HAL_TIM_Base_Start_IT+0x80>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a21      	ldr	r2, [pc, #132]	@ (8004ad8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d013      	beq.n	8004a80 <HAL_TIM_Base_Start_IT+0x80>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a1f      	ldr	r2, [pc, #124]	@ (8004adc <HAL_TIM_Base_Start_IT+0xdc>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d00e      	beq.n	8004a80 <HAL_TIM_Base_Start_IT+0x80>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a1e      	ldr	r2, [pc, #120]	@ (8004ae0 <HAL_TIM_Base_Start_IT+0xe0>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d009      	beq.n	8004a80 <HAL_TIM_Base_Start_IT+0x80>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a1c      	ldr	r2, [pc, #112]	@ (8004ae4 <HAL_TIM_Base_Start_IT+0xe4>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d004      	beq.n	8004a80 <HAL_TIM_Base_Start_IT+0x80>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a1b      	ldr	r2, [pc, #108]	@ (8004ae8 <HAL_TIM_Base_Start_IT+0xe8>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d115      	bne.n	8004aac <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	689a      	ldr	r2, [r3, #8]
 8004a86:	4b19      	ldr	r3, [pc, #100]	@ (8004aec <HAL_TIM_Base_Start_IT+0xec>)
 8004a88:	4013      	ands	r3, r2
 8004a8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2b06      	cmp	r3, #6
 8004a90:	d015      	beq.n	8004abe <HAL_TIM_Base_Start_IT+0xbe>
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a98:	d011      	beq.n	8004abe <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f042 0201 	orr.w	r2, r2, #1
 8004aa8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aaa:	e008      	b.n	8004abe <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f042 0201 	orr.w	r2, r2, #1
 8004aba:	601a      	str	r2, [r3, #0]
 8004abc:	e000      	b.n	8004ac0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004abe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ac0:	2300      	movs	r3, #0
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	3714      	adds	r7, #20
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr
 8004ace:	bf00      	nop
 8004ad0:	40012c00 	.word	0x40012c00
 8004ad4:	40000400 	.word	0x40000400
 8004ad8:	40000800 	.word	0x40000800
 8004adc:	40000c00 	.word	0x40000c00
 8004ae0:	40013400 	.word	0x40013400
 8004ae4:	40014000 	.word	0x40014000
 8004ae8:	40015000 	.word	0x40015000
 8004aec:	00010007 	.word	0x00010007

08004af0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b082      	sub	sp, #8
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d101      	bne.n	8004b02 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e049      	b.n	8004b96 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d106      	bne.n	8004b1c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f7fc fb7a 	bl	8001210 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2202      	movs	r2, #2
 8004b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	3304      	adds	r3, #4
 8004b2c:	4619      	mov	r1, r3
 8004b2e:	4610      	mov	r0, r2
 8004b30:	f000 fc70 	bl	8005414 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b94:	2300      	movs	r3, #0
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3708      	adds	r7, #8
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}
	...

08004ba0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d109      	bne.n	8004bc4 <HAL_TIM_PWM_Start+0x24>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	bf14      	ite	ne
 8004bbc:	2301      	movne	r3, #1
 8004bbe:	2300      	moveq	r3, #0
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	e03c      	b.n	8004c3e <HAL_TIM_PWM_Start+0x9e>
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	2b04      	cmp	r3, #4
 8004bc8:	d109      	bne.n	8004bde <HAL_TIM_PWM_Start+0x3e>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	bf14      	ite	ne
 8004bd6:	2301      	movne	r3, #1
 8004bd8:	2300      	moveq	r3, #0
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	e02f      	b.n	8004c3e <HAL_TIM_PWM_Start+0x9e>
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	2b08      	cmp	r3, #8
 8004be2:	d109      	bne.n	8004bf8 <HAL_TIM_PWM_Start+0x58>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	bf14      	ite	ne
 8004bf0:	2301      	movne	r3, #1
 8004bf2:	2300      	moveq	r3, #0
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	e022      	b.n	8004c3e <HAL_TIM_PWM_Start+0x9e>
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	2b0c      	cmp	r3, #12
 8004bfc:	d109      	bne.n	8004c12 <HAL_TIM_PWM_Start+0x72>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	bf14      	ite	ne
 8004c0a:	2301      	movne	r3, #1
 8004c0c:	2300      	moveq	r3, #0
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	e015      	b.n	8004c3e <HAL_TIM_PWM_Start+0x9e>
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	2b10      	cmp	r3, #16
 8004c16:	d109      	bne.n	8004c2c <HAL_TIM_PWM_Start+0x8c>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	bf14      	ite	ne
 8004c24:	2301      	movne	r3, #1
 8004c26:	2300      	moveq	r3, #0
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	e008      	b.n	8004c3e <HAL_TIM_PWM_Start+0x9e>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	bf14      	ite	ne
 8004c38:	2301      	movne	r3, #1
 8004c3a:	2300      	moveq	r3, #0
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d001      	beq.n	8004c46 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e0a6      	b.n	8004d94 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d104      	bne.n	8004c56 <HAL_TIM_PWM_Start+0xb6>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2202      	movs	r2, #2
 8004c50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c54:	e023      	b.n	8004c9e <HAL_TIM_PWM_Start+0xfe>
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	2b04      	cmp	r3, #4
 8004c5a:	d104      	bne.n	8004c66 <HAL_TIM_PWM_Start+0xc6>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2202      	movs	r2, #2
 8004c60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c64:	e01b      	b.n	8004c9e <HAL_TIM_PWM_Start+0xfe>
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	2b08      	cmp	r3, #8
 8004c6a:	d104      	bne.n	8004c76 <HAL_TIM_PWM_Start+0xd6>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2202      	movs	r2, #2
 8004c70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c74:	e013      	b.n	8004c9e <HAL_TIM_PWM_Start+0xfe>
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	2b0c      	cmp	r3, #12
 8004c7a:	d104      	bne.n	8004c86 <HAL_TIM_PWM_Start+0xe6>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2202      	movs	r2, #2
 8004c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004c84:	e00b      	b.n	8004c9e <HAL_TIM_PWM_Start+0xfe>
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	2b10      	cmp	r3, #16
 8004c8a:	d104      	bne.n	8004c96 <HAL_TIM_PWM_Start+0xf6>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c94:	e003      	b.n	8004c9e <HAL_TIM_PWM_Start+0xfe>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2202      	movs	r2, #2
 8004c9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	6839      	ldr	r1, [r7, #0]
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f001 f806 	bl	8005cb8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a3a      	ldr	r2, [pc, #232]	@ (8004d9c <HAL_TIM_PWM_Start+0x1fc>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d018      	beq.n	8004ce8 <HAL_TIM_PWM_Start+0x148>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a39      	ldr	r2, [pc, #228]	@ (8004da0 <HAL_TIM_PWM_Start+0x200>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d013      	beq.n	8004ce8 <HAL_TIM_PWM_Start+0x148>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a37      	ldr	r2, [pc, #220]	@ (8004da4 <HAL_TIM_PWM_Start+0x204>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d00e      	beq.n	8004ce8 <HAL_TIM_PWM_Start+0x148>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a36      	ldr	r2, [pc, #216]	@ (8004da8 <HAL_TIM_PWM_Start+0x208>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d009      	beq.n	8004ce8 <HAL_TIM_PWM_Start+0x148>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a34      	ldr	r2, [pc, #208]	@ (8004dac <HAL_TIM_PWM_Start+0x20c>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d004      	beq.n	8004ce8 <HAL_TIM_PWM_Start+0x148>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a33      	ldr	r2, [pc, #204]	@ (8004db0 <HAL_TIM_PWM_Start+0x210>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d101      	bne.n	8004cec <HAL_TIM_PWM_Start+0x14c>
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e000      	b.n	8004cee <HAL_TIM_PWM_Start+0x14e>
 8004cec:	2300      	movs	r3, #0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d007      	beq.n	8004d02 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d00:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a25      	ldr	r2, [pc, #148]	@ (8004d9c <HAL_TIM_PWM_Start+0x1fc>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d022      	beq.n	8004d52 <HAL_TIM_PWM_Start+0x1b2>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d14:	d01d      	beq.n	8004d52 <HAL_TIM_PWM_Start+0x1b2>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a26      	ldr	r2, [pc, #152]	@ (8004db4 <HAL_TIM_PWM_Start+0x214>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d018      	beq.n	8004d52 <HAL_TIM_PWM_Start+0x1b2>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a24      	ldr	r2, [pc, #144]	@ (8004db8 <HAL_TIM_PWM_Start+0x218>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d013      	beq.n	8004d52 <HAL_TIM_PWM_Start+0x1b2>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a23      	ldr	r2, [pc, #140]	@ (8004dbc <HAL_TIM_PWM_Start+0x21c>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d00e      	beq.n	8004d52 <HAL_TIM_PWM_Start+0x1b2>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a19      	ldr	r2, [pc, #100]	@ (8004da0 <HAL_TIM_PWM_Start+0x200>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d009      	beq.n	8004d52 <HAL_TIM_PWM_Start+0x1b2>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a18      	ldr	r2, [pc, #96]	@ (8004da4 <HAL_TIM_PWM_Start+0x204>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d004      	beq.n	8004d52 <HAL_TIM_PWM_Start+0x1b2>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a18      	ldr	r2, [pc, #96]	@ (8004db0 <HAL_TIM_PWM_Start+0x210>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d115      	bne.n	8004d7e <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	689a      	ldr	r2, [r3, #8]
 8004d58:	4b19      	ldr	r3, [pc, #100]	@ (8004dc0 <HAL_TIM_PWM_Start+0x220>)
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2b06      	cmp	r3, #6
 8004d62:	d015      	beq.n	8004d90 <HAL_TIM_PWM_Start+0x1f0>
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d6a:	d011      	beq.n	8004d90 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f042 0201 	orr.w	r2, r2, #1
 8004d7a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d7c:	e008      	b.n	8004d90 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f042 0201 	orr.w	r2, r2, #1
 8004d8c:	601a      	str	r2, [r3, #0]
 8004d8e:	e000      	b.n	8004d92 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d90:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3710      	adds	r7, #16
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}
 8004d9c:	40012c00 	.word	0x40012c00
 8004da0:	40013400 	.word	0x40013400
 8004da4:	40014000 	.word	0x40014000
 8004da8:	40014400 	.word	0x40014400
 8004dac:	40014800 	.word	0x40014800
 8004db0:	40015000 	.word	0x40015000
 8004db4:	40000400 	.word	0x40000400
 8004db8:	40000800 	.word	0x40000800
 8004dbc:	40000c00 	.word	0x40000c00
 8004dc0:	00010007 	.word	0x00010007

08004dc4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b082      	sub	sp, #8
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	6839      	ldr	r1, [r7, #0]
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f000 ff6e 	bl	8005cb8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a40      	ldr	r2, [pc, #256]	@ (8004ee4 <HAL_TIM_PWM_Stop+0x120>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d018      	beq.n	8004e18 <HAL_TIM_PWM_Stop+0x54>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a3f      	ldr	r2, [pc, #252]	@ (8004ee8 <HAL_TIM_PWM_Stop+0x124>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d013      	beq.n	8004e18 <HAL_TIM_PWM_Stop+0x54>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a3d      	ldr	r2, [pc, #244]	@ (8004eec <HAL_TIM_PWM_Stop+0x128>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d00e      	beq.n	8004e18 <HAL_TIM_PWM_Stop+0x54>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a3c      	ldr	r2, [pc, #240]	@ (8004ef0 <HAL_TIM_PWM_Stop+0x12c>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d009      	beq.n	8004e18 <HAL_TIM_PWM_Stop+0x54>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a3a      	ldr	r2, [pc, #232]	@ (8004ef4 <HAL_TIM_PWM_Stop+0x130>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d004      	beq.n	8004e18 <HAL_TIM_PWM_Stop+0x54>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a39      	ldr	r2, [pc, #228]	@ (8004ef8 <HAL_TIM_PWM_Stop+0x134>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d101      	bne.n	8004e1c <HAL_TIM_PWM_Stop+0x58>
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e000      	b.n	8004e1e <HAL_TIM_PWM_Stop+0x5a>
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d017      	beq.n	8004e52 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	6a1a      	ldr	r2, [r3, #32]
 8004e28:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d10f      	bne.n	8004e52 <HAL_TIM_PWM_Stop+0x8e>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	6a1a      	ldr	r2, [r3, #32]
 8004e38:	f244 4344 	movw	r3, #17476	@ 0x4444
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d107      	bne.n	8004e52 <HAL_TIM_PWM_Stop+0x8e>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	6a1a      	ldr	r2, [r3, #32]
 8004e58:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004e5c:	4013      	ands	r3, r2
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d10f      	bne.n	8004e82 <HAL_TIM_PWM_Stop+0xbe>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	6a1a      	ldr	r2, [r3, #32]
 8004e68:	f244 4344 	movw	r3, #17476	@ 0x4444
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d107      	bne.n	8004e82 <HAL_TIM_PWM_Stop+0xbe>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f022 0201 	bic.w	r2, r2, #1
 8004e80:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d104      	bne.n	8004e92 <HAL_TIM_PWM_Stop+0xce>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e90:	e023      	b.n	8004eda <HAL_TIM_PWM_Stop+0x116>
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	2b04      	cmp	r3, #4
 8004e96:	d104      	bne.n	8004ea2 <HAL_TIM_PWM_Stop+0xde>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ea0:	e01b      	b.n	8004eda <HAL_TIM_PWM_Stop+0x116>
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	2b08      	cmp	r3, #8
 8004ea6:	d104      	bne.n	8004eb2 <HAL_TIM_PWM_Stop+0xee>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004eb0:	e013      	b.n	8004eda <HAL_TIM_PWM_Stop+0x116>
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	2b0c      	cmp	r3, #12
 8004eb6:	d104      	bne.n	8004ec2 <HAL_TIM_PWM_Stop+0xfe>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ec0:	e00b      	b.n	8004eda <HAL_TIM_PWM_Stop+0x116>
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	2b10      	cmp	r3, #16
 8004ec6:	d104      	bne.n	8004ed2 <HAL_TIM_PWM_Stop+0x10e>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ed0:	e003      	b.n	8004eda <HAL_TIM_PWM_Stop+0x116>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8004eda:	2300      	movs	r3, #0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3708      	adds	r7, #8
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}
 8004ee4:	40012c00 	.word	0x40012c00
 8004ee8:	40013400 	.word	0x40013400
 8004eec:	40014000 	.word	0x40014000
 8004ef0:	40014400 	.word	0x40014400
 8004ef4:	40014800 	.word	0x40014800
 8004ef8:	40015000 	.word	0x40015000

08004efc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	68db      	ldr	r3, [r3, #12]
 8004f0a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	691b      	ldr	r3, [r3, #16]
 8004f12:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	f003 0302 	and.w	r3, r3, #2
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d020      	beq.n	8004f60 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f003 0302 	and.w	r3, r3, #2
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d01b      	beq.n	8004f60 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f06f 0202 	mvn.w	r2, #2
 8004f30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2201      	movs	r2, #1
 8004f36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	699b      	ldr	r3, [r3, #24]
 8004f3e:	f003 0303 	and.w	r3, r3, #3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d003      	beq.n	8004f4e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f000 fa46 	bl	80053d8 <HAL_TIM_IC_CaptureCallback>
 8004f4c:	e005      	b.n	8004f5a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 fa38 	bl	80053c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f000 fa49 	bl	80053ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	f003 0304 	and.w	r3, r3, #4
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d020      	beq.n	8004fac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	f003 0304 	and.w	r3, r3, #4
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d01b      	beq.n	8004fac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f06f 0204 	mvn.w	r2, #4
 8004f7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2202      	movs	r2, #2
 8004f82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	699b      	ldr	r3, [r3, #24]
 8004f8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d003      	beq.n	8004f9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f000 fa20 	bl	80053d8 <HAL_TIM_IC_CaptureCallback>
 8004f98:	e005      	b.n	8004fa6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f000 fa12 	bl	80053c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	f000 fa23 	bl	80053ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	f003 0308 	and.w	r3, r3, #8
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d020      	beq.n	8004ff8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f003 0308 	and.w	r3, r3, #8
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d01b      	beq.n	8004ff8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f06f 0208 	mvn.w	r2, #8
 8004fc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2204      	movs	r2, #4
 8004fce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	69db      	ldr	r3, [r3, #28]
 8004fd6:	f003 0303 	and.w	r3, r3, #3
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d003      	beq.n	8004fe6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 f9fa 	bl	80053d8 <HAL_TIM_IC_CaptureCallback>
 8004fe4:	e005      	b.n	8004ff2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f000 f9ec 	bl	80053c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	f000 f9fd 	bl	80053ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	f003 0310 	and.w	r3, r3, #16
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d020      	beq.n	8005044 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f003 0310 	and.w	r3, r3, #16
 8005008:	2b00      	cmp	r3, #0
 800500a:	d01b      	beq.n	8005044 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f06f 0210 	mvn.w	r2, #16
 8005014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2208      	movs	r2, #8
 800501a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	69db      	ldr	r3, [r3, #28]
 8005022:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005026:	2b00      	cmp	r3, #0
 8005028:	d003      	beq.n	8005032 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 f9d4 	bl	80053d8 <HAL_TIM_IC_CaptureCallback>
 8005030:	e005      	b.n	800503e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f000 f9c6 	bl	80053c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f000 f9d7 	bl	80053ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	f003 0301 	and.w	r3, r3, #1
 800504a:	2b00      	cmp	r3, #0
 800504c:	d00c      	beq.n	8005068 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f003 0301 	and.w	r3, r3, #1
 8005054:	2b00      	cmp	r3, #0
 8005056:	d007      	beq.n	8005068 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f06f 0201 	mvn.w	r2, #1
 8005060:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f7fb fe32 	bl	8000ccc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800506e:	2b00      	cmp	r3, #0
 8005070:	d104      	bne.n	800507c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005078:	2b00      	cmp	r3, #0
 800507a:	d00c      	beq.n	8005096 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005082:	2b00      	cmp	r3, #0
 8005084:	d007      	beq.n	8005096 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800508e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f001 f939 	bl	8006308 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800509c:	2b00      	cmp	r3, #0
 800509e:	d00c      	beq.n	80050ba <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d007      	beq.n	80050ba <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80050b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f001 f931 	bl	800631c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d00c      	beq.n	80050de <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d007      	beq.n	80050de <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80050d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f000 f991 	bl	8005400 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	f003 0320 	and.w	r3, r3, #32
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d00c      	beq.n	8005102 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f003 0320 	and.w	r3, r3, #32
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d007      	beq.n	8005102 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f06f 0220 	mvn.w	r2, #32
 80050fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050fc:	6878      	ldr	r0, [r7, #4]
 80050fe:	f001 f8f9 	bl	80062f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005108:	2b00      	cmp	r3, #0
 800510a:	d00c      	beq.n	8005126 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005112:	2b00      	cmp	r3, #0
 8005114:	d007      	beq.n	8005126 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800511e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f001 f905 	bl	8006330 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800512c:	2b00      	cmp	r3, #0
 800512e:	d00c      	beq.n	800514a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005136:	2b00      	cmp	r3, #0
 8005138:	d007      	beq.n	800514a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005142:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f001 f8fd 	bl	8006344 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005150:	2b00      	cmp	r3, #0
 8005152:	d00c      	beq.n	800516e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d007      	beq.n	800516e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005166:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005168:	6878      	ldr	r0, [r7, #4]
 800516a:	f001 f8f5 	bl	8006358 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005174:	2b00      	cmp	r3, #0
 8005176:	d00c      	beq.n	8005192 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d007      	beq.n	8005192 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800518a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f001 f8ed 	bl	800636c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005192:	bf00      	nop
 8005194:	3710      	adds	r7, #16
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
	...

0800519c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b086      	sub	sp, #24
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	60f8      	str	r0, [r7, #12]
 80051a4:	60b9      	str	r1, [r7, #8]
 80051a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051a8:	2300      	movs	r3, #0
 80051aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	d101      	bne.n	80051ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80051b6:	2302      	movs	r3, #2
 80051b8:	e0ff      	b.n	80053ba <HAL_TIM_PWM_ConfigChannel+0x21e>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2b14      	cmp	r3, #20
 80051c6:	f200 80f0 	bhi.w	80053aa <HAL_TIM_PWM_ConfigChannel+0x20e>
 80051ca:	a201      	add	r2, pc, #4	@ (adr r2, 80051d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80051cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051d0:	08005225 	.word	0x08005225
 80051d4:	080053ab 	.word	0x080053ab
 80051d8:	080053ab 	.word	0x080053ab
 80051dc:	080053ab 	.word	0x080053ab
 80051e0:	08005265 	.word	0x08005265
 80051e4:	080053ab 	.word	0x080053ab
 80051e8:	080053ab 	.word	0x080053ab
 80051ec:	080053ab 	.word	0x080053ab
 80051f0:	080052a7 	.word	0x080052a7
 80051f4:	080053ab 	.word	0x080053ab
 80051f8:	080053ab 	.word	0x080053ab
 80051fc:	080053ab 	.word	0x080053ab
 8005200:	080052e7 	.word	0x080052e7
 8005204:	080053ab 	.word	0x080053ab
 8005208:	080053ab 	.word	0x080053ab
 800520c:	080053ab 	.word	0x080053ab
 8005210:	08005329 	.word	0x08005329
 8005214:	080053ab 	.word	0x080053ab
 8005218:	080053ab 	.word	0x080053ab
 800521c:	080053ab 	.word	0x080053ab
 8005220:	08005369 	.word	0x08005369
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68b9      	ldr	r1, [r7, #8]
 800522a:	4618      	mov	r0, r3
 800522c:	f000 f9a6 	bl	800557c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	699a      	ldr	r2, [r3, #24]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f042 0208 	orr.w	r2, r2, #8
 800523e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	699a      	ldr	r2, [r3, #24]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f022 0204 	bic.w	r2, r2, #4
 800524e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	6999      	ldr	r1, [r3, #24]
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	691a      	ldr	r2, [r3, #16]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	430a      	orrs	r2, r1
 8005260:	619a      	str	r2, [r3, #24]
      break;
 8005262:	e0a5      	b.n	80053b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	68b9      	ldr	r1, [r7, #8]
 800526a:	4618      	mov	r0, r3
 800526c:	f000 fa20 	bl	80056b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	699a      	ldr	r2, [r3, #24]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800527e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	699a      	ldr	r2, [r3, #24]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800528e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	6999      	ldr	r1, [r3, #24]
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	691b      	ldr	r3, [r3, #16]
 800529a:	021a      	lsls	r2, r3, #8
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	430a      	orrs	r2, r1
 80052a2:	619a      	str	r2, [r3, #24]
      break;
 80052a4:	e084      	b.n	80053b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	68b9      	ldr	r1, [r7, #8]
 80052ac:	4618      	mov	r0, r3
 80052ae:	f000 fa93 	bl	80057d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	69da      	ldr	r2, [r3, #28]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f042 0208 	orr.w	r2, r2, #8
 80052c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	69da      	ldr	r2, [r3, #28]
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f022 0204 	bic.w	r2, r2, #4
 80052d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	69d9      	ldr	r1, [r3, #28]
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	691a      	ldr	r2, [r3, #16]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	430a      	orrs	r2, r1
 80052e2:	61da      	str	r2, [r3, #28]
      break;
 80052e4:	e064      	b.n	80053b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	68b9      	ldr	r1, [r7, #8]
 80052ec:	4618      	mov	r0, r3
 80052ee:	f000 fb05 	bl	80058fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	69da      	ldr	r2, [r3, #28]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005300:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	69da      	ldr	r2, [r3, #28]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005310:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	69d9      	ldr	r1, [r3, #28]
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	691b      	ldr	r3, [r3, #16]
 800531c:	021a      	lsls	r2, r3, #8
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	430a      	orrs	r2, r1
 8005324:	61da      	str	r2, [r3, #28]
      break;
 8005326:	e043      	b.n	80053b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68b9      	ldr	r1, [r7, #8]
 800532e:	4618      	mov	r0, r3
 8005330:	f000 fb78 	bl	8005a24 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f042 0208 	orr.w	r2, r2, #8
 8005342:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f022 0204 	bic.w	r2, r2, #4
 8005352:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	691a      	ldr	r2, [r3, #16]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	430a      	orrs	r2, r1
 8005364:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005366:	e023      	b.n	80053b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	68b9      	ldr	r1, [r7, #8]
 800536e:	4618      	mov	r0, r3
 8005370:	f000 fbc2 	bl	8005af8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005382:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005392:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	021a      	lsls	r2, r3, #8
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	430a      	orrs	r2, r1
 80053a6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80053a8:	e002      	b.n	80053b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80053aa:	2301      	movs	r3, #1
 80053ac:	75fb      	strb	r3, [r7, #23]
      break;
 80053ae:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80053b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3718      	adds	r7, #24
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop

080053c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053cc:	bf00      	nop
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005408:	bf00      	nop
 800540a:	370c      	adds	r7, #12
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005414:	b480      	push	{r7}
 8005416:	b085      	sub	sp, #20
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
 800541c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	4a4c      	ldr	r2, [pc, #304]	@ (8005558 <TIM_Base_SetConfig+0x144>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d017      	beq.n	800545c <TIM_Base_SetConfig+0x48>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005432:	d013      	beq.n	800545c <TIM_Base_SetConfig+0x48>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a49      	ldr	r2, [pc, #292]	@ (800555c <TIM_Base_SetConfig+0x148>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d00f      	beq.n	800545c <TIM_Base_SetConfig+0x48>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a48      	ldr	r2, [pc, #288]	@ (8005560 <TIM_Base_SetConfig+0x14c>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d00b      	beq.n	800545c <TIM_Base_SetConfig+0x48>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a47      	ldr	r2, [pc, #284]	@ (8005564 <TIM_Base_SetConfig+0x150>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d007      	beq.n	800545c <TIM_Base_SetConfig+0x48>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4a46      	ldr	r2, [pc, #280]	@ (8005568 <TIM_Base_SetConfig+0x154>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d003      	beq.n	800545c <TIM_Base_SetConfig+0x48>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a45      	ldr	r2, [pc, #276]	@ (800556c <TIM_Base_SetConfig+0x158>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d108      	bne.n	800546e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005462:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	68fa      	ldr	r2, [r7, #12]
 800546a:	4313      	orrs	r3, r2
 800546c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a39      	ldr	r2, [pc, #228]	@ (8005558 <TIM_Base_SetConfig+0x144>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d023      	beq.n	80054be <TIM_Base_SetConfig+0xaa>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800547c:	d01f      	beq.n	80054be <TIM_Base_SetConfig+0xaa>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a36      	ldr	r2, [pc, #216]	@ (800555c <TIM_Base_SetConfig+0x148>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d01b      	beq.n	80054be <TIM_Base_SetConfig+0xaa>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a35      	ldr	r2, [pc, #212]	@ (8005560 <TIM_Base_SetConfig+0x14c>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d017      	beq.n	80054be <TIM_Base_SetConfig+0xaa>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a34      	ldr	r2, [pc, #208]	@ (8005564 <TIM_Base_SetConfig+0x150>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d013      	beq.n	80054be <TIM_Base_SetConfig+0xaa>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a33      	ldr	r2, [pc, #204]	@ (8005568 <TIM_Base_SetConfig+0x154>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d00f      	beq.n	80054be <TIM_Base_SetConfig+0xaa>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a33      	ldr	r2, [pc, #204]	@ (8005570 <TIM_Base_SetConfig+0x15c>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d00b      	beq.n	80054be <TIM_Base_SetConfig+0xaa>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a32      	ldr	r2, [pc, #200]	@ (8005574 <TIM_Base_SetConfig+0x160>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d007      	beq.n	80054be <TIM_Base_SetConfig+0xaa>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a31      	ldr	r2, [pc, #196]	@ (8005578 <TIM_Base_SetConfig+0x164>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d003      	beq.n	80054be <TIM_Base_SetConfig+0xaa>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	4a2c      	ldr	r2, [pc, #176]	@ (800556c <TIM_Base_SetConfig+0x158>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d108      	bne.n	80054d0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	68db      	ldr	r3, [r3, #12]
 80054ca:	68fa      	ldr	r2, [r7, #12]
 80054cc:	4313      	orrs	r3, r2
 80054ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	695b      	ldr	r3, [r3, #20]
 80054da:	4313      	orrs	r3, r2
 80054dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	68fa      	ldr	r2, [r7, #12]
 80054e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	689a      	ldr	r2, [r3, #8]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4a18      	ldr	r2, [pc, #96]	@ (8005558 <TIM_Base_SetConfig+0x144>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d013      	beq.n	8005524 <TIM_Base_SetConfig+0x110>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a1a      	ldr	r2, [pc, #104]	@ (8005568 <TIM_Base_SetConfig+0x154>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d00f      	beq.n	8005524 <TIM_Base_SetConfig+0x110>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4a1a      	ldr	r2, [pc, #104]	@ (8005570 <TIM_Base_SetConfig+0x15c>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d00b      	beq.n	8005524 <TIM_Base_SetConfig+0x110>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a19      	ldr	r2, [pc, #100]	@ (8005574 <TIM_Base_SetConfig+0x160>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d007      	beq.n	8005524 <TIM_Base_SetConfig+0x110>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a18      	ldr	r2, [pc, #96]	@ (8005578 <TIM_Base_SetConfig+0x164>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d003      	beq.n	8005524 <TIM_Base_SetConfig+0x110>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a13      	ldr	r2, [pc, #76]	@ (800556c <TIM_Base_SetConfig+0x158>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d103      	bne.n	800552c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	691a      	ldr	r2, [r3, #16]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	f003 0301 	and.w	r3, r3, #1
 800553a:	2b01      	cmp	r3, #1
 800553c:	d105      	bne.n	800554a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	691b      	ldr	r3, [r3, #16]
 8005542:	f023 0201 	bic.w	r2, r3, #1
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	611a      	str	r2, [r3, #16]
  }
}
 800554a:	bf00      	nop
 800554c:	3714      	adds	r7, #20
 800554e:	46bd      	mov	sp, r7
 8005550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	40012c00 	.word	0x40012c00
 800555c:	40000400 	.word	0x40000400
 8005560:	40000800 	.word	0x40000800
 8005564:	40000c00 	.word	0x40000c00
 8005568:	40013400 	.word	0x40013400
 800556c:	40015000 	.word	0x40015000
 8005570:	40014000 	.word	0x40014000
 8005574:	40014400 	.word	0x40014400
 8005578:	40014800 	.word	0x40014800

0800557c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800557c:	b480      	push	{r7}
 800557e:	b087      	sub	sp, #28
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a1b      	ldr	r3, [r3, #32]
 800558a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6a1b      	ldr	r3, [r3, #32]
 8005590:	f023 0201 	bic.w	r2, r3, #1
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	699b      	ldr	r3, [r3, #24]
 80055a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f023 0303 	bic.w	r3, r3, #3
 80055b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	4313      	orrs	r3, r2
 80055c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	f023 0302 	bic.w	r3, r3, #2
 80055c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	697a      	ldr	r2, [r7, #20]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	4a30      	ldr	r2, [pc, #192]	@ (8005698 <TIM_OC1_SetConfig+0x11c>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d013      	beq.n	8005604 <TIM_OC1_SetConfig+0x88>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a2f      	ldr	r2, [pc, #188]	@ (800569c <TIM_OC1_SetConfig+0x120>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d00f      	beq.n	8005604 <TIM_OC1_SetConfig+0x88>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a2e      	ldr	r2, [pc, #184]	@ (80056a0 <TIM_OC1_SetConfig+0x124>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d00b      	beq.n	8005604 <TIM_OC1_SetConfig+0x88>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a2d      	ldr	r2, [pc, #180]	@ (80056a4 <TIM_OC1_SetConfig+0x128>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d007      	beq.n	8005604 <TIM_OC1_SetConfig+0x88>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	4a2c      	ldr	r2, [pc, #176]	@ (80056a8 <TIM_OC1_SetConfig+0x12c>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d003      	beq.n	8005604 <TIM_OC1_SetConfig+0x88>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	4a2b      	ldr	r2, [pc, #172]	@ (80056ac <TIM_OC1_SetConfig+0x130>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d10c      	bne.n	800561e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	f023 0308 	bic.w	r3, r3, #8
 800560a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	68db      	ldr	r3, [r3, #12]
 8005610:	697a      	ldr	r2, [r7, #20]
 8005612:	4313      	orrs	r3, r2
 8005614:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	f023 0304 	bic.w	r3, r3, #4
 800561c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a1d      	ldr	r2, [pc, #116]	@ (8005698 <TIM_OC1_SetConfig+0x11c>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d013      	beq.n	800564e <TIM_OC1_SetConfig+0xd2>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a1c      	ldr	r2, [pc, #112]	@ (800569c <TIM_OC1_SetConfig+0x120>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d00f      	beq.n	800564e <TIM_OC1_SetConfig+0xd2>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	4a1b      	ldr	r2, [pc, #108]	@ (80056a0 <TIM_OC1_SetConfig+0x124>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d00b      	beq.n	800564e <TIM_OC1_SetConfig+0xd2>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	4a1a      	ldr	r2, [pc, #104]	@ (80056a4 <TIM_OC1_SetConfig+0x128>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d007      	beq.n	800564e <TIM_OC1_SetConfig+0xd2>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	4a19      	ldr	r2, [pc, #100]	@ (80056a8 <TIM_OC1_SetConfig+0x12c>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d003      	beq.n	800564e <TIM_OC1_SetConfig+0xd2>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	4a18      	ldr	r2, [pc, #96]	@ (80056ac <TIM_OC1_SetConfig+0x130>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d111      	bne.n	8005672 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005654:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800565c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	695b      	ldr	r3, [r3, #20]
 8005662:	693a      	ldr	r2, [r7, #16]
 8005664:	4313      	orrs	r3, r2
 8005666:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	699b      	ldr	r3, [r3, #24]
 800566c:	693a      	ldr	r2, [r7, #16]
 800566e:	4313      	orrs	r3, r2
 8005670:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	693a      	ldr	r2, [r7, #16]
 8005676:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	68fa      	ldr	r2, [r7, #12]
 800567c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	685a      	ldr	r2, [r3, #4]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	697a      	ldr	r2, [r7, #20]
 800568a:	621a      	str	r2, [r3, #32]
}
 800568c:	bf00      	nop
 800568e:	371c      	adds	r7, #28
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr
 8005698:	40012c00 	.word	0x40012c00
 800569c:	40013400 	.word	0x40013400
 80056a0:	40014000 	.word	0x40014000
 80056a4:	40014400 	.word	0x40014400
 80056a8:	40014800 	.word	0x40014800
 80056ac:	40015000 	.word	0x40015000

080056b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b087      	sub	sp, #28
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6a1b      	ldr	r3, [r3, #32]
 80056be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6a1b      	ldr	r3, [r3, #32]
 80056c4:	f023 0210 	bic.w	r2, r3, #16
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	699b      	ldr	r3, [r3, #24]
 80056d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80056de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	021b      	lsls	r3, r3, #8
 80056f2:	68fa      	ldr	r2, [r7, #12]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	f023 0320 	bic.w	r3, r3, #32
 80056fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	011b      	lsls	r3, r3, #4
 8005706:	697a      	ldr	r2, [r7, #20]
 8005708:	4313      	orrs	r3, r2
 800570a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a2c      	ldr	r2, [pc, #176]	@ (80057c0 <TIM_OC2_SetConfig+0x110>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d007      	beq.n	8005724 <TIM_OC2_SetConfig+0x74>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a2b      	ldr	r2, [pc, #172]	@ (80057c4 <TIM_OC2_SetConfig+0x114>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d003      	beq.n	8005724 <TIM_OC2_SetConfig+0x74>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a2a      	ldr	r2, [pc, #168]	@ (80057c8 <TIM_OC2_SetConfig+0x118>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d10d      	bne.n	8005740 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800572a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	011b      	lsls	r3, r3, #4
 8005732:	697a      	ldr	r2, [r7, #20]
 8005734:	4313      	orrs	r3, r2
 8005736:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800573e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4a1f      	ldr	r2, [pc, #124]	@ (80057c0 <TIM_OC2_SetConfig+0x110>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d013      	beq.n	8005770 <TIM_OC2_SetConfig+0xc0>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	4a1e      	ldr	r2, [pc, #120]	@ (80057c4 <TIM_OC2_SetConfig+0x114>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d00f      	beq.n	8005770 <TIM_OC2_SetConfig+0xc0>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	4a1e      	ldr	r2, [pc, #120]	@ (80057cc <TIM_OC2_SetConfig+0x11c>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d00b      	beq.n	8005770 <TIM_OC2_SetConfig+0xc0>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	4a1d      	ldr	r2, [pc, #116]	@ (80057d0 <TIM_OC2_SetConfig+0x120>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d007      	beq.n	8005770 <TIM_OC2_SetConfig+0xc0>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a1c      	ldr	r2, [pc, #112]	@ (80057d4 <TIM_OC2_SetConfig+0x124>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d003      	beq.n	8005770 <TIM_OC2_SetConfig+0xc0>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	4a17      	ldr	r2, [pc, #92]	@ (80057c8 <TIM_OC2_SetConfig+0x118>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d113      	bne.n	8005798 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005776:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800577e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	695b      	ldr	r3, [r3, #20]
 8005784:	009b      	lsls	r3, r3, #2
 8005786:	693a      	ldr	r2, [r7, #16]
 8005788:	4313      	orrs	r3, r2
 800578a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	699b      	ldr	r3, [r3, #24]
 8005790:	009b      	lsls	r3, r3, #2
 8005792:	693a      	ldr	r2, [r7, #16]
 8005794:	4313      	orrs	r3, r2
 8005796:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	693a      	ldr	r2, [r7, #16]
 800579c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	68fa      	ldr	r2, [r7, #12]
 80057a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	685a      	ldr	r2, [r3, #4]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	697a      	ldr	r2, [r7, #20]
 80057b0:	621a      	str	r2, [r3, #32]
}
 80057b2:	bf00      	nop
 80057b4:	371c      	adds	r7, #28
 80057b6:	46bd      	mov	sp, r7
 80057b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057bc:	4770      	bx	lr
 80057be:	bf00      	nop
 80057c0:	40012c00 	.word	0x40012c00
 80057c4:	40013400 	.word	0x40013400
 80057c8:	40015000 	.word	0x40015000
 80057cc:	40014000 	.word	0x40014000
 80057d0:	40014400 	.word	0x40014400
 80057d4:	40014800 	.word	0x40014800

080057d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057d8:	b480      	push	{r7}
 80057da:	b087      	sub	sp, #28
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a1b      	ldr	r3, [r3, #32]
 80057e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a1b      	ldr	r3, [r3, #32]
 80057ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	69db      	ldr	r3, [r3, #28]
 80057fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005806:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800580a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f023 0303 	bic.w	r3, r3, #3
 8005812:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	68fa      	ldr	r2, [r7, #12]
 800581a:	4313      	orrs	r3, r2
 800581c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005824:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	021b      	lsls	r3, r3, #8
 800582c:	697a      	ldr	r2, [r7, #20]
 800582e:	4313      	orrs	r3, r2
 8005830:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a2b      	ldr	r2, [pc, #172]	@ (80058e4 <TIM_OC3_SetConfig+0x10c>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d007      	beq.n	800584a <TIM_OC3_SetConfig+0x72>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a2a      	ldr	r2, [pc, #168]	@ (80058e8 <TIM_OC3_SetConfig+0x110>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d003      	beq.n	800584a <TIM_OC3_SetConfig+0x72>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a29      	ldr	r2, [pc, #164]	@ (80058ec <TIM_OC3_SetConfig+0x114>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d10d      	bne.n	8005866 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005850:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	021b      	lsls	r3, r3, #8
 8005858:	697a      	ldr	r2, [r7, #20]
 800585a:	4313      	orrs	r3, r2
 800585c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005864:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4a1e      	ldr	r2, [pc, #120]	@ (80058e4 <TIM_OC3_SetConfig+0x10c>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d013      	beq.n	8005896 <TIM_OC3_SetConfig+0xbe>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a1d      	ldr	r2, [pc, #116]	@ (80058e8 <TIM_OC3_SetConfig+0x110>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d00f      	beq.n	8005896 <TIM_OC3_SetConfig+0xbe>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a1d      	ldr	r2, [pc, #116]	@ (80058f0 <TIM_OC3_SetConfig+0x118>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d00b      	beq.n	8005896 <TIM_OC3_SetConfig+0xbe>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a1c      	ldr	r2, [pc, #112]	@ (80058f4 <TIM_OC3_SetConfig+0x11c>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d007      	beq.n	8005896 <TIM_OC3_SetConfig+0xbe>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a1b      	ldr	r2, [pc, #108]	@ (80058f8 <TIM_OC3_SetConfig+0x120>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d003      	beq.n	8005896 <TIM_OC3_SetConfig+0xbe>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a16      	ldr	r2, [pc, #88]	@ (80058ec <TIM_OC3_SetConfig+0x114>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d113      	bne.n	80058be <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800589c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80058a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	695b      	ldr	r3, [r3, #20]
 80058aa:	011b      	lsls	r3, r3, #4
 80058ac:	693a      	ldr	r2, [r7, #16]
 80058ae:	4313      	orrs	r3, r2
 80058b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	699b      	ldr	r3, [r3, #24]
 80058b6:	011b      	lsls	r3, r3, #4
 80058b8:	693a      	ldr	r2, [r7, #16]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	693a      	ldr	r2, [r7, #16]
 80058c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	68fa      	ldr	r2, [r7, #12]
 80058c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	685a      	ldr	r2, [r3, #4]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	697a      	ldr	r2, [r7, #20]
 80058d6:	621a      	str	r2, [r3, #32]
}
 80058d8:	bf00      	nop
 80058da:	371c      	adds	r7, #28
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr
 80058e4:	40012c00 	.word	0x40012c00
 80058e8:	40013400 	.word	0x40013400
 80058ec:	40015000 	.word	0x40015000
 80058f0:	40014000 	.word	0x40014000
 80058f4:	40014400 	.word	0x40014400
 80058f8:	40014800 	.word	0x40014800

080058fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b087      	sub	sp, #28
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
 8005904:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a1b      	ldr	r3, [r3, #32]
 800590a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a1b      	ldr	r3, [r3, #32]
 8005910:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	69db      	ldr	r3, [r3, #28]
 8005922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800592a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800592e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005936:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	021b      	lsls	r3, r3, #8
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	4313      	orrs	r3, r2
 8005942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800594a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	031b      	lsls	r3, r3, #12
 8005952:	697a      	ldr	r2, [r7, #20]
 8005954:	4313      	orrs	r3, r2
 8005956:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4a2c      	ldr	r2, [pc, #176]	@ (8005a0c <TIM_OC4_SetConfig+0x110>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d007      	beq.n	8005970 <TIM_OC4_SetConfig+0x74>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a2b      	ldr	r2, [pc, #172]	@ (8005a10 <TIM_OC4_SetConfig+0x114>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d003      	beq.n	8005970 <TIM_OC4_SetConfig+0x74>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a2a      	ldr	r2, [pc, #168]	@ (8005a14 <TIM_OC4_SetConfig+0x118>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d10d      	bne.n	800598c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005976:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	031b      	lsls	r3, r3, #12
 800597e:	697a      	ldr	r2, [r7, #20]
 8005980:	4313      	orrs	r3, r2
 8005982:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800598a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a1f      	ldr	r2, [pc, #124]	@ (8005a0c <TIM_OC4_SetConfig+0x110>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d013      	beq.n	80059bc <TIM_OC4_SetConfig+0xc0>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a1e      	ldr	r2, [pc, #120]	@ (8005a10 <TIM_OC4_SetConfig+0x114>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d00f      	beq.n	80059bc <TIM_OC4_SetConfig+0xc0>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a1e      	ldr	r2, [pc, #120]	@ (8005a18 <TIM_OC4_SetConfig+0x11c>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d00b      	beq.n	80059bc <TIM_OC4_SetConfig+0xc0>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	4a1d      	ldr	r2, [pc, #116]	@ (8005a1c <TIM_OC4_SetConfig+0x120>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d007      	beq.n	80059bc <TIM_OC4_SetConfig+0xc0>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	4a1c      	ldr	r2, [pc, #112]	@ (8005a20 <TIM_OC4_SetConfig+0x124>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d003      	beq.n	80059bc <TIM_OC4_SetConfig+0xc0>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	4a17      	ldr	r2, [pc, #92]	@ (8005a14 <TIM_OC4_SetConfig+0x118>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d113      	bne.n	80059e4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80059c2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80059ca:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	695b      	ldr	r3, [r3, #20]
 80059d0:	019b      	lsls	r3, r3, #6
 80059d2:	693a      	ldr	r2, [r7, #16]
 80059d4:	4313      	orrs	r3, r2
 80059d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	699b      	ldr	r3, [r3, #24]
 80059dc:	019b      	lsls	r3, r3, #6
 80059de:	693a      	ldr	r2, [r7, #16]
 80059e0:	4313      	orrs	r3, r2
 80059e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	693a      	ldr	r2, [r7, #16]
 80059e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	685a      	ldr	r2, [r3, #4]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	697a      	ldr	r2, [r7, #20]
 80059fc:	621a      	str	r2, [r3, #32]
}
 80059fe:	bf00      	nop
 8005a00:	371c      	adds	r7, #28
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr
 8005a0a:	bf00      	nop
 8005a0c:	40012c00 	.word	0x40012c00
 8005a10:	40013400 	.word	0x40013400
 8005a14:	40015000 	.word	0x40015000
 8005a18:	40014000 	.word	0x40014000
 8005a1c:	40014400 	.word	0x40014400
 8005a20:	40014800 	.word	0x40014800

08005a24 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005a24:	b480      	push	{r7}
 8005a26:	b087      	sub	sp, #28
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a1b      	ldr	r3, [r3, #32]
 8005a32:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6a1b      	ldr	r3, [r3, #32]
 8005a38:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68fa      	ldr	r2, [r7, #12]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005a68:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	041b      	lsls	r3, r3, #16
 8005a70:	693a      	ldr	r2, [r7, #16]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4a19      	ldr	r2, [pc, #100]	@ (8005ae0 <TIM_OC5_SetConfig+0xbc>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d013      	beq.n	8005aa6 <TIM_OC5_SetConfig+0x82>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a18      	ldr	r2, [pc, #96]	@ (8005ae4 <TIM_OC5_SetConfig+0xc0>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d00f      	beq.n	8005aa6 <TIM_OC5_SetConfig+0x82>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a17      	ldr	r2, [pc, #92]	@ (8005ae8 <TIM_OC5_SetConfig+0xc4>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d00b      	beq.n	8005aa6 <TIM_OC5_SetConfig+0x82>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a16      	ldr	r2, [pc, #88]	@ (8005aec <TIM_OC5_SetConfig+0xc8>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d007      	beq.n	8005aa6 <TIM_OC5_SetConfig+0x82>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a15      	ldr	r2, [pc, #84]	@ (8005af0 <TIM_OC5_SetConfig+0xcc>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d003      	beq.n	8005aa6 <TIM_OC5_SetConfig+0x82>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a14      	ldr	r2, [pc, #80]	@ (8005af4 <TIM_OC5_SetConfig+0xd0>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d109      	bne.n	8005aba <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005aac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	695b      	ldr	r3, [r3, #20]
 8005ab2:	021b      	lsls	r3, r3, #8
 8005ab4:	697a      	ldr	r2, [r7, #20]
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	697a      	ldr	r2, [r7, #20]
 8005abe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	685a      	ldr	r2, [r3, #4]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	693a      	ldr	r2, [r7, #16]
 8005ad2:	621a      	str	r2, [r3, #32]
}
 8005ad4:	bf00      	nop
 8005ad6:	371c      	adds	r7, #28
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ade:	4770      	bx	lr
 8005ae0:	40012c00 	.word	0x40012c00
 8005ae4:	40013400 	.word	0x40013400
 8005ae8:	40014000 	.word	0x40014000
 8005aec:	40014400 	.word	0x40014400
 8005af0:	40014800 	.word	0x40014800
 8005af4:	40015000 	.word	0x40015000

08005af8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b087      	sub	sp, #28
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6a1b      	ldr	r3, [r3, #32]
 8005b06:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6a1b      	ldr	r3, [r3, #32]
 8005b0c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	021b      	lsls	r3, r3, #8
 8005b32:	68fa      	ldr	r2, [r7, #12]
 8005b34:	4313      	orrs	r3, r2
 8005b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005b3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	051b      	lsls	r3, r3, #20
 8005b46:	693a      	ldr	r2, [r7, #16]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a1a      	ldr	r2, [pc, #104]	@ (8005bb8 <TIM_OC6_SetConfig+0xc0>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d013      	beq.n	8005b7c <TIM_OC6_SetConfig+0x84>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a19      	ldr	r2, [pc, #100]	@ (8005bbc <TIM_OC6_SetConfig+0xc4>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d00f      	beq.n	8005b7c <TIM_OC6_SetConfig+0x84>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a18      	ldr	r2, [pc, #96]	@ (8005bc0 <TIM_OC6_SetConfig+0xc8>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d00b      	beq.n	8005b7c <TIM_OC6_SetConfig+0x84>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a17      	ldr	r2, [pc, #92]	@ (8005bc4 <TIM_OC6_SetConfig+0xcc>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d007      	beq.n	8005b7c <TIM_OC6_SetConfig+0x84>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a16      	ldr	r2, [pc, #88]	@ (8005bc8 <TIM_OC6_SetConfig+0xd0>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d003      	beq.n	8005b7c <TIM_OC6_SetConfig+0x84>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a15      	ldr	r2, [pc, #84]	@ (8005bcc <TIM_OC6_SetConfig+0xd4>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d109      	bne.n	8005b90 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b82:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	695b      	ldr	r3, [r3, #20]
 8005b88:	029b      	lsls	r3, r3, #10
 8005b8a:	697a      	ldr	r2, [r7, #20]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	697a      	ldr	r2, [r7, #20]
 8005b94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	685a      	ldr	r2, [r3, #4]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	693a      	ldr	r2, [r7, #16]
 8005ba8:	621a      	str	r2, [r3, #32]
}
 8005baa:	bf00      	nop
 8005bac:	371c      	adds	r7, #28
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr
 8005bb6:	bf00      	nop
 8005bb8:	40012c00 	.word	0x40012c00
 8005bbc:	40013400 	.word	0x40013400
 8005bc0:	40014000 	.word	0x40014000
 8005bc4:	40014400 	.word	0x40014400
 8005bc8:	40014800 	.word	0x40014800
 8005bcc:	40015000 	.word	0x40015000

08005bd0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b087      	sub	sp, #28
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	60f8      	str	r0, [r7, #12]
 8005bd8:	60b9      	str	r1, [r7, #8]
 8005bda:	607a      	str	r2, [r7, #4]
 8005bdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6a1b      	ldr	r3, [r3, #32]
 8005be2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6a1b      	ldr	r3, [r3, #32]
 8005be8:	f023 0201 	bic.w	r2, r3, #1
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	699b      	ldr	r3, [r3, #24]
 8005bf4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	4a28      	ldr	r2, [pc, #160]	@ (8005c9c <TIM_TI1_SetConfig+0xcc>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d01b      	beq.n	8005c36 <TIM_TI1_SetConfig+0x66>
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c04:	d017      	beq.n	8005c36 <TIM_TI1_SetConfig+0x66>
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	4a25      	ldr	r2, [pc, #148]	@ (8005ca0 <TIM_TI1_SetConfig+0xd0>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d013      	beq.n	8005c36 <TIM_TI1_SetConfig+0x66>
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	4a24      	ldr	r2, [pc, #144]	@ (8005ca4 <TIM_TI1_SetConfig+0xd4>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d00f      	beq.n	8005c36 <TIM_TI1_SetConfig+0x66>
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	4a23      	ldr	r2, [pc, #140]	@ (8005ca8 <TIM_TI1_SetConfig+0xd8>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d00b      	beq.n	8005c36 <TIM_TI1_SetConfig+0x66>
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	4a22      	ldr	r2, [pc, #136]	@ (8005cac <TIM_TI1_SetConfig+0xdc>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d007      	beq.n	8005c36 <TIM_TI1_SetConfig+0x66>
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	4a21      	ldr	r2, [pc, #132]	@ (8005cb0 <TIM_TI1_SetConfig+0xe0>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d003      	beq.n	8005c36 <TIM_TI1_SetConfig+0x66>
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	4a20      	ldr	r2, [pc, #128]	@ (8005cb4 <TIM_TI1_SetConfig+0xe4>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d101      	bne.n	8005c3a <TIM_TI1_SetConfig+0x6a>
 8005c36:	2301      	movs	r3, #1
 8005c38:	e000      	b.n	8005c3c <TIM_TI1_SetConfig+0x6c>
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d008      	beq.n	8005c52 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	f023 0303 	bic.w	r3, r3, #3
 8005c46:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005c48:	697a      	ldr	r2, [r7, #20]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	617b      	str	r3, [r7, #20]
 8005c50:	e003      	b.n	8005c5a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	f043 0301 	orr.w	r3, r3, #1
 8005c58:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c60:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	011b      	lsls	r3, r3, #4
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	697a      	ldr	r2, [r7, #20]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	f023 030a 	bic.w	r3, r3, #10
 8005c74:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	f003 030a 	and.w	r3, r3, #10
 8005c7c:	693a      	ldr	r2, [r7, #16]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	697a      	ldr	r2, [r7, #20]
 8005c86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	693a      	ldr	r2, [r7, #16]
 8005c8c:	621a      	str	r2, [r3, #32]
}
 8005c8e:	bf00      	nop
 8005c90:	371c      	adds	r7, #28
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr
 8005c9a:	bf00      	nop
 8005c9c:	40012c00 	.word	0x40012c00
 8005ca0:	40000400 	.word	0x40000400
 8005ca4:	40000800 	.word	0x40000800
 8005ca8:	40000c00 	.word	0x40000c00
 8005cac:	40013400 	.word	0x40013400
 8005cb0:	40014000 	.word	0x40014000
 8005cb4:	40015000 	.word	0x40015000

08005cb8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b087      	sub	sp, #28
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	60b9      	str	r1, [r7, #8]
 8005cc2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	f003 031f 	and.w	r3, r3, #31
 8005cca:	2201      	movs	r2, #1
 8005ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6a1a      	ldr	r2, [r3, #32]
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	43db      	mvns	r3, r3
 8005cda:	401a      	ands	r2, r3
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6a1a      	ldr	r2, [r3, #32]
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	f003 031f 	and.w	r3, r3, #31
 8005cea:	6879      	ldr	r1, [r7, #4]
 8005cec:	fa01 f303 	lsl.w	r3, r1, r3
 8005cf0:	431a      	orrs	r2, r3
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	621a      	str	r2, [r3, #32]
}
 8005cf6:	bf00      	nop
 8005cf8:	371c      	adds	r7, #28
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr

08005d02 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 8005d02:	b580      	push	{r7, lr}
 8005d04:	b08a      	sub	sp, #40	@ 0x28
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	6078      	str	r0, [r7, #4]
 8005d0a:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d101      	bne.n	8005d16 <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e0a0      	b.n	8005e58 <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d106      	bne.n	8005d30 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f7fb fa90 	bl	8001250 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2202      	movs	r2, #2
 8005d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681a      	ldr	r2, [r3, #0]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	3304      	adds	r3, #4
 8005d40:	4619      	mov	r1, r3
 8005d42:	4610      	mov	r0, r2
 8005d44:	f7ff fb66 	bl	8005414 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6818      	ldr	r0, [r3, #0]
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	6819      	ldr	r1, [r3, #0]
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	2203      	movs	r2, #3
 8005d56:	f7ff ff3b 	bl	8005bd0 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	699a      	ldr	r2, [r3, #24]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f022 020c 	bic.w	r2, r2, #12
 8005d68:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	6999      	ldr	r1, [r3, #24]
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	685a      	ldr	r2, [r3, #4]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	430a      	orrs	r2, r1
 8005d7a:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	685a      	ldr	r2, [r3, #4]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005d8a:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	687a      	ldr	r2, [r7, #4]
 8005d94:	6812      	ldr	r2, [r2, #0]
 8005d96:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005d9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d9e:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	689a      	ldr	r2, [r3, #8]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005dae:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	687a      	ldr	r2, [r7, #4]
 8005db8:	6812      	ldr	r2, [r2, #0]
 8005dba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005dbe:	f023 0307 	bic.w	r3, r3, #7
 8005dc2:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	689a      	ldr	r2, [r3, #8]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f042 0204 	orr.w	r2, r2, #4
 8005dd2:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8005ddc:	2370      	movs	r3, #112	@ 0x70
 8005dde:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005de0:	2300      	movs	r3, #0
 8005de2:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005de4:	2300      	movs	r3, #0
 8005de6:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005de8:	2300      	movs	r3, #0
 8005dea:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	68db      	ldr	r3, [r3, #12]
 8005df0:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f107 020c 	add.w	r2, r7, #12
 8005dfa:	4611      	mov	r1, r2
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f7ff fc57 	bl	80056b0 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	6812      	ldr	r2, [r2, #0]
 8005e0c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005e10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e14:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	685a      	ldr	r2, [r3, #4]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 8005e24:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2201      	movs	r2, #1
 8005e32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2201      	movs	r2, #1
 8005e3a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2201      	movs	r2, #1
 8005e42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2201      	movs	r2, #1
 8005e4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2201      	movs	r2, #1
 8005e52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e56:	2300      	movs	r3, #0
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3728      	adds	r7, #40	@ 0x28
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d109      	bne.n	8005e84 <HAL_TIMEx_PWMN_Start+0x24>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	bf14      	ite	ne
 8005e7c:	2301      	movne	r3, #1
 8005e7e:	2300      	moveq	r3, #0
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	e022      	b.n	8005eca <HAL_TIMEx_PWMN_Start+0x6a>
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	2b04      	cmp	r3, #4
 8005e88:	d109      	bne.n	8005e9e <HAL_TIMEx_PWMN_Start+0x3e>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	bf14      	ite	ne
 8005e96:	2301      	movne	r3, #1
 8005e98:	2300      	moveq	r3, #0
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	e015      	b.n	8005eca <HAL_TIMEx_PWMN_Start+0x6a>
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	2b08      	cmp	r3, #8
 8005ea2:	d109      	bne.n	8005eb8 <HAL_TIMEx_PWMN_Start+0x58>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	bf14      	ite	ne
 8005eb0:	2301      	movne	r3, #1
 8005eb2:	2300      	moveq	r3, #0
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	e008      	b.n	8005eca <HAL_TIMEx_PWMN_Start+0x6a>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8005ebe:	b2db      	uxtb	r3, r3
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	bf14      	ite	ne
 8005ec4:	2301      	movne	r3, #1
 8005ec6:	2300      	moveq	r3, #0
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d001      	beq.n	8005ed2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e073      	b.n	8005fba <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d104      	bne.n	8005ee2 <HAL_TIMEx_PWMN_Start+0x82>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2202      	movs	r2, #2
 8005edc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ee0:	e013      	b.n	8005f0a <HAL_TIMEx_PWMN_Start+0xaa>
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	2b04      	cmp	r3, #4
 8005ee6:	d104      	bne.n	8005ef2 <HAL_TIMEx_PWMN_Start+0x92>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2202      	movs	r2, #2
 8005eec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ef0:	e00b      	b.n	8005f0a <HAL_TIMEx_PWMN_Start+0xaa>
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	2b08      	cmp	r3, #8
 8005ef6:	d104      	bne.n	8005f02 <HAL_TIMEx_PWMN_Start+0xa2>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2202      	movs	r2, #2
 8005efc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005f00:	e003      	b.n	8005f0a <HAL_TIMEx_PWMN_Start+0xaa>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2202      	movs	r2, #2
 8005f06:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2204      	movs	r2, #4
 8005f10:	6839      	ldr	r1, [r7, #0]
 8005f12:	4618      	mov	r0, r3
 8005f14:	f000 fa34 	bl	8006380 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005f26:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a25      	ldr	r2, [pc, #148]	@ (8005fc4 <HAL_TIMEx_PWMN_Start+0x164>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d022      	beq.n	8005f78 <HAL_TIMEx_PWMN_Start+0x118>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f3a:	d01d      	beq.n	8005f78 <HAL_TIMEx_PWMN_Start+0x118>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a21      	ldr	r2, [pc, #132]	@ (8005fc8 <HAL_TIMEx_PWMN_Start+0x168>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d018      	beq.n	8005f78 <HAL_TIMEx_PWMN_Start+0x118>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a20      	ldr	r2, [pc, #128]	@ (8005fcc <HAL_TIMEx_PWMN_Start+0x16c>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d013      	beq.n	8005f78 <HAL_TIMEx_PWMN_Start+0x118>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a1e      	ldr	r2, [pc, #120]	@ (8005fd0 <HAL_TIMEx_PWMN_Start+0x170>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d00e      	beq.n	8005f78 <HAL_TIMEx_PWMN_Start+0x118>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a1d      	ldr	r2, [pc, #116]	@ (8005fd4 <HAL_TIMEx_PWMN_Start+0x174>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d009      	beq.n	8005f78 <HAL_TIMEx_PWMN_Start+0x118>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a1b      	ldr	r2, [pc, #108]	@ (8005fd8 <HAL_TIMEx_PWMN_Start+0x178>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d004      	beq.n	8005f78 <HAL_TIMEx_PWMN_Start+0x118>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a1a      	ldr	r2, [pc, #104]	@ (8005fdc <HAL_TIMEx_PWMN_Start+0x17c>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d115      	bne.n	8005fa4 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	689a      	ldr	r2, [r3, #8]
 8005f7e:	4b18      	ldr	r3, [pc, #96]	@ (8005fe0 <HAL_TIMEx_PWMN_Start+0x180>)
 8005f80:	4013      	ands	r3, r2
 8005f82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2b06      	cmp	r3, #6
 8005f88:	d015      	beq.n	8005fb6 <HAL_TIMEx_PWMN_Start+0x156>
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f90:	d011      	beq.n	8005fb6 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f042 0201 	orr.w	r2, r2, #1
 8005fa0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fa2:	e008      	b.n	8005fb6 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f042 0201 	orr.w	r2, r2, #1
 8005fb2:	601a      	str	r2, [r3, #0]
 8005fb4:	e000      	b.n	8005fb8 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fb6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005fb8:	2300      	movs	r3, #0
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3710      	adds	r7, #16
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}
 8005fc2:	bf00      	nop
 8005fc4:	40012c00 	.word	0x40012c00
 8005fc8:	40000400 	.word	0x40000400
 8005fcc:	40000800 	.word	0x40000800
 8005fd0:	40000c00 	.word	0x40000c00
 8005fd4:	40013400 	.word	0x40013400
 8005fd8:	40014000 	.word	0x40014000
 8005fdc:	40015000 	.word	0x40015000
 8005fe0:	00010007 	.word	0x00010007

08005fe4 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b082      	sub	sp, #8
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	6839      	ldr	r1, [r7, #0]
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f000 f9c2 	bl	8006380 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	6a1a      	ldr	r2, [r3, #32]
 8006002:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006006:	4013      	ands	r3, r2
 8006008:	2b00      	cmp	r3, #0
 800600a:	d10f      	bne.n	800602c <HAL_TIMEx_PWMN_Stop+0x48>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	6a1a      	ldr	r2, [r3, #32]
 8006012:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006016:	4013      	ands	r3, r2
 8006018:	2b00      	cmp	r3, #0
 800601a:	d107      	bne.n	800602c <HAL_TIMEx_PWMN_Stop+0x48>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800602a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	6a1a      	ldr	r2, [r3, #32]
 8006032:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006036:	4013      	ands	r3, r2
 8006038:	2b00      	cmp	r3, #0
 800603a:	d10f      	bne.n	800605c <HAL_TIMEx_PWMN_Stop+0x78>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	6a1a      	ldr	r2, [r3, #32]
 8006042:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006046:	4013      	ands	r3, r2
 8006048:	2b00      	cmp	r3, #0
 800604a:	d107      	bne.n	800605c <HAL_TIMEx_PWMN_Stop+0x78>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f022 0201 	bic.w	r2, r2, #1
 800605a:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d104      	bne.n	800606c <HAL_TIMEx_PWMN_Stop+0x88>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2201      	movs	r2, #1
 8006066:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800606a:	e013      	b.n	8006094 <HAL_TIMEx_PWMN_Stop+0xb0>
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	2b04      	cmp	r3, #4
 8006070:	d104      	bne.n	800607c <HAL_TIMEx_PWMN_Stop+0x98>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2201      	movs	r2, #1
 8006076:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800607a:	e00b      	b.n	8006094 <HAL_TIMEx_PWMN_Stop+0xb0>
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	2b08      	cmp	r3, #8
 8006080:	d104      	bne.n	800608c <HAL_TIMEx_PWMN_Stop+0xa8>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2201      	movs	r2, #1
 8006086:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800608a:	e003      	b.n	8006094 <HAL_TIMEx_PWMN_Stop+0xb0>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2201      	movs	r2, #1
 8006090:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8006094:	2300      	movs	r3, #0
}
 8006096:	4618      	mov	r0, r3
 8006098:	3708      	adds	r7, #8
 800609a:	46bd      	mov	sp, r7
 800609c:	bd80      	pop	{r7, pc}
	...

080060a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b085      	sub	sp, #20
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
 80060a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d101      	bne.n	80060b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80060b4:	2302      	movs	r3, #2
 80060b6:	e074      	b.n	80061a2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2202      	movs	r2, #2
 80060c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a34      	ldr	r2, [pc, #208]	@ (80061b0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d009      	beq.n	80060f6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a33      	ldr	r2, [pc, #204]	@ (80061b4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d004      	beq.n	80060f6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a31      	ldr	r2, [pc, #196]	@ (80061b8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d108      	bne.n	8006108 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80060fc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	68fa      	ldr	r2, [r7, #12]
 8006104:	4313      	orrs	r3, r2
 8006106:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800610e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006112:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	68fa      	ldr	r2, [r7, #12]
 800611a:	4313      	orrs	r3, r2
 800611c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	68fa      	ldr	r2, [r7, #12]
 8006124:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a21      	ldr	r2, [pc, #132]	@ (80061b0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d022      	beq.n	8006176 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006138:	d01d      	beq.n	8006176 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a1f      	ldr	r2, [pc, #124]	@ (80061bc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d018      	beq.n	8006176 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a1d      	ldr	r2, [pc, #116]	@ (80061c0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d013      	beq.n	8006176 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a1c      	ldr	r2, [pc, #112]	@ (80061c4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d00e      	beq.n	8006176 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a15      	ldr	r2, [pc, #84]	@ (80061b4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d009      	beq.n	8006176 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a18      	ldr	r2, [pc, #96]	@ (80061c8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d004      	beq.n	8006176 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a11      	ldr	r2, [pc, #68]	@ (80061b8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d10c      	bne.n	8006190 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800617c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	68ba      	ldr	r2, [r7, #8]
 8006184:	4313      	orrs	r3, r2
 8006186:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	68ba      	ldr	r2, [r7, #8]
 800618e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2201      	movs	r2, #1
 8006194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80061a0:	2300      	movs	r3, #0
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3714      	adds	r7, #20
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr
 80061ae:	bf00      	nop
 80061b0:	40012c00 	.word	0x40012c00
 80061b4:	40013400 	.word	0x40013400
 80061b8:	40015000 	.word	0x40015000
 80061bc:	40000400 	.word	0x40000400
 80061c0:	40000800 	.word	0x40000800
 80061c4:	40000c00 	.word	0x40000c00
 80061c8:	40014000 	.word	0x40014000

080061cc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b085      	sub	sp, #20
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
 80061d4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80061d6:	2300      	movs	r3, #0
 80061d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d101      	bne.n	80061e8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80061e4:	2302      	movs	r3, #2
 80061e6:	e078      	b.n	80062da <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2201      	movs	r2, #1
 80061ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	689b      	ldr	r3, [r3, #8]
 8006208:	4313      	orrs	r3, r2
 800620a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	4313      	orrs	r3, r2
 8006218:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4313      	orrs	r3, r2
 8006226:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	691b      	ldr	r3, [r3, #16]
 8006232:	4313      	orrs	r3, r2
 8006234:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	695b      	ldr	r3, [r3, #20]
 8006240:	4313      	orrs	r3, r2
 8006242:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800624e:	4313      	orrs	r3, r2
 8006250:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	699b      	ldr	r3, [r3, #24]
 800625c:	041b      	lsls	r3, r3, #16
 800625e:	4313      	orrs	r3, r2
 8006260:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	69db      	ldr	r3, [r3, #28]
 800626c:	4313      	orrs	r3, r2
 800626e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a1c      	ldr	r2, [pc, #112]	@ (80062e8 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d009      	beq.n	800628e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a1b      	ldr	r2, [pc, #108]	@ (80062ec <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d004      	beq.n	800628e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a19      	ldr	r2, [pc, #100]	@ (80062f0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d11c      	bne.n	80062c8 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006298:	051b      	lsls	r3, r3, #20
 800629a:	4313      	orrs	r3, r2
 800629c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	6a1b      	ldr	r3, [r3, #32]
 80062a8:	4313      	orrs	r3, r2
 80062aa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062b6:	4313      	orrs	r3, r2
 80062b8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062c4:	4313      	orrs	r3, r2
 80062c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	68fa      	ldr	r2, [r7, #12]
 80062ce:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062d8:	2300      	movs	r3, #0
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3714      	adds	r7, #20
 80062de:	46bd      	mov	sp, r7
 80062e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e4:	4770      	bx	lr
 80062e6:	bf00      	nop
 80062e8:	40012c00 	.word	0x40012c00
 80062ec:	40013400 	.word	0x40013400
 80062f0:	40015000 	.word	0x40015000

080062f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b083      	sub	sp, #12
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062fc:	bf00      	nop
 80062fe:	370c      	adds	r7, #12
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr

08006308 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006308:	b480      	push	{r7}
 800630a:	b083      	sub	sp, #12
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006310:	bf00      	nop
 8006312:	370c      	adds	r7, #12
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr

0800631c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800631c:	b480      	push	{r7}
 800631e:	b083      	sub	sp, #12
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006324:	bf00      	nop
 8006326:	370c      	adds	r7, #12
 8006328:	46bd      	mov	sp, r7
 800632a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632e:	4770      	bx	lr

08006330 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006338:	bf00      	nop
 800633a:	370c      	adds	r7, #12
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr

08006344 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006344:	b480      	push	{r7}
 8006346:	b083      	sub	sp, #12
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800634c:	bf00      	nop
 800634e:	370c      	adds	r7, #12
 8006350:	46bd      	mov	sp, r7
 8006352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006356:	4770      	bx	lr

08006358 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006360:	bf00      	nop
 8006362:	370c      	adds	r7, #12
 8006364:	46bd      	mov	sp, r7
 8006366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636a:	4770      	bx	lr

0800636c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800636c:	b480      	push	{r7}
 800636e:	b083      	sub	sp, #12
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006374:	bf00      	nop
 8006376:	370c      	adds	r7, #12
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr

08006380 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006380:	b480      	push	{r7}
 8006382:	b087      	sub	sp, #28
 8006384:	af00      	add	r7, sp, #0
 8006386:	60f8      	str	r0, [r7, #12]
 8006388:	60b9      	str	r1, [r7, #8]
 800638a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	f003 030f 	and.w	r3, r3, #15
 8006392:	2204      	movs	r2, #4
 8006394:	fa02 f303 	lsl.w	r3, r2, r3
 8006398:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6a1a      	ldr	r2, [r3, #32]
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	43db      	mvns	r3, r3
 80063a2:	401a      	ands	r2, r3
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6a1a      	ldr	r2, [r3, #32]
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	f003 030f 	and.w	r3, r3, #15
 80063b2:	6879      	ldr	r1, [r7, #4]
 80063b4:	fa01 f303 	lsl.w	r3, r1, r3
 80063b8:	431a      	orrs	r2, r3
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	621a      	str	r2, [r3, #32]
}
 80063be:	bf00      	nop
 80063c0:	371c      	adds	r7, #28
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr

080063ca <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063ca:	b580      	push	{r7, lr}
 80063cc:	b082      	sub	sp, #8
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d101      	bne.n	80063dc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80063d8:	2301      	movs	r3, #1
 80063da:	e042      	b.n	8006462 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d106      	bne.n	80063f4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2200      	movs	r2, #0
 80063ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f7fb f890 	bl	8001514 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2224      	movs	r2, #36	@ 0x24
 80063f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f022 0201 	bic.w	r2, r2, #1
 800640a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006410:	2b00      	cmp	r3, #0
 8006412:	d002      	beq.n	800641a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	f000 ff61 	bl	80072dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 fc62 	bl	8006ce4 <UART_SetConfig>
 8006420:	4603      	mov	r3, r0
 8006422:	2b01      	cmp	r3, #1
 8006424:	d101      	bne.n	800642a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	e01b      	b.n	8006462 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	685a      	ldr	r2, [r3, #4]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006438:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	689a      	ldr	r2, [r3, #8]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006448:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f042 0201 	orr.w	r2, r2, #1
 8006458:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f000 ffe0 	bl	8007420 <UART_CheckIdleState>
 8006460:	4603      	mov	r3, r0
}
 8006462:	4618      	mov	r0, r3
 8006464:	3708      	adds	r7, #8
 8006466:	46bd      	mov	sp, r7
 8006468:	bd80      	pop	{r7, pc}

0800646a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800646a:	b580      	push	{r7, lr}
 800646c:	b08a      	sub	sp, #40	@ 0x28
 800646e:	af02      	add	r7, sp, #8
 8006470:	60f8      	str	r0, [r7, #12]
 8006472:	60b9      	str	r1, [r7, #8]
 8006474:	603b      	str	r3, [r7, #0]
 8006476:	4613      	mov	r3, r2
 8006478:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006480:	2b20      	cmp	r3, #32
 8006482:	d17b      	bne.n	800657c <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d002      	beq.n	8006490 <HAL_UART_Transmit+0x26>
 800648a:	88fb      	ldrh	r3, [r7, #6]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d101      	bne.n	8006494 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	e074      	b.n	800657e <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2200      	movs	r2, #0
 8006498:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2221      	movs	r2, #33	@ 0x21
 80064a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80064a4:	f7fb fd64 	bl	8001f70 <HAL_GetTick>
 80064a8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	88fa      	ldrh	r2, [r7, #6]
 80064ae:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	88fa      	ldrh	r2, [r7, #6]
 80064b6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	689b      	ldr	r3, [r3, #8]
 80064be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064c2:	d108      	bne.n	80064d6 <HAL_UART_Transmit+0x6c>
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	691b      	ldr	r3, [r3, #16]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d104      	bne.n	80064d6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80064cc:	2300      	movs	r3, #0
 80064ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	61bb      	str	r3, [r7, #24]
 80064d4:	e003      	b.n	80064de <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80064da:	2300      	movs	r3, #0
 80064dc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80064de:	e030      	b.n	8006542 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	9300      	str	r3, [sp, #0]
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	2200      	movs	r2, #0
 80064e8:	2180      	movs	r1, #128	@ 0x80
 80064ea:	68f8      	ldr	r0, [r7, #12]
 80064ec:	f001 f842 	bl	8007574 <UART_WaitOnFlagUntilTimeout>
 80064f0:	4603      	mov	r3, r0
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d005      	beq.n	8006502 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2220      	movs	r2, #32
 80064fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80064fe:	2303      	movs	r3, #3
 8006500:	e03d      	b.n	800657e <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d10b      	bne.n	8006520 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006508:	69bb      	ldr	r3, [r7, #24]
 800650a:	881b      	ldrh	r3, [r3, #0]
 800650c:	461a      	mov	r2, r3
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006516:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006518:	69bb      	ldr	r3, [r7, #24]
 800651a:	3302      	adds	r3, #2
 800651c:	61bb      	str	r3, [r7, #24]
 800651e:	e007      	b.n	8006530 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006520:	69fb      	ldr	r3, [r7, #28]
 8006522:	781a      	ldrb	r2, [r3, #0]
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800652a:	69fb      	ldr	r3, [r7, #28]
 800652c:	3301      	adds	r3, #1
 800652e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006536:	b29b      	uxth	r3, r3
 8006538:	3b01      	subs	r3, #1
 800653a:	b29a      	uxth	r2, r3
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006548:	b29b      	uxth	r3, r3
 800654a:	2b00      	cmp	r3, #0
 800654c:	d1c8      	bne.n	80064e0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	9300      	str	r3, [sp, #0]
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	2200      	movs	r2, #0
 8006556:	2140      	movs	r1, #64	@ 0x40
 8006558:	68f8      	ldr	r0, [r7, #12]
 800655a:	f001 f80b 	bl	8007574 <UART_WaitOnFlagUntilTimeout>
 800655e:	4603      	mov	r3, r0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d005      	beq.n	8006570 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2220      	movs	r2, #32
 8006568:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800656c:	2303      	movs	r3, #3
 800656e:	e006      	b.n	800657e <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2220      	movs	r2, #32
 8006574:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006578:	2300      	movs	r3, #0
 800657a:	e000      	b.n	800657e <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800657c:	2302      	movs	r3, #2
  }
}
 800657e:	4618      	mov	r0, r3
 8006580:	3720      	adds	r7, #32
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}
	...

08006588 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b08a      	sub	sp, #40	@ 0x28
 800658c:	af00      	add	r7, sp, #0
 800658e:	60f8      	str	r0, [r7, #12]
 8006590:	60b9      	str	r1, [r7, #8]
 8006592:	4613      	mov	r3, r2
 8006594:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800659c:	2b20      	cmp	r3, #32
 800659e:	d137      	bne.n	8006610 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d002      	beq.n	80065ac <HAL_UART_Receive_IT+0x24>
 80065a6:	88fb      	ldrh	r3, [r7, #6]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d101      	bne.n	80065b0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80065ac:	2301      	movs	r3, #1
 80065ae:	e030      	b.n	8006612 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2200      	movs	r2, #0
 80065b4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a18      	ldr	r2, [pc, #96]	@ (800661c <HAL_UART_Receive_IT+0x94>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d01f      	beq.n	8006600 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	685b      	ldr	r3, [r3, #4]
 80065c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d018      	beq.n	8006600 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	e853 3f00 	ldrex	r3, [r3]
 80065da:	613b      	str	r3, [r7, #16]
   return(result);
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80065e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	461a      	mov	r2, r3
 80065ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ec:	623b      	str	r3, [r7, #32]
 80065ee:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f0:	69f9      	ldr	r1, [r7, #28]
 80065f2:	6a3a      	ldr	r2, [r7, #32]
 80065f4:	e841 2300 	strex	r3, r2, [r1]
 80065f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80065fa:	69bb      	ldr	r3, [r7, #24]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d1e6      	bne.n	80065ce <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006600:	88fb      	ldrh	r3, [r7, #6]
 8006602:	461a      	mov	r2, r3
 8006604:	68b9      	ldr	r1, [r7, #8]
 8006606:	68f8      	ldr	r0, [r7, #12]
 8006608:	f001 f822 	bl	8007650 <UART_Start_Receive_IT>
 800660c:	4603      	mov	r3, r0
 800660e:	e000      	b.n	8006612 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006610:	2302      	movs	r3, #2
  }
}
 8006612:	4618      	mov	r0, r3
 8006614:	3728      	adds	r7, #40	@ 0x28
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
 800661a:	bf00      	nop
 800661c:	40008000 	.word	0x40008000

08006620 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b0ba      	sub	sp, #232	@ 0xe8
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	69db      	ldr	r3, [r3, #28]
 800662e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006646:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800664a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800664e:	4013      	ands	r3, r2
 8006650:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006654:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006658:	2b00      	cmp	r3, #0
 800665a:	d11b      	bne.n	8006694 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800665c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006660:	f003 0320 	and.w	r3, r3, #32
 8006664:	2b00      	cmp	r3, #0
 8006666:	d015      	beq.n	8006694 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006668:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800666c:	f003 0320 	and.w	r3, r3, #32
 8006670:	2b00      	cmp	r3, #0
 8006672:	d105      	bne.n	8006680 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006674:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006678:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800667c:	2b00      	cmp	r3, #0
 800667e:	d009      	beq.n	8006694 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006684:	2b00      	cmp	r3, #0
 8006686:	f000 8300 	beq.w	8006c8a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	4798      	blx	r3
      }
      return;
 8006692:	e2fa      	b.n	8006c8a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006694:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006698:	2b00      	cmp	r3, #0
 800669a:	f000 8123 	beq.w	80068e4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800669e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80066a2:	4b8d      	ldr	r3, [pc, #564]	@ (80068d8 <HAL_UART_IRQHandler+0x2b8>)
 80066a4:	4013      	ands	r3, r2
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d106      	bne.n	80066b8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80066aa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80066ae:	4b8b      	ldr	r3, [pc, #556]	@ (80068dc <HAL_UART_IRQHandler+0x2bc>)
 80066b0:	4013      	ands	r3, r2
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	f000 8116 	beq.w	80068e4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80066b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066bc:	f003 0301 	and.w	r3, r3, #1
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d011      	beq.n	80066e8 <HAL_UART_IRQHandler+0xc8>
 80066c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d00b      	beq.n	80066e8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	2201      	movs	r2, #1
 80066d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066de:	f043 0201 	orr.w	r2, r3, #1
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80066e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066ec:	f003 0302 	and.w	r3, r3, #2
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d011      	beq.n	8006718 <HAL_UART_IRQHandler+0xf8>
 80066f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066f8:	f003 0301 	and.w	r3, r3, #1
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d00b      	beq.n	8006718 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	2202      	movs	r2, #2
 8006706:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800670e:	f043 0204 	orr.w	r2, r3, #4
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006718:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800671c:	f003 0304 	and.w	r3, r3, #4
 8006720:	2b00      	cmp	r3, #0
 8006722:	d011      	beq.n	8006748 <HAL_UART_IRQHandler+0x128>
 8006724:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006728:	f003 0301 	and.w	r3, r3, #1
 800672c:	2b00      	cmp	r3, #0
 800672e:	d00b      	beq.n	8006748 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	2204      	movs	r2, #4
 8006736:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800673e:	f043 0202 	orr.w	r2, r3, #2
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006748:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800674c:	f003 0308 	and.w	r3, r3, #8
 8006750:	2b00      	cmp	r3, #0
 8006752:	d017      	beq.n	8006784 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006758:	f003 0320 	and.w	r3, r3, #32
 800675c:	2b00      	cmp	r3, #0
 800675e:	d105      	bne.n	800676c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006760:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006764:	4b5c      	ldr	r3, [pc, #368]	@ (80068d8 <HAL_UART_IRQHandler+0x2b8>)
 8006766:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006768:	2b00      	cmp	r3, #0
 800676a:	d00b      	beq.n	8006784 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	2208      	movs	r2, #8
 8006772:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800677a:	f043 0208 	orr.w	r2, r3, #8
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006788:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800678c:	2b00      	cmp	r3, #0
 800678e:	d012      	beq.n	80067b6 <HAL_UART_IRQHandler+0x196>
 8006790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006794:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006798:	2b00      	cmp	r3, #0
 800679a:	d00c      	beq.n	80067b6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80067a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067ac:	f043 0220 	orr.w	r2, r3, #32
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067bc:	2b00      	cmp	r3, #0
 80067be:	f000 8266 	beq.w	8006c8e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80067c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067c6:	f003 0320 	and.w	r3, r3, #32
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d013      	beq.n	80067f6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80067ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067d2:	f003 0320 	and.w	r3, r3, #32
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d105      	bne.n	80067e6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80067da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d007      	beq.n	80067f6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d003      	beq.n	80067f6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067fc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800680a:	2b40      	cmp	r3, #64	@ 0x40
 800680c:	d005      	beq.n	800681a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800680e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006812:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006816:	2b00      	cmp	r3, #0
 8006818:	d054      	beq.n	80068c4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f001 f83a 	bl	8007894 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800682a:	2b40      	cmp	r3, #64	@ 0x40
 800682c:	d146      	bne.n	80068bc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	3308      	adds	r3, #8
 8006834:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006838:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800683c:	e853 3f00 	ldrex	r3, [r3]
 8006840:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006844:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006848:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800684c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	3308      	adds	r3, #8
 8006856:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800685a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800685e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006862:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006866:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800686a:	e841 2300 	strex	r3, r2, [r1]
 800686e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006872:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006876:	2b00      	cmp	r3, #0
 8006878:	d1d9      	bne.n	800682e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006880:	2b00      	cmp	r3, #0
 8006882:	d017      	beq.n	80068b4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800688a:	4a15      	ldr	r2, [pc, #84]	@ (80068e0 <HAL_UART_IRQHandler+0x2c0>)
 800688c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006894:	4618      	mov	r0, r3
 8006896:	f7fc fdb0 	bl	80033fa <HAL_DMA_Abort_IT>
 800689a:	4603      	mov	r3, r0
 800689c:	2b00      	cmp	r3, #0
 800689e:	d019      	beq.n	80068d4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068a8:	687a      	ldr	r2, [r7, #4]
 80068aa:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80068ae:	4610      	mov	r0, r2
 80068b0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068b2:	e00f      	b.n	80068d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80068b4:	6878      	ldr	r0, [r7, #4]
 80068b6:	f000 f9ff 	bl	8006cb8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068ba:	e00b      	b.n	80068d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f000 f9fb 	bl	8006cb8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068c2:	e007      	b.n	80068d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f000 f9f7 	bl	8006cb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2200      	movs	r2, #0
 80068ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80068d2:	e1dc      	b.n	8006c8e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068d4:	bf00      	nop
    return;
 80068d6:	e1da      	b.n	8006c8e <HAL_UART_IRQHandler+0x66e>
 80068d8:	10000001 	.word	0x10000001
 80068dc:	04000120 	.word	0x04000120
 80068e0:	08007961 	.word	0x08007961

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	f040 8170 	bne.w	8006bce <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80068ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068f2:	f003 0310 	and.w	r3, r3, #16
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	f000 8169 	beq.w	8006bce <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80068fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006900:	f003 0310 	and.w	r3, r3, #16
 8006904:	2b00      	cmp	r3, #0
 8006906:	f000 8162 	beq.w	8006bce <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	2210      	movs	r2, #16
 8006910:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800691c:	2b40      	cmp	r3, #64	@ 0x40
 800691e:	f040 80d8 	bne.w	8006ad2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006930:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006934:	2b00      	cmp	r3, #0
 8006936:	f000 80af 	beq.w	8006a98 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006940:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006944:	429a      	cmp	r2, r3
 8006946:	f080 80a7 	bcs.w	8006a98 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006950:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f003 0320 	and.w	r3, r3, #32
 8006962:	2b00      	cmp	r3, #0
 8006964:	f040 8087 	bne.w	8006a76 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006970:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006974:	e853 3f00 	ldrex	r3, [r3]
 8006978:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800697c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006980:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006984:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	461a      	mov	r2, r3
 800698e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006992:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006996:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800699a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800699e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80069a2:	e841 2300 	strex	r3, r2, [r1]
 80069a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80069aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d1da      	bne.n	8006968 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	3308      	adds	r3, #8
 80069b8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80069bc:	e853 3f00 	ldrex	r3, [r3]
 80069c0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80069c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80069c4:	f023 0301 	bic.w	r3, r3, #1
 80069c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	3308      	adds	r3, #8
 80069d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80069d6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80069da:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069dc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80069de:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80069e2:	e841 2300 	strex	r3, r2, [r1]
 80069e6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80069e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d1e1      	bne.n	80069b2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	3308      	adds	r3, #8
 80069f4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80069f8:	e853 3f00 	ldrex	r3, [r3]
 80069fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80069fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	3308      	adds	r3, #8
 8006a0e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006a12:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006a14:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a16:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006a18:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006a1a:	e841 2300 	strex	r3, r2, [r1]
 8006a1e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006a20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d1e3      	bne.n	80069ee <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2220      	movs	r2, #32
 8006a2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2200      	movs	r2, #0
 8006a32:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a3c:	e853 3f00 	ldrex	r3, [r3]
 8006a40:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006a42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a44:	f023 0310 	bic.w	r3, r3, #16
 8006a48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	461a      	mov	r2, r3
 8006a52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a56:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006a58:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a5a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006a5c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006a5e:	e841 2300 	strex	r3, r2, [r1]
 8006a62:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006a64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d1e4      	bne.n	8006a34 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a70:	4618      	mov	r0, r3
 8006a72:	f7fc fc69 	bl	8003348 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2202      	movs	r2, #2
 8006a7a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	1ad3      	subs	r3, r2, r3
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	4619      	mov	r1, r3
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f000 f91b 	bl	8006ccc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006a96:	e0fc      	b.n	8006c92 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006a9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	f040 80f5 	bne.w	8006c92 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f003 0320 	and.w	r3, r3, #32
 8006ab6:	2b20      	cmp	r3, #32
 8006ab8:	f040 80eb 	bne.w	8006c92 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2202      	movs	r2, #2
 8006ac0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006ac8:	4619      	mov	r1, r3
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f000 f8fe 	bl	8006ccc <HAL_UARTEx_RxEventCallback>
      return;
 8006ad0:	e0df      	b.n	8006c92 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	f000 80d1 	beq.w	8006c96 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006af4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	f000 80cc 	beq.w	8006c96 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b06:	e853 3f00 	ldrex	r3, [r3]
 8006b0a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b12:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006b20:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b22:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b28:	e841 2300 	strex	r3, r2, [r1]
 8006b2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d1e4      	bne.n	8006afe <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	3308      	adds	r3, #8
 8006b3a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b3e:	e853 3f00 	ldrex	r3, [r3]
 8006b42:	623b      	str	r3, [r7, #32]
   return(result);
 8006b44:	6a3b      	ldr	r3, [r7, #32]
 8006b46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b4a:	f023 0301 	bic.w	r3, r3, #1
 8006b4e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	3308      	adds	r3, #8
 8006b58:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006b5c:	633a      	str	r2, [r7, #48]	@ 0x30
 8006b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b60:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b64:	e841 2300 	strex	r3, r2, [r1]
 8006b68:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d1e1      	bne.n	8006b34 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2220      	movs	r2, #32
 8006b74:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2200      	movs	r2, #0
 8006b82:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	e853 3f00 	ldrex	r3, [r3]
 8006b90:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	f023 0310 	bic.w	r3, r3, #16
 8006b98:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006ba6:	61fb      	str	r3, [r7, #28]
 8006ba8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006baa:	69b9      	ldr	r1, [r7, #24]
 8006bac:	69fa      	ldr	r2, [r7, #28]
 8006bae:	e841 2300 	strex	r3, r2, [r1]
 8006bb2:	617b      	str	r3, [r7, #20]
   return(result);
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d1e4      	bne.n	8006b84 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2202      	movs	r2, #2
 8006bbe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006bc0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006bc4:	4619      	mov	r1, r3
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f000 f880 	bl	8006ccc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006bcc:	e063      	b.n	8006c96 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006bce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bd2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d00e      	beq.n	8006bf8 <HAL_UART_IRQHandler+0x5d8>
 8006bda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006bde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d008      	beq.n	8006bf8 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006bee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f001 fc13 	bl	800841c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006bf6:	e051      	b.n	8006c9c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006bf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d014      	beq.n	8006c2e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006c04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d105      	bne.n	8006c1c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006c10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c14:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d008      	beq.n	8006c2e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d03a      	beq.n	8006c9a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	4798      	blx	r3
    }
    return;
 8006c2c:	e035      	b.n	8006c9a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d009      	beq.n	8006c4e <HAL_UART_IRQHandler+0x62e>
 8006c3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d003      	beq.n	8006c4e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	f000 fe9c 	bl	8007984 <UART_EndTransmit_IT>
    return;
 8006c4c:	e026      	b.n	8006c9c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d009      	beq.n	8006c6e <HAL_UART_IRQHandler+0x64e>
 8006c5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c5e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d003      	beq.n	8006c6e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	f001 fbec 	bl	8008444 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006c6c:	e016      	b.n	8006c9c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006c6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c72:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d010      	beq.n	8006c9c <HAL_UART_IRQHandler+0x67c>
 8006c7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	da0c      	bge.n	8006c9c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f001 fbd4 	bl	8008430 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006c88:	e008      	b.n	8006c9c <HAL_UART_IRQHandler+0x67c>
      return;
 8006c8a:	bf00      	nop
 8006c8c:	e006      	b.n	8006c9c <HAL_UART_IRQHandler+0x67c>
    return;
 8006c8e:	bf00      	nop
 8006c90:	e004      	b.n	8006c9c <HAL_UART_IRQHandler+0x67c>
      return;
 8006c92:	bf00      	nop
 8006c94:	e002      	b.n	8006c9c <HAL_UART_IRQHandler+0x67c>
      return;
 8006c96:	bf00      	nop
 8006c98:	e000      	b.n	8006c9c <HAL_UART_IRQHandler+0x67c>
    return;
 8006c9a:	bf00      	nop
  }
}
 8006c9c:	37e8      	adds	r7, #232	@ 0xe8
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bd80      	pop	{r7, pc}
 8006ca2:	bf00      	nop

08006ca4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b083      	sub	sp, #12
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006cac:	bf00      	nop
 8006cae:	370c      	adds	r7, #12
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb6:	4770      	bx	lr

08006cb8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b083      	sub	sp, #12
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006cc0:	bf00      	nop
 8006cc2:	370c      	adds	r7, #12
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr

08006ccc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b083      	sub	sp, #12
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
 8006cd4:	460b      	mov	r3, r1
 8006cd6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006cd8:	bf00      	nop
 8006cda:	370c      	adds	r7, #12
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce2:	4770      	bx	lr

08006ce4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ce4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ce8:	b08c      	sub	sp, #48	@ 0x30
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	689a      	ldr	r2, [r3, #8]
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	691b      	ldr	r3, [r3, #16]
 8006cfc:	431a      	orrs	r2, r3
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	695b      	ldr	r3, [r3, #20]
 8006d02:	431a      	orrs	r2, r3
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	69db      	ldr	r3, [r3, #28]
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	681a      	ldr	r2, [r3, #0]
 8006d12:	4baa      	ldr	r3, [pc, #680]	@ (8006fbc <UART_SetConfig+0x2d8>)
 8006d14:	4013      	ands	r3, r2
 8006d16:	697a      	ldr	r2, [r7, #20]
 8006d18:	6812      	ldr	r2, [r2, #0]
 8006d1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d1c:	430b      	orrs	r3, r1
 8006d1e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	68da      	ldr	r2, [r3, #12]
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	430a      	orrs	r2, r1
 8006d34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	699b      	ldr	r3, [r3, #24]
 8006d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006d3c:	697b      	ldr	r3, [r7, #20]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a9f      	ldr	r2, [pc, #636]	@ (8006fc0 <UART_SetConfig+0x2dc>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d004      	beq.n	8006d50 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	6a1b      	ldr	r3, [r3, #32]
 8006d4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	689b      	ldr	r3, [r3, #8]
 8006d56:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006d5a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006d5e:	697a      	ldr	r2, [r7, #20]
 8006d60:	6812      	ldr	r2, [r2, #0]
 8006d62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d64:	430b      	orrs	r3, r1
 8006d66:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d6e:	f023 010f 	bic.w	r1, r3, #15
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	430a      	orrs	r2, r1
 8006d7c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a90      	ldr	r2, [pc, #576]	@ (8006fc4 <UART_SetConfig+0x2e0>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d125      	bne.n	8006dd4 <UART_SetConfig+0xf0>
 8006d88:	4b8f      	ldr	r3, [pc, #572]	@ (8006fc8 <UART_SetConfig+0x2e4>)
 8006d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d8e:	f003 0303 	and.w	r3, r3, #3
 8006d92:	2b03      	cmp	r3, #3
 8006d94:	d81a      	bhi.n	8006dcc <UART_SetConfig+0xe8>
 8006d96:	a201      	add	r2, pc, #4	@ (adr r2, 8006d9c <UART_SetConfig+0xb8>)
 8006d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d9c:	08006dad 	.word	0x08006dad
 8006da0:	08006dbd 	.word	0x08006dbd
 8006da4:	08006db5 	.word	0x08006db5
 8006da8:	08006dc5 	.word	0x08006dc5
 8006dac:	2301      	movs	r3, #1
 8006dae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006db2:	e116      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006db4:	2302      	movs	r3, #2
 8006db6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dba:	e112      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006dbc:	2304      	movs	r3, #4
 8006dbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dc2:	e10e      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006dc4:	2308      	movs	r3, #8
 8006dc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dca:	e10a      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006dcc:	2310      	movs	r3, #16
 8006dce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dd2:	e106      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a7c      	ldr	r2, [pc, #496]	@ (8006fcc <UART_SetConfig+0x2e8>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d138      	bne.n	8006e50 <UART_SetConfig+0x16c>
 8006dde:	4b7a      	ldr	r3, [pc, #488]	@ (8006fc8 <UART_SetConfig+0x2e4>)
 8006de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006de4:	f003 030c 	and.w	r3, r3, #12
 8006de8:	2b0c      	cmp	r3, #12
 8006dea:	d82d      	bhi.n	8006e48 <UART_SetConfig+0x164>
 8006dec:	a201      	add	r2, pc, #4	@ (adr r2, 8006df4 <UART_SetConfig+0x110>)
 8006dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006df2:	bf00      	nop
 8006df4:	08006e29 	.word	0x08006e29
 8006df8:	08006e49 	.word	0x08006e49
 8006dfc:	08006e49 	.word	0x08006e49
 8006e00:	08006e49 	.word	0x08006e49
 8006e04:	08006e39 	.word	0x08006e39
 8006e08:	08006e49 	.word	0x08006e49
 8006e0c:	08006e49 	.word	0x08006e49
 8006e10:	08006e49 	.word	0x08006e49
 8006e14:	08006e31 	.word	0x08006e31
 8006e18:	08006e49 	.word	0x08006e49
 8006e1c:	08006e49 	.word	0x08006e49
 8006e20:	08006e49 	.word	0x08006e49
 8006e24:	08006e41 	.word	0x08006e41
 8006e28:	2300      	movs	r3, #0
 8006e2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e2e:	e0d8      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006e30:	2302      	movs	r3, #2
 8006e32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e36:	e0d4      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006e38:	2304      	movs	r3, #4
 8006e3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e3e:	e0d0      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006e40:	2308      	movs	r3, #8
 8006e42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e46:	e0cc      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006e48:	2310      	movs	r3, #16
 8006e4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e4e:	e0c8      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a5e      	ldr	r2, [pc, #376]	@ (8006fd0 <UART_SetConfig+0x2ec>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d125      	bne.n	8006ea6 <UART_SetConfig+0x1c2>
 8006e5a:	4b5b      	ldr	r3, [pc, #364]	@ (8006fc8 <UART_SetConfig+0x2e4>)
 8006e5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e60:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006e64:	2b30      	cmp	r3, #48	@ 0x30
 8006e66:	d016      	beq.n	8006e96 <UART_SetConfig+0x1b2>
 8006e68:	2b30      	cmp	r3, #48	@ 0x30
 8006e6a:	d818      	bhi.n	8006e9e <UART_SetConfig+0x1ba>
 8006e6c:	2b20      	cmp	r3, #32
 8006e6e:	d00a      	beq.n	8006e86 <UART_SetConfig+0x1a2>
 8006e70:	2b20      	cmp	r3, #32
 8006e72:	d814      	bhi.n	8006e9e <UART_SetConfig+0x1ba>
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d002      	beq.n	8006e7e <UART_SetConfig+0x19a>
 8006e78:	2b10      	cmp	r3, #16
 8006e7a:	d008      	beq.n	8006e8e <UART_SetConfig+0x1aa>
 8006e7c:	e00f      	b.n	8006e9e <UART_SetConfig+0x1ba>
 8006e7e:	2300      	movs	r3, #0
 8006e80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e84:	e0ad      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006e86:	2302      	movs	r3, #2
 8006e88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e8c:	e0a9      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006e8e:	2304      	movs	r3, #4
 8006e90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e94:	e0a5      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006e96:	2308      	movs	r3, #8
 8006e98:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e9c:	e0a1      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006e9e:	2310      	movs	r3, #16
 8006ea0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ea4:	e09d      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a4a      	ldr	r2, [pc, #296]	@ (8006fd4 <UART_SetConfig+0x2f0>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d125      	bne.n	8006efc <UART_SetConfig+0x218>
 8006eb0:	4b45      	ldr	r3, [pc, #276]	@ (8006fc8 <UART_SetConfig+0x2e4>)
 8006eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006eb6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006eba:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ebc:	d016      	beq.n	8006eec <UART_SetConfig+0x208>
 8006ebe:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ec0:	d818      	bhi.n	8006ef4 <UART_SetConfig+0x210>
 8006ec2:	2b80      	cmp	r3, #128	@ 0x80
 8006ec4:	d00a      	beq.n	8006edc <UART_SetConfig+0x1f8>
 8006ec6:	2b80      	cmp	r3, #128	@ 0x80
 8006ec8:	d814      	bhi.n	8006ef4 <UART_SetConfig+0x210>
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d002      	beq.n	8006ed4 <UART_SetConfig+0x1f0>
 8006ece:	2b40      	cmp	r3, #64	@ 0x40
 8006ed0:	d008      	beq.n	8006ee4 <UART_SetConfig+0x200>
 8006ed2:	e00f      	b.n	8006ef4 <UART_SetConfig+0x210>
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006eda:	e082      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006edc:	2302      	movs	r3, #2
 8006ede:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ee2:	e07e      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006ee4:	2304      	movs	r3, #4
 8006ee6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006eea:	e07a      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006eec:	2308      	movs	r3, #8
 8006eee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ef2:	e076      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006ef4:	2310      	movs	r3, #16
 8006ef6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006efa:	e072      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4a35      	ldr	r2, [pc, #212]	@ (8006fd8 <UART_SetConfig+0x2f4>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d12a      	bne.n	8006f5c <UART_SetConfig+0x278>
 8006f06:	4b30      	ldr	r3, [pc, #192]	@ (8006fc8 <UART_SetConfig+0x2e4>)
 8006f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f0c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f14:	d01a      	beq.n	8006f4c <UART_SetConfig+0x268>
 8006f16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f1a:	d81b      	bhi.n	8006f54 <UART_SetConfig+0x270>
 8006f1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f20:	d00c      	beq.n	8006f3c <UART_SetConfig+0x258>
 8006f22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f26:	d815      	bhi.n	8006f54 <UART_SetConfig+0x270>
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d003      	beq.n	8006f34 <UART_SetConfig+0x250>
 8006f2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f30:	d008      	beq.n	8006f44 <UART_SetConfig+0x260>
 8006f32:	e00f      	b.n	8006f54 <UART_SetConfig+0x270>
 8006f34:	2300      	movs	r3, #0
 8006f36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f3a:	e052      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006f3c:	2302      	movs	r3, #2
 8006f3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f42:	e04e      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006f44:	2304      	movs	r3, #4
 8006f46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f4a:	e04a      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006f4c:	2308      	movs	r3, #8
 8006f4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f52:	e046      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006f54:	2310      	movs	r3, #16
 8006f56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f5a:	e042      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a17      	ldr	r2, [pc, #92]	@ (8006fc0 <UART_SetConfig+0x2dc>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d13a      	bne.n	8006fdc <UART_SetConfig+0x2f8>
 8006f66:	4b18      	ldr	r3, [pc, #96]	@ (8006fc8 <UART_SetConfig+0x2e4>)
 8006f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f6c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006f70:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006f74:	d01a      	beq.n	8006fac <UART_SetConfig+0x2c8>
 8006f76:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006f7a:	d81b      	bhi.n	8006fb4 <UART_SetConfig+0x2d0>
 8006f7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f80:	d00c      	beq.n	8006f9c <UART_SetConfig+0x2b8>
 8006f82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f86:	d815      	bhi.n	8006fb4 <UART_SetConfig+0x2d0>
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d003      	beq.n	8006f94 <UART_SetConfig+0x2b0>
 8006f8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f90:	d008      	beq.n	8006fa4 <UART_SetConfig+0x2c0>
 8006f92:	e00f      	b.n	8006fb4 <UART_SetConfig+0x2d0>
 8006f94:	2300      	movs	r3, #0
 8006f96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f9a:	e022      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006f9c:	2302      	movs	r3, #2
 8006f9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fa2:	e01e      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006fa4:	2304      	movs	r3, #4
 8006fa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006faa:	e01a      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006fac:	2308      	movs	r3, #8
 8006fae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fb2:	e016      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006fb4:	2310      	movs	r3, #16
 8006fb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fba:	e012      	b.n	8006fe2 <UART_SetConfig+0x2fe>
 8006fbc:	cfff69f3 	.word	0xcfff69f3
 8006fc0:	40008000 	.word	0x40008000
 8006fc4:	40013800 	.word	0x40013800
 8006fc8:	40021000 	.word	0x40021000
 8006fcc:	40004400 	.word	0x40004400
 8006fd0:	40004800 	.word	0x40004800
 8006fd4:	40004c00 	.word	0x40004c00
 8006fd8:	40005000 	.word	0x40005000
 8006fdc:	2310      	movs	r3, #16
 8006fde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4aae      	ldr	r2, [pc, #696]	@ (80072a0 <UART_SetConfig+0x5bc>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	f040 8097 	bne.w	800711c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006fee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006ff2:	2b08      	cmp	r3, #8
 8006ff4:	d823      	bhi.n	800703e <UART_SetConfig+0x35a>
 8006ff6:	a201      	add	r2, pc, #4	@ (adr r2, 8006ffc <UART_SetConfig+0x318>)
 8006ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ffc:	08007021 	.word	0x08007021
 8007000:	0800703f 	.word	0x0800703f
 8007004:	08007029 	.word	0x08007029
 8007008:	0800703f 	.word	0x0800703f
 800700c:	0800702f 	.word	0x0800702f
 8007010:	0800703f 	.word	0x0800703f
 8007014:	0800703f 	.word	0x0800703f
 8007018:	0800703f 	.word	0x0800703f
 800701c:	08007037 	.word	0x08007037
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007020:	f7fd f99a 	bl	8004358 <HAL_RCC_GetPCLK1Freq>
 8007024:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007026:	e010      	b.n	800704a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007028:	4b9e      	ldr	r3, [pc, #632]	@ (80072a4 <UART_SetConfig+0x5c0>)
 800702a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800702c:	e00d      	b.n	800704a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800702e:	f7fd f925 	bl	800427c <HAL_RCC_GetSysClockFreq>
 8007032:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007034:	e009      	b.n	800704a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007036:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800703a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800703c:	e005      	b.n	800704a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800703e:	2300      	movs	r3, #0
 8007040:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007048:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800704a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800704c:	2b00      	cmp	r3, #0
 800704e:	f000 8130 	beq.w	80072b2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007056:	4a94      	ldr	r2, [pc, #592]	@ (80072a8 <UART_SetConfig+0x5c4>)
 8007058:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800705c:	461a      	mov	r2, r3
 800705e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007060:	fbb3 f3f2 	udiv	r3, r3, r2
 8007064:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	685a      	ldr	r2, [r3, #4]
 800706a:	4613      	mov	r3, r2
 800706c:	005b      	lsls	r3, r3, #1
 800706e:	4413      	add	r3, r2
 8007070:	69ba      	ldr	r2, [r7, #24]
 8007072:	429a      	cmp	r2, r3
 8007074:	d305      	bcc.n	8007082 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800707c:	69ba      	ldr	r2, [r7, #24]
 800707e:	429a      	cmp	r2, r3
 8007080:	d903      	bls.n	800708a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007088:	e113      	b.n	80072b2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800708a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800708c:	2200      	movs	r2, #0
 800708e:	60bb      	str	r3, [r7, #8]
 8007090:	60fa      	str	r2, [r7, #12]
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007096:	4a84      	ldr	r2, [pc, #528]	@ (80072a8 <UART_SetConfig+0x5c4>)
 8007098:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800709c:	b29b      	uxth	r3, r3
 800709e:	2200      	movs	r2, #0
 80070a0:	603b      	str	r3, [r7, #0]
 80070a2:	607a      	str	r2, [r7, #4]
 80070a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070a8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80070ac:	f7f9 f918 	bl	80002e0 <__aeabi_uldivmod>
 80070b0:	4602      	mov	r2, r0
 80070b2:	460b      	mov	r3, r1
 80070b4:	4610      	mov	r0, r2
 80070b6:	4619      	mov	r1, r3
 80070b8:	f04f 0200 	mov.w	r2, #0
 80070bc:	f04f 0300 	mov.w	r3, #0
 80070c0:	020b      	lsls	r3, r1, #8
 80070c2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80070c6:	0202      	lsls	r2, r0, #8
 80070c8:	6979      	ldr	r1, [r7, #20]
 80070ca:	6849      	ldr	r1, [r1, #4]
 80070cc:	0849      	lsrs	r1, r1, #1
 80070ce:	2000      	movs	r0, #0
 80070d0:	460c      	mov	r4, r1
 80070d2:	4605      	mov	r5, r0
 80070d4:	eb12 0804 	adds.w	r8, r2, r4
 80070d8:	eb43 0905 	adc.w	r9, r3, r5
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	685b      	ldr	r3, [r3, #4]
 80070e0:	2200      	movs	r2, #0
 80070e2:	469a      	mov	sl, r3
 80070e4:	4693      	mov	fp, r2
 80070e6:	4652      	mov	r2, sl
 80070e8:	465b      	mov	r3, fp
 80070ea:	4640      	mov	r0, r8
 80070ec:	4649      	mov	r1, r9
 80070ee:	f7f9 f8f7 	bl	80002e0 <__aeabi_uldivmod>
 80070f2:	4602      	mov	r2, r0
 80070f4:	460b      	mov	r3, r1
 80070f6:	4613      	mov	r3, r2
 80070f8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80070fa:	6a3b      	ldr	r3, [r7, #32]
 80070fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007100:	d308      	bcc.n	8007114 <UART_SetConfig+0x430>
 8007102:	6a3b      	ldr	r3, [r7, #32]
 8007104:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007108:	d204      	bcs.n	8007114 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	6a3a      	ldr	r2, [r7, #32]
 8007110:	60da      	str	r2, [r3, #12]
 8007112:	e0ce      	b.n	80072b2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007114:	2301      	movs	r3, #1
 8007116:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800711a:	e0ca      	b.n	80072b2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	69db      	ldr	r3, [r3, #28]
 8007120:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007124:	d166      	bne.n	80071f4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007126:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800712a:	2b08      	cmp	r3, #8
 800712c:	d827      	bhi.n	800717e <UART_SetConfig+0x49a>
 800712e:	a201      	add	r2, pc, #4	@ (adr r2, 8007134 <UART_SetConfig+0x450>)
 8007130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007134:	08007159 	.word	0x08007159
 8007138:	08007161 	.word	0x08007161
 800713c:	08007169 	.word	0x08007169
 8007140:	0800717f 	.word	0x0800717f
 8007144:	0800716f 	.word	0x0800716f
 8007148:	0800717f 	.word	0x0800717f
 800714c:	0800717f 	.word	0x0800717f
 8007150:	0800717f 	.word	0x0800717f
 8007154:	08007177 	.word	0x08007177
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007158:	f7fd f8fe 	bl	8004358 <HAL_RCC_GetPCLK1Freq>
 800715c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800715e:	e014      	b.n	800718a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007160:	f7fd f910 	bl	8004384 <HAL_RCC_GetPCLK2Freq>
 8007164:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007166:	e010      	b.n	800718a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007168:	4b4e      	ldr	r3, [pc, #312]	@ (80072a4 <UART_SetConfig+0x5c0>)
 800716a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800716c:	e00d      	b.n	800718a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800716e:	f7fd f885 	bl	800427c <HAL_RCC_GetSysClockFreq>
 8007172:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007174:	e009      	b.n	800718a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007176:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800717a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800717c:	e005      	b.n	800718a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800717e:	2300      	movs	r3, #0
 8007180:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007182:	2301      	movs	r3, #1
 8007184:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007188:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800718a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718c:	2b00      	cmp	r3, #0
 800718e:	f000 8090 	beq.w	80072b2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007196:	4a44      	ldr	r2, [pc, #272]	@ (80072a8 <UART_SetConfig+0x5c4>)
 8007198:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800719c:	461a      	mov	r2, r3
 800719e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80071a4:	005a      	lsls	r2, r3, #1
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	085b      	lsrs	r3, r3, #1
 80071ac:	441a      	add	r2, r3
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80071b6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071b8:	6a3b      	ldr	r3, [r7, #32]
 80071ba:	2b0f      	cmp	r3, #15
 80071bc:	d916      	bls.n	80071ec <UART_SetConfig+0x508>
 80071be:	6a3b      	ldr	r3, [r7, #32]
 80071c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071c4:	d212      	bcs.n	80071ec <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80071c6:	6a3b      	ldr	r3, [r7, #32]
 80071c8:	b29b      	uxth	r3, r3
 80071ca:	f023 030f 	bic.w	r3, r3, #15
 80071ce:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071d0:	6a3b      	ldr	r3, [r7, #32]
 80071d2:	085b      	lsrs	r3, r3, #1
 80071d4:	b29b      	uxth	r3, r3
 80071d6:	f003 0307 	and.w	r3, r3, #7
 80071da:	b29a      	uxth	r2, r3
 80071dc:	8bfb      	ldrh	r3, [r7, #30]
 80071de:	4313      	orrs	r3, r2
 80071e0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	8bfa      	ldrh	r2, [r7, #30]
 80071e8:	60da      	str	r2, [r3, #12]
 80071ea:	e062      	b.n	80072b2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80071ec:	2301      	movs	r3, #1
 80071ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80071f2:	e05e      	b.n	80072b2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80071f4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80071f8:	2b08      	cmp	r3, #8
 80071fa:	d828      	bhi.n	800724e <UART_SetConfig+0x56a>
 80071fc:	a201      	add	r2, pc, #4	@ (adr r2, 8007204 <UART_SetConfig+0x520>)
 80071fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007202:	bf00      	nop
 8007204:	08007229 	.word	0x08007229
 8007208:	08007231 	.word	0x08007231
 800720c:	08007239 	.word	0x08007239
 8007210:	0800724f 	.word	0x0800724f
 8007214:	0800723f 	.word	0x0800723f
 8007218:	0800724f 	.word	0x0800724f
 800721c:	0800724f 	.word	0x0800724f
 8007220:	0800724f 	.word	0x0800724f
 8007224:	08007247 	.word	0x08007247
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007228:	f7fd f896 	bl	8004358 <HAL_RCC_GetPCLK1Freq>
 800722c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800722e:	e014      	b.n	800725a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007230:	f7fd f8a8 	bl	8004384 <HAL_RCC_GetPCLK2Freq>
 8007234:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007236:	e010      	b.n	800725a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007238:	4b1a      	ldr	r3, [pc, #104]	@ (80072a4 <UART_SetConfig+0x5c0>)
 800723a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800723c:	e00d      	b.n	800725a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800723e:	f7fd f81d 	bl	800427c <HAL_RCC_GetSysClockFreq>
 8007242:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007244:	e009      	b.n	800725a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007246:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800724a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800724c:	e005      	b.n	800725a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800724e:	2300      	movs	r3, #0
 8007250:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007252:	2301      	movs	r3, #1
 8007254:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007258:	bf00      	nop
    }

    if (pclk != 0U)
 800725a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800725c:	2b00      	cmp	r3, #0
 800725e:	d028      	beq.n	80072b2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007264:	4a10      	ldr	r2, [pc, #64]	@ (80072a8 <UART_SetConfig+0x5c4>)
 8007266:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800726a:	461a      	mov	r2, r3
 800726c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800726e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	085b      	lsrs	r3, r3, #1
 8007278:	441a      	add	r2, r3
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007282:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007284:	6a3b      	ldr	r3, [r7, #32]
 8007286:	2b0f      	cmp	r3, #15
 8007288:	d910      	bls.n	80072ac <UART_SetConfig+0x5c8>
 800728a:	6a3b      	ldr	r3, [r7, #32]
 800728c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007290:	d20c      	bcs.n	80072ac <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007292:	6a3b      	ldr	r3, [r7, #32]
 8007294:	b29a      	uxth	r2, r3
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	60da      	str	r2, [r3, #12]
 800729c:	e009      	b.n	80072b2 <UART_SetConfig+0x5ce>
 800729e:	bf00      	nop
 80072a0:	40008000 	.word	0x40008000
 80072a4:	00f42400 	.word	0x00f42400
 80072a8:	08009dbc 	.word	0x08009dbc
      }
      else
      {
        ret = HAL_ERROR;
 80072ac:	2301      	movs	r3, #1
 80072ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	2201      	movs	r2, #1
 80072b6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	2201      	movs	r2, #1
 80072be:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	2200      	movs	r2, #0
 80072c6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	2200      	movs	r2, #0
 80072cc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80072ce:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3730      	adds	r7, #48	@ 0x30
 80072d6:	46bd      	mov	sp, r7
 80072d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080072dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80072dc:	b480      	push	{r7}
 80072de:	b083      	sub	sp, #12
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072e8:	f003 0308 	and.w	r3, r3, #8
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d00a      	beq.n	8007306 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	430a      	orrs	r2, r1
 8007304:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800730a:	f003 0301 	and.w	r3, r3, #1
 800730e:	2b00      	cmp	r3, #0
 8007310:	d00a      	beq.n	8007328 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	430a      	orrs	r2, r1
 8007326:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800732c:	f003 0302 	and.w	r3, r3, #2
 8007330:	2b00      	cmp	r3, #0
 8007332:	d00a      	beq.n	800734a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	430a      	orrs	r2, r1
 8007348:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800734e:	f003 0304 	and.w	r3, r3, #4
 8007352:	2b00      	cmp	r3, #0
 8007354:	d00a      	beq.n	800736c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	430a      	orrs	r2, r1
 800736a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007370:	f003 0310 	and.w	r3, r3, #16
 8007374:	2b00      	cmp	r3, #0
 8007376:	d00a      	beq.n	800738e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	430a      	orrs	r2, r1
 800738c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007392:	f003 0320 	and.w	r3, r3, #32
 8007396:	2b00      	cmp	r3, #0
 8007398:	d00a      	beq.n	80073b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	689b      	ldr	r3, [r3, #8]
 80073a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	430a      	orrs	r2, r1
 80073ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d01a      	beq.n	80073f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	430a      	orrs	r2, r1
 80073d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80073da:	d10a      	bne.n	80073f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	430a      	orrs	r2, r1
 80073f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d00a      	beq.n	8007414 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	430a      	orrs	r2, r1
 8007412:	605a      	str	r2, [r3, #4]
  }
}
 8007414:	bf00      	nop
 8007416:	370c      	adds	r7, #12
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr

08007420 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b098      	sub	sp, #96	@ 0x60
 8007424:	af02      	add	r7, sp, #8
 8007426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2200      	movs	r2, #0
 800742c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007430:	f7fa fd9e 	bl	8001f70 <HAL_GetTick>
 8007434:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f003 0308 	and.w	r3, r3, #8
 8007440:	2b08      	cmp	r3, #8
 8007442:	d12f      	bne.n	80074a4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007444:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007448:	9300      	str	r3, [sp, #0]
 800744a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800744c:	2200      	movs	r2, #0
 800744e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	f000 f88e 	bl	8007574 <UART_WaitOnFlagUntilTimeout>
 8007458:	4603      	mov	r3, r0
 800745a:	2b00      	cmp	r3, #0
 800745c:	d022      	beq.n	80074a4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007466:	e853 3f00 	ldrex	r3, [r3]
 800746a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800746c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800746e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007472:	653b      	str	r3, [r7, #80]	@ 0x50
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	461a      	mov	r2, r3
 800747a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800747c:	647b      	str	r3, [r7, #68]	@ 0x44
 800747e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007480:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007482:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007484:	e841 2300 	strex	r3, r2, [r1]
 8007488:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800748a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800748c:	2b00      	cmp	r3, #0
 800748e:	d1e6      	bne.n	800745e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2220      	movs	r2, #32
 8007494:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2200      	movs	r2, #0
 800749c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074a0:	2303      	movs	r3, #3
 80074a2:	e063      	b.n	800756c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 0304 	and.w	r3, r3, #4
 80074ae:	2b04      	cmp	r3, #4
 80074b0:	d149      	bne.n	8007546 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074b2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80074b6:	9300      	str	r3, [sp, #0]
 80074b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074ba:	2200      	movs	r2, #0
 80074bc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	f000 f857 	bl	8007574 <UART_WaitOnFlagUntilTimeout>
 80074c6:	4603      	mov	r3, r0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d03c      	beq.n	8007546 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d4:	e853 3f00 	ldrex	r3, [r3]
 80074d8:	623b      	str	r3, [r7, #32]
   return(result);
 80074da:	6a3b      	ldr	r3, [r7, #32]
 80074dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	461a      	mov	r2, r3
 80074e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80074ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074f2:	e841 2300 	strex	r3, r2, [r1]
 80074f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80074f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d1e6      	bne.n	80074cc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	3308      	adds	r3, #8
 8007504:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007506:	693b      	ldr	r3, [r7, #16]
 8007508:	e853 3f00 	ldrex	r3, [r3]
 800750c:	60fb      	str	r3, [r7, #12]
   return(result);
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	f023 0301 	bic.w	r3, r3, #1
 8007514:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	3308      	adds	r3, #8
 800751c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800751e:	61fa      	str	r2, [r7, #28]
 8007520:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007522:	69b9      	ldr	r1, [r7, #24]
 8007524:	69fa      	ldr	r2, [r7, #28]
 8007526:	e841 2300 	strex	r3, r2, [r1]
 800752a:	617b      	str	r3, [r7, #20]
   return(result);
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d1e5      	bne.n	80074fe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2220      	movs	r2, #32
 8007536:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2200      	movs	r2, #0
 800753e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007542:	2303      	movs	r3, #3
 8007544:	e012      	b.n	800756c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2220      	movs	r2, #32
 800754a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2220      	movs	r2, #32
 8007552:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2200      	movs	r2, #0
 800755a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2200      	movs	r2, #0
 8007560:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2200      	movs	r2, #0
 8007566:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800756a:	2300      	movs	r3, #0
}
 800756c:	4618      	mov	r0, r3
 800756e:	3758      	adds	r7, #88	@ 0x58
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}

08007574 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b084      	sub	sp, #16
 8007578:	af00      	add	r7, sp, #0
 800757a:	60f8      	str	r0, [r7, #12]
 800757c:	60b9      	str	r1, [r7, #8]
 800757e:	603b      	str	r3, [r7, #0]
 8007580:	4613      	mov	r3, r2
 8007582:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007584:	e04f      	b.n	8007626 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007586:	69bb      	ldr	r3, [r7, #24]
 8007588:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800758c:	d04b      	beq.n	8007626 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800758e:	f7fa fcef 	bl	8001f70 <HAL_GetTick>
 8007592:	4602      	mov	r2, r0
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	1ad3      	subs	r3, r2, r3
 8007598:	69ba      	ldr	r2, [r7, #24]
 800759a:	429a      	cmp	r2, r3
 800759c:	d302      	bcc.n	80075a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800759e:	69bb      	ldr	r3, [r7, #24]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d101      	bne.n	80075a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80075a4:	2303      	movs	r3, #3
 80075a6:	e04e      	b.n	8007646 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f003 0304 	and.w	r3, r3, #4
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d037      	beq.n	8007626 <UART_WaitOnFlagUntilTimeout+0xb2>
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	2b80      	cmp	r3, #128	@ 0x80
 80075ba:	d034      	beq.n	8007626 <UART_WaitOnFlagUntilTimeout+0xb2>
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	2b40      	cmp	r3, #64	@ 0x40
 80075c0:	d031      	beq.n	8007626 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	69db      	ldr	r3, [r3, #28]
 80075c8:	f003 0308 	and.w	r3, r3, #8
 80075cc:	2b08      	cmp	r3, #8
 80075ce:	d110      	bne.n	80075f2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	2208      	movs	r2, #8
 80075d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80075d8:	68f8      	ldr	r0, [r7, #12]
 80075da:	f000 f95b 	bl	8007894 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2208      	movs	r2, #8
 80075e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2200      	movs	r2, #0
 80075ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80075ee:	2301      	movs	r3, #1
 80075f0:	e029      	b.n	8007646 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	69db      	ldr	r3, [r3, #28]
 80075f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80075fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007600:	d111      	bne.n	8007626 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800760a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800760c:	68f8      	ldr	r0, [r7, #12]
 800760e:	f000 f941 	bl	8007894 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2220      	movs	r2, #32
 8007616:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2200      	movs	r2, #0
 800761e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007622:	2303      	movs	r3, #3
 8007624:	e00f      	b.n	8007646 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	69da      	ldr	r2, [r3, #28]
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	4013      	ands	r3, r2
 8007630:	68ba      	ldr	r2, [r7, #8]
 8007632:	429a      	cmp	r2, r3
 8007634:	bf0c      	ite	eq
 8007636:	2301      	moveq	r3, #1
 8007638:	2300      	movne	r3, #0
 800763a:	b2db      	uxtb	r3, r3
 800763c:	461a      	mov	r2, r3
 800763e:	79fb      	ldrb	r3, [r7, #7]
 8007640:	429a      	cmp	r2, r3
 8007642:	d0a0      	beq.n	8007586 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007644:	2300      	movs	r3, #0
}
 8007646:	4618      	mov	r0, r3
 8007648:	3710      	adds	r7, #16
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
	...

08007650 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007650:	b480      	push	{r7}
 8007652:	b0a3      	sub	sp, #140	@ 0x8c
 8007654:	af00      	add	r7, sp, #0
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	60b9      	str	r1, [r7, #8]
 800765a:	4613      	mov	r3, r2
 800765c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	68ba      	ldr	r2, [r7, #8]
 8007662:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	88fa      	ldrh	r2, [r7, #6]
 8007668:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	88fa      	ldrh	r2, [r7, #6]
 8007670:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2200      	movs	r2, #0
 8007678:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	689b      	ldr	r3, [r3, #8]
 800767e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007682:	d10e      	bne.n	80076a2 <UART_Start_Receive_IT+0x52>
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	691b      	ldr	r3, [r3, #16]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d105      	bne.n	8007698 <UART_Start_Receive_IT+0x48>
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007692:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007696:	e02d      	b.n	80076f4 <UART_Start_Receive_IT+0xa4>
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	22ff      	movs	r2, #255	@ 0xff
 800769c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80076a0:	e028      	b.n	80076f4 <UART_Start_Receive_IT+0xa4>
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d10d      	bne.n	80076c6 <UART_Start_Receive_IT+0x76>
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	691b      	ldr	r3, [r3, #16]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d104      	bne.n	80076bc <UART_Start_Receive_IT+0x6c>
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	22ff      	movs	r2, #255	@ 0xff
 80076b6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80076ba:	e01b      	b.n	80076f4 <UART_Start_Receive_IT+0xa4>
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	227f      	movs	r2, #127	@ 0x7f
 80076c0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80076c4:	e016      	b.n	80076f4 <UART_Start_Receive_IT+0xa4>
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	689b      	ldr	r3, [r3, #8]
 80076ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076ce:	d10d      	bne.n	80076ec <UART_Start_Receive_IT+0x9c>
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	691b      	ldr	r3, [r3, #16]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d104      	bne.n	80076e2 <UART_Start_Receive_IT+0x92>
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	227f      	movs	r2, #127	@ 0x7f
 80076dc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80076e0:	e008      	b.n	80076f4 <UART_Start_Receive_IT+0xa4>
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	223f      	movs	r2, #63	@ 0x3f
 80076e6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80076ea:	e003      	b.n	80076f4 <UART_Start_Receive_IT+0xa4>
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2200      	movs	r2, #0
 80076f0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	2200      	movs	r2, #0
 80076f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	2222      	movs	r2, #34	@ 0x22
 8007700:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	3308      	adds	r3, #8
 800770a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800770c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800770e:	e853 3f00 	ldrex	r3, [r3]
 8007712:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007714:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007716:	f043 0301 	orr.w	r3, r3, #1
 800771a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	3308      	adds	r3, #8
 8007724:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007728:	673a      	str	r2, [r7, #112]	@ 0x70
 800772a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800772c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800772e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007730:	e841 2300 	strex	r3, r2, [r1]
 8007734:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007736:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007738:	2b00      	cmp	r3, #0
 800773a:	d1e3      	bne.n	8007704 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007740:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007744:	d14f      	bne.n	80077e6 <UART_Start_Receive_IT+0x196>
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800774c:	88fa      	ldrh	r2, [r7, #6]
 800774e:	429a      	cmp	r2, r3
 8007750:	d349      	bcc.n	80077e6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800775a:	d107      	bne.n	800776c <UART_Start_Receive_IT+0x11c>
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	691b      	ldr	r3, [r3, #16]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d103      	bne.n	800776c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	4a47      	ldr	r2, [pc, #284]	@ (8007884 <UART_Start_Receive_IT+0x234>)
 8007768:	675a      	str	r2, [r3, #116]	@ 0x74
 800776a:	e002      	b.n	8007772 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	4a46      	ldr	r2, [pc, #280]	@ (8007888 <UART_Start_Receive_IT+0x238>)
 8007770:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	691b      	ldr	r3, [r3, #16]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d01a      	beq.n	80077b0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007780:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007782:	e853 3f00 	ldrex	r3, [r3]
 8007786:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007788:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800778a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800778e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	461a      	mov	r2, r3
 8007798:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800779c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800779e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80077a2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80077a4:	e841 2300 	strex	r3, r2, [r1]
 80077a8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80077aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d1e4      	bne.n	800777a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	3308      	adds	r3, #8
 80077b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077ba:	e853 3f00 	ldrex	r3, [r3]
 80077be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80077c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	3308      	adds	r3, #8
 80077ce:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80077d0:	64ba      	str	r2, [r7, #72]	@ 0x48
 80077d2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80077d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80077d8:	e841 2300 	strex	r3, r2, [r1]
 80077dc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80077de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d1e5      	bne.n	80077b0 <UART_Start_Receive_IT+0x160>
 80077e4:	e046      	b.n	8007874 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	689b      	ldr	r3, [r3, #8]
 80077ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077ee:	d107      	bne.n	8007800 <UART_Start_Receive_IT+0x1b0>
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	691b      	ldr	r3, [r3, #16]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d103      	bne.n	8007800 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	4a24      	ldr	r2, [pc, #144]	@ (800788c <UART_Start_Receive_IT+0x23c>)
 80077fc:	675a      	str	r2, [r3, #116]	@ 0x74
 80077fe:	e002      	b.n	8007806 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	4a23      	ldr	r2, [pc, #140]	@ (8007890 <UART_Start_Receive_IT+0x240>)
 8007804:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	691b      	ldr	r3, [r3, #16]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d019      	beq.n	8007842 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007816:	e853 3f00 	ldrex	r3, [r3]
 800781a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800781c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800781e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007822:	677b      	str	r3, [r7, #116]	@ 0x74
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	461a      	mov	r2, r3
 800782a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800782c:	637b      	str	r3, [r7, #52]	@ 0x34
 800782e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007830:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007832:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007834:	e841 2300 	strex	r3, r2, [r1]
 8007838:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800783a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800783c:	2b00      	cmp	r3, #0
 800783e:	d1e6      	bne.n	800780e <UART_Start_Receive_IT+0x1be>
 8007840:	e018      	b.n	8007874 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007848:	697b      	ldr	r3, [r7, #20]
 800784a:	e853 3f00 	ldrex	r3, [r3]
 800784e:	613b      	str	r3, [r7, #16]
   return(result);
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	f043 0320 	orr.w	r3, r3, #32
 8007856:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	461a      	mov	r2, r3
 800785e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007860:	623b      	str	r3, [r7, #32]
 8007862:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007864:	69f9      	ldr	r1, [r7, #28]
 8007866:	6a3a      	ldr	r2, [r7, #32]
 8007868:	e841 2300 	strex	r3, r2, [r1]
 800786c:	61bb      	str	r3, [r7, #24]
   return(result);
 800786e:	69bb      	ldr	r3, [r7, #24]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d1e6      	bne.n	8007842 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007874:	2300      	movs	r3, #0
}
 8007876:	4618      	mov	r0, r3
 8007878:	378c      	adds	r7, #140	@ 0x8c
 800787a:	46bd      	mov	sp, r7
 800787c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007880:	4770      	bx	lr
 8007882:	bf00      	nop
 8007884:	080080b1 	.word	0x080080b1
 8007888:	08007d4d 	.word	0x08007d4d
 800788c:	08007b95 	.word	0x08007b95
 8007890:	080079dd 	.word	0x080079dd

08007894 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007894:	b480      	push	{r7}
 8007896:	b095      	sub	sp, #84	@ 0x54
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078a4:	e853 3f00 	ldrex	r3, [r3]
 80078a8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80078aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	461a      	mov	r2, r3
 80078b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80078bc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078be:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80078c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80078c2:	e841 2300 	strex	r3, r2, [r1]
 80078c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d1e6      	bne.n	800789c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	3308      	adds	r3, #8
 80078d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d6:	6a3b      	ldr	r3, [r7, #32]
 80078d8:	e853 3f00 	ldrex	r3, [r3]
 80078dc:	61fb      	str	r3, [r7, #28]
   return(result);
 80078de:	69fb      	ldr	r3, [r7, #28]
 80078e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80078e4:	f023 0301 	bic.w	r3, r3, #1
 80078e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	3308      	adds	r3, #8
 80078f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80078f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80078f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078fa:	e841 2300 	strex	r3, r2, [r1]
 80078fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007902:	2b00      	cmp	r3, #0
 8007904:	d1e3      	bne.n	80078ce <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800790a:	2b01      	cmp	r3, #1
 800790c:	d118      	bne.n	8007940 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	e853 3f00 	ldrex	r3, [r3]
 800791a:	60bb      	str	r3, [r7, #8]
   return(result);
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	f023 0310 	bic.w	r3, r3, #16
 8007922:	647b      	str	r3, [r7, #68]	@ 0x44
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	461a      	mov	r2, r3
 800792a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800792c:	61bb      	str	r3, [r7, #24]
 800792e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007930:	6979      	ldr	r1, [r7, #20]
 8007932:	69ba      	ldr	r2, [r7, #24]
 8007934:	e841 2300 	strex	r3, r2, [r1]
 8007938:	613b      	str	r3, [r7, #16]
   return(result);
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d1e6      	bne.n	800790e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2220      	movs	r2, #32
 8007944:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2200      	movs	r2, #0
 800794c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2200      	movs	r2, #0
 8007952:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007954:	bf00      	nop
 8007956:	3754      	adds	r7, #84	@ 0x54
 8007958:	46bd      	mov	sp, r7
 800795a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795e:	4770      	bx	lr

08007960 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b084      	sub	sp, #16
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800796c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	2200      	movs	r2, #0
 8007972:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007976:	68f8      	ldr	r0, [r7, #12]
 8007978:	f7ff f99e 	bl	8006cb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800797c:	bf00      	nop
 800797e:	3710      	adds	r7, #16
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}

08007984 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b088      	sub	sp, #32
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	e853 3f00 	ldrex	r3, [r3]
 8007998:	60bb      	str	r3, [r7, #8]
   return(result);
 800799a:	68bb      	ldr	r3, [r7, #8]
 800799c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80079a0:	61fb      	str	r3, [r7, #28]
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	461a      	mov	r2, r3
 80079a8:	69fb      	ldr	r3, [r7, #28]
 80079aa:	61bb      	str	r3, [r7, #24]
 80079ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ae:	6979      	ldr	r1, [r7, #20]
 80079b0:	69ba      	ldr	r2, [r7, #24]
 80079b2:	e841 2300 	strex	r3, r2, [r1]
 80079b6:	613b      	str	r3, [r7, #16]
   return(result);
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d1e6      	bne.n	800798c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2220      	movs	r2, #32
 80079c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2200      	movs	r2, #0
 80079ca:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f7ff f969 	bl	8006ca4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079d2:	bf00      	nop
 80079d4:	3720      	adds	r7, #32
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}
	...

080079dc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b09c      	sub	sp, #112	@ 0x70
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80079ea:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80079f4:	2b22      	cmp	r3, #34	@ 0x22
 80079f6:	f040 80be 	bne.w	8007b76 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a00:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007a04:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007a08:	b2d9      	uxtb	r1, r3
 8007a0a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007a0e:	b2da      	uxtb	r2, r3
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a14:	400a      	ands	r2, r1
 8007a16:	b2d2      	uxtb	r2, r2
 8007a18:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a1e:	1c5a      	adds	r2, r3, #1
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	b29a      	uxth	r2, r3
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a3c:	b29b      	uxth	r3, r3
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	f040 80a1 	bne.w	8007b86 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a4c:	e853 3f00 	ldrex	r3, [r3]
 8007a50:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007a52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	461a      	mov	r2, r3
 8007a60:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a62:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007a64:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a66:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007a68:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007a6a:	e841 2300 	strex	r3, r2, [r1]
 8007a6e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007a70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d1e6      	bne.n	8007a44 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	3308      	adds	r3, #8
 8007a7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a80:	e853 3f00 	ldrex	r3, [r3]
 8007a84:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a88:	f023 0301 	bic.w	r3, r3, #1
 8007a8c:	667b      	str	r3, [r7, #100]	@ 0x64
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	3308      	adds	r3, #8
 8007a94:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007a96:	647a      	str	r2, [r7, #68]	@ 0x44
 8007a98:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a9a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a9c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a9e:	e841 2300 	strex	r3, r2, [r1]
 8007aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007aa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d1e5      	bne.n	8007a76 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2220      	movs	r2, #32
 8007aae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a33      	ldr	r2, [pc, #204]	@ (8007b90 <UART_RxISR_8BIT+0x1b4>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d01f      	beq.n	8007b08 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	685b      	ldr	r3, [r3, #4]
 8007ace:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d018      	beq.n	8007b08 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ade:	e853 3f00 	ldrex	r3, [r3]
 8007ae2:	623b      	str	r3, [r7, #32]
   return(result);
 8007ae4:	6a3b      	ldr	r3, [r7, #32]
 8007ae6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007aea:	663b      	str	r3, [r7, #96]	@ 0x60
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	461a      	mov	r2, r3
 8007af2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007af4:	633b      	str	r3, [r7, #48]	@ 0x30
 8007af6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007afa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007afc:	e841 2300 	strex	r3, r2, [r1]
 8007b00:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d1e6      	bne.n	8007ad6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	d12e      	bne.n	8007b6e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2200      	movs	r2, #0
 8007b14:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b1c:	693b      	ldr	r3, [r7, #16]
 8007b1e:	e853 3f00 	ldrex	r3, [r3]
 8007b22:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	f023 0310 	bic.w	r3, r3, #16
 8007b2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	461a      	mov	r2, r3
 8007b32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b34:	61fb      	str	r3, [r7, #28]
 8007b36:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b38:	69b9      	ldr	r1, [r7, #24]
 8007b3a:	69fa      	ldr	r2, [r7, #28]
 8007b3c:	e841 2300 	strex	r3, r2, [r1]
 8007b40:	617b      	str	r3, [r7, #20]
   return(result);
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d1e6      	bne.n	8007b16 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	69db      	ldr	r3, [r3, #28]
 8007b4e:	f003 0310 	and.w	r3, r3, #16
 8007b52:	2b10      	cmp	r3, #16
 8007b54:	d103      	bne.n	8007b5e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	2210      	movs	r2, #16
 8007b5c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007b64:	4619      	mov	r1, r3
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f7ff f8b0 	bl	8006ccc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007b6c:	e00b      	b.n	8007b86 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f7f8 ff94 	bl	8000a9c <HAL_UART_RxCpltCallback>
}
 8007b74:	e007      	b.n	8007b86 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	699a      	ldr	r2, [r3, #24]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f042 0208 	orr.w	r2, r2, #8
 8007b84:	619a      	str	r2, [r3, #24]
}
 8007b86:	bf00      	nop
 8007b88:	3770      	adds	r7, #112	@ 0x70
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}
 8007b8e:	bf00      	nop
 8007b90:	40008000 	.word	0x40008000

08007b94 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b09c      	sub	sp, #112	@ 0x70
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007ba2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007bac:	2b22      	cmp	r3, #34	@ 0x22
 8007bae:	f040 80be 	bne.w	8007d2e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bb8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bc0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007bc2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8007bc6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007bca:	4013      	ands	r3, r2
 8007bcc:	b29a      	uxth	r2, r3
 8007bce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007bd0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bd6:	1c9a      	adds	r2, r3, #2
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	3b01      	subs	r3, #1
 8007be6:	b29a      	uxth	r2, r3
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007bf4:	b29b      	uxth	r3, r3
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	f040 80a1 	bne.w	8007d3e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c04:	e853 3f00 	ldrex	r3, [r3]
 8007c08:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007c0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c0c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c10:	667b      	str	r3, [r7, #100]	@ 0x64
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	461a      	mov	r2, r3
 8007c18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c1a:	657b      	str	r3, [r7, #84]	@ 0x54
 8007c1c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c1e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007c20:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007c22:	e841 2300 	strex	r3, r2, [r1]
 8007c26:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007c28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d1e6      	bne.n	8007bfc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	3308      	adds	r3, #8
 8007c34:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c38:	e853 3f00 	ldrex	r3, [r3]
 8007c3c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c40:	f023 0301 	bic.w	r3, r3, #1
 8007c44:	663b      	str	r3, [r7, #96]	@ 0x60
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	3308      	adds	r3, #8
 8007c4c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007c4e:	643a      	str	r2, [r7, #64]	@ 0x40
 8007c50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c52:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007c54:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007c56:	e841 2300 	strex	r3, r2, [r1]
 8007c5a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d1e5      	bne.n	8007c2e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2220      	movs	r2, #32
 8007c66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2200      	movs	r2, #0
 8007c74:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4a33      	ldr	r2, [pc, #204]	@ (8007d48 <UART_RxISR_16BIT+0x1b4>)
 8007c7c:	4293      	cmp	r3, r2
 8007c7e:	d01f      	beq.n	8007cc0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d018      	beq.n	8007cc0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c94:	6a3b      	ldr	r3, [r7, #32]
 8007c96:	e853 3f00 	ldrex	r3, [r3]
 8007c9a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c9c:	69fb      	ldr	r3, [r7, #28]
 8007c9e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007ca2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	461a      	mov	r2, r3
 8007caa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007cae:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007cb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007cb4:	e841 2300 	strex	r3, r2, [r1]
 8007cb8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d1e6      	bne.n	8007c8e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007cc4:	2b01      	cmp	r3, #1
 8007cc6:	d12e      	bne.n	8007d26 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	e853 3f00 	ldrex	r3, [r3]
 8007cda:	60bb      	str	r3, [r7, #8]
   return(result);
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	f023 0310 	bic.w	r3, r3, #16
 8007ce2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	461a      	mov	r2, r3
 8007cea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007cec:	61bb      	str	r3, [r7, #24]
 8007cee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cf0:	6979      	ldr	r1, [r7, #20]
 8007cf2:	69ba      	ldr	r2, [r7, #24]
 8007cf4:	e841 2300 	strex	r3, r2, [r1]
 8007cf8:	613b      	str	r3, [r7, #16]
   return(result);
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d1e6      	bne.n	8007cce <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	69db      	ldr	r3, [r3, #28]
 8007d06:	f003 0310 	and.w	r3, r3, #16
 8007d0a:	2b10      	cmp	r3, #16
 8007d0c:	d103      	bne.n	8007d16 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	2210      	movs	r2, #16
 8007d14:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007d1c:	4619      	mov	r1, r3
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	f7fe ffd4 	bl	8006ccc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007d24:	e00b      	b.n	8007d3e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	f7f8 feb8 	bl	8000a9c <HAL_UART_RxCpltCallback>
}
 8007d2c:	e007      	b.n	8007d3e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	699a      	ldr	r2, [r3, #24]
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f042 0208 	orr.w	r2, r2, #8
 8007d3c:	619a      	str	r2, [r3, #24]
}
 8007d3e:	bf00      	nop
 8007d40:	3770      	adds	r7, #112	@ 0x70
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}
 8007d46:	bf00      	nop
 8007d48:	40008000 	.word	0x40008000

08007d4c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b0ac      	sub	sp, #176	@ 0xb0
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007d5a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	69db      	ldr	r3, [r3, #28]
 8007d64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	689b      	ldr	r3, [r3, #8]
 8007d78:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d82:	2b22      	cmp	r3, #34	@ 0x22
 8007d84:	f040 8183 	bne.w	800808e <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007d8e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007d92:	e126      	b.n	8007fe2 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d9a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007d9e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007da2:	b2d9      	uxtb	r1, r3
 8007da4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8007da8:	b2da      	uxtb	r2, r3
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dae:	400a      	ands	r2, r1
 8007db0:	b2d2      	uxtb	r2, r2
 8007db2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007db8:	1c5a      	adds	r2, r3, #1
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007dc4:	b29b      	uxth	r3, r3
 8007dc6:	3b01      	subs	r3, #1
 8007dc8:	b29a      	uxth	r2, r3
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	69db      	ldr	r3, [r3, #28]
 8007dd6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007dda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007dde:	f003 0307 	and.w	r3, r3, #7
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d053      	beq.n	8007e8e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007de6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007dea:	f003 0301 	and.w	r3, r3, #1
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d011      	beq.n	8007e16 <UART_RxISR_8BIT_FIFOEN+0xca>
 8007df2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007df6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d00b      	beq.n	8007e16 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	2201      	movs	r2, #1
 8007e04:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e0c:	f043 0201 	orr.w	r2, r3, #1
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e1a:	f003 0302 	and.w	r3, r3, #2
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d011      	beq.n	8007e46 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8007e22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007e26:	f003 0301 	and.w	r3, r3, #1
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d00b      	beq.n	8007e46 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	2202      	movs	r2, #2
 8007e34:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e3c:	f043 0204 	orr.w	r2, r3, #4
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e4a:	f003 0304 	and.w	r3, r3, #4
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d011      	beq.n	8007e76 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8007e52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007e56:	f003 0301 	and.w	r3, r3, #1
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d00b      	beq.n	8007e76 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	2204      	movs	r2, #4
 8007e64:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e6c:	f043 0202 	orr.w	r2, r3, #2
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d006      	beq.n	8007e8e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f7fe ff19 	bl	8006cb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007e94:	b29b      	uxth	r3, r3
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	f040 80a3 	bne.w	8007fe2 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007ea4:	e853 3f00 	ldrex	r3, [r3]
 8007ea8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8007eaa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007eac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007eb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	461a      	mov	r2, r3
 8007eba:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007ebe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007ec0:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec2:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8007ec4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007ec6:	e841 2300 	strex	r3, r2, [r1]
 8007eca:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8007ecc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d1e4      	bne.n	8007e9c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	3308      	adds	r3, #8
 8007ed8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007edc:	e853 3f00 	ldrex	r3, [r3]
 8007ee0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8007ee2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007ee4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ee8:	f023 0301 	bic.w	r3, r3, #1
 8007eec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	3308      	adds	r3, #8
 8007ef6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007efa:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007efc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007efe:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007f00:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007f02:	e841 2300 	strex	r3, r2, [r1]
 8007f06:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007f08:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d1e1      	bne.n	8007ed2 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2220      	movs	r2, #32
 8007f12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a60      	ldr	r2, [pc, #384]	@ (80080a8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d021      	beq.n	8007f70 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	685b      	ldr	r3, [r3, #4]
 8007f32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d01a      	beq.n	8007f70 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f42:	e853 3f00 	ldrex	r3, [r3]
 8007f46:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007f48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f4a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007f4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	461a      	mov	r2, r3
 8007f58:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007f5c:	657b      	str	r3, [r7, #84]	@ 0x54
 8007f5e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f60:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007f62:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007f64:	e841 2300 	strex	r3, r2, [r1]
 8007f68:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007f6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d1e4      	bne.n	8007f3a <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f74:	2b01      	cmp	r3, #1
 8007f76:	d130      	bne.n	8007fda <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f86:	e853 3f00 	ldrex	r3, [r3]
 8007f8a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f8e:	f023 0310 	bic.w	r3, r3, #16
 8007f92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007fa0:	643b      	str	r3, [r7, #64]	@ 0x40
 8007fa2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007fa6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007fa8:	e841 2300 	strex	r3, r2, [r1]
 8007fac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007fae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d1e4      	bne.n	8007f7e <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	69db      	ldr	r3, [r3, #28]
 8007fba:	f003 0310 	and.w	r3, r3, #16
 8007fbe:	2b10      	cmp	r3, #16
 8007fc0:	d103      	bne.n	8007fca <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	2210      	movs	r2, #16
 8007fc8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007fd0:	4619      	mov	r1, r3
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f7fe fe7a 	bl	8006ccc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007fd8:	e00e      	b.n	8007ff8 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f7f8 fd5e 	bl	8000a9c <HAL_UART_RxCpltCallback>
        break;
 8007fe0:	e00a      	b.n	8007ff8 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007fe2:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d006      	beq.n	8007ff8 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8007fea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fee:	f003 0320 	and.w	r3, r3, #32
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	f47f aece 	bne.w	8007d94 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ffe:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008002:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008006:	2b00      	cmp	r3, #0
 8008008:	d049      	beq.n	800809e <UART_RxISR_8BIT_FIFOEN+0x352>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008010:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8008014:	429a      	cmp	r2, r3
 8008016:	d242      	bcs.n	800809e <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	3308      	adds	r3, #8
 800801e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008020:	6a3b      	ldr	r3, [r7, #32]
 8008022:	e853 3f00 	ldrex	r3, [r3]
 8008026:	61fb      	str	r3, [r7, #28]
   return(result);
 8008028:	69fb      	ldr	r3, [r7, #28]
 800802a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800802e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	3308      	adds	r3, #8
 8008038:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800803c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800803e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008040:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008042:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008044:	e841 2300 	strex	r3, r2, [r1]
 8008048:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800804a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800804c:	2b00      	cmp	r3, #0
 800804e:	d1e3      	bne.n	8008018 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	4a16      	ldr	r2, [pc, #88]	@ (80080ac <UART_RxISR_8BIT_FIFOEN+0x360>)
 8008054:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	e853 3f00 	ldrex	r3, [r3]
 8008062:	60bb      	str	r3, [r7, #8]
   return(result);
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	f043 0320 	orr.w	r3, r3, #32
 800806a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	461a      	mov	r2, r3
 8008074:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008078:	61bb      	str	r3, [r7, #24]
 800807a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800807c:	6979      	ldr	r1, [r7, #20]
 800807e:	69ba      	ldr	r2, [r7, #24]
 8008080:	e841 2300 	strex	r3, r2, [r1]
 8008084:	613b      	str	r3, [r7, #16]
   return(result);
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d1e4      	bne.n	8008056 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800808c:	e007      	b.n	800809e <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	699a      	ldr	r2, [r3, #24]
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f042 0208 	orr.w	r2, r2, #8
 800809c:	619a      	str	r2, [r3, #24]
}
 800809e:	bf00      	nop
 80080a0:	37b0      	adds	r7, #176	@ 0xb0
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}
 80080a6:	bf00      	nop
 80080a8:	40008000 	.word	0x40008000
 80080ac:	080079dd 	.word	0x080079dd

080080b0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b0ae      	sub	sp, #184	@ 0xb8
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80080be:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	69db      	ldr	r3, [r3, #28]
 80080c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080e6:	2b22      	cmp	r3, #34	@ 0x22
 80080e8:	f040 8187 	bne.w	80083fa <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80080f2:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80080f6:	e12a      	b.n	800834e <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080fe:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008106:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800810a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800810e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8008112:	4013      	ands	r3, r2
 8008114:	b29a      	uxth	r2, r3
 8008116:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800811a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008120:	1c9a      	adds	r2, r3, #2
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800812c:	b29b      	uxth	r3, r3
 800812e:	3b01      	subs	r3, #1
 8008130:	b29a      	uxth	r2, r3
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	69db      	ldr	r3, [r3, #28]
 800813e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008142:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008146:	f003 0307 	and.w	r3, r3, #7
 800814a:	2b00      	cmp	r3, #0
 800814c:	d053      	beq.n	80081f6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800814e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008152:	f003 0301 	and.w	r3, r3, #1
 8008156:	2b00      	cmp	r3, #0
 8008158:	d011      	beq.n	800817e <UART_RxISR_16BIT_FIFOEN+0xce>
 800815a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800815e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008162:	2b00      	cmp	r3, #0
 8008164:	d00b      	beq.n	800817e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	2201      	movs	r2, #1
 800816c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008174:	f043 0201 	orr.w	r2, r3, #1
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800817e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008182:	f003 0302 	and.w	r3, r3, #2
 8008186:	2b00      	cmp	r3, #0
 8008188:	d011      	beq.n	80081ae <UART_RxISR_16BIT_FIFOEN+0xfe>
 800818a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800818e:	f003 0301 	and.w	r3, r3, #1
 8008192:	2b00      	cmp	r3, #0
 8008194:	d00b      	beq.n	80081ae <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	2202      	movs	r2, #2
 800819c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081a4:	f043 0204 	orr.w	r2, r3, #4
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80081ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80081b2:	f003 0304 	and.w	r3, r3, #4
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d011      	beq.n	80081de <UART_RxISR_16BIT_FIFOEN+0x12e>
 80081ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80081be:	f003 0301 	and.w	r3, r3, #1
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d00b      	beq.n	80081de <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	2204      	movs	r2, #4
 80081cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081d4:	f043 0202 	orr.w	r2, r3, #2
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d006      	beq.n	80081f6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f7fe fd65 	bl	8006cb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2200      	movs	r2, #0
 80081f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80081fc:	b29b      	uxth	r3, r3
 80081fe:	2b00      	cmp	r3, #0
 8008200:	f040 80a5 	bne.w	800834e <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800820a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800820c:	e853 3f00 	ldrex	r3, [r3]
 8008210:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008212:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008214:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008218:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	461a      	mov	r2, r3
 8008222:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008226:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800822a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800822c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800822e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008232:	e841 2300 	strex	r3, r2, [r1]
 8008236:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008238:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800823a:	2b00      	cmp	r3, #0
 800823c:	d1e2      	bne.n	8008204 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	3308      	adds	r3, #8
 8008244:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008246:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008248:	e853 3f00 	ldrex	r3, [r3]
 800824c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800824e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008250:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008254:	f023 0301 	bic.w	r3, r3, #1
 8008258:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	3308      	adds	r3, #8
 8008262:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8008266:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008268:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800826a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800826c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800826e:	e841 2300 	strex	r3, r2, [r1]
 8008272:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008274:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008276:	2b00      	cmp	r3, #0
 8008278:	d1e1      	bne.n	800823e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2220      	movs	r2, #32
 800827e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2200      	movs	r2, #0
 8008286:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2200      	movs	r2, #0
 800828c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4a60      	ldr	r2, [pc, #384]	@ (8008414 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d021      	beq.n	80082dc <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	685b      	ldr	r3, [r3, #4]
 800829e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d01a      	beq.n	80082dc <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082ae:	e853 3f00 	ldrex	r3, [r3]
 80082b2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80082b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80082b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80082ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	461a      	mov	r2, r3
 80082c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80082c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80082ca:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80082ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80082d0:	e841 2300 	strex	r3, r2, [r1]
 80082d4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80082d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d1e4      	bne.n	80082a6 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80082e0:	2b01      	cmp	r3, #1
 80082e2:	d130      	bne.n	8008346 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2200      	movs	r2, #0
 80082e8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082f2:	e853 3f00 	ldrex	r3, [r3]
 80082f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80082f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082fa:	f023 0310 	bic.w	r3, r3, #16
 80082fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	461a      	mov	r2, r3
 8008308:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800830c:	647b      	str	r3, [r7, #68]	@ 0x44
 800830e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008310:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008312:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008314:	e841 2300 	strex	r3, r2, [r1]
 8008318:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800831a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800831c:	2b00      	cmp	r3, #0
 800831e:	d1e4      	bne.n	80082ea <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	69db      	ldr	r3, [r3, #28]
 8008326:	f003 0310 	and.w	r3, r3, #16
 800832a:	2b10      	cmp	r3, #16
 800832c:	d103      	bne.n	8008336 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	2210      	movs	r2, #16
 8008334:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800833c:	4619      	mov	r1, r3
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f7fe fcc4 	bl	8006ccc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008344:	e00e      	b.n	8008364 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f7f8 fba8 	bl	8000a9c <HAL_UART_RxCpltCallback>
        break;
 800834c:	e00a      	b.n	8008364 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800834e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008352:	2b00      	cmp	r3, #0
 8008354:	d006      	beq.n	8008364 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8008356:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800835a:	f003 0320 	and.w	r3, r3, #32
 800835e:	2b00      	cmp	r3, #0
 8008360:	f47f aeca 	bne.w	80080f8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800836a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800836e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008372:	2b00      	cmp	r3, #0
 8008374:	d049      	beq.n	800840a <UART_RxISR_16BIT_FIFOEN+0x35a>
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800837c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008380:	429a      	cmp	r2, r3
 8008382:	d242      	bcs.n	800840a <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	3308      	adds	r3, #8
 800838a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800838c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800838e:	e853 3f00 	ldrex	r3, [r3]
 8008392:	623b      	str	r3, [r7, #32]
   return(result);
 8008394:	6a3b      	ldr	r3, [r7, #32]
 8008396:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800839a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	3308      	adds	r3, #8
 80083a4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80083a8:	633a      	str	r2, [r7, #48]	@ 0x30
 80083aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083b0:	e841 2300 	strex	r3, r2, [r1]
 80083b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80083b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d1e3      	bne.n	8008384 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	4a16      	ldr	r2, [pc, #88]	@ (8008418 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80083c0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	e853 3f00 	ldrex	r3, [r3]
 80083ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	f043 0320 	orr.w	r3, r3, #32
 80083d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	461a      	mov	r2, r3
 80083e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80083e4:	61fb      	str	r3, [r7, #28]
 80083e6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e8:	69b9      	ldr	r1, [r7, #24]
 80083ea:	69fa      	ldr	r2, [r7, #28]
 80083ec:	e841 2300 	strex	r3, r2, [r1]
 80083f0:	617b      	str	r3, [r7, #20]
   return(result);
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d1e4      	bne.n	80083c2 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80083f8:	e007      	b.n	800840a <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	699a      	ldr	r2, [r3, #24]
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f042 0208 	orr.w	r2, r2, #8
 8008408:	619a      	str	r2, [r3, #24]
}
 800840a:	bf00      	nop
 800840c:	37b8      	adds	r7, #184	@ 0xb8
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}
 8008412:	bf00      	nop
 8008414:	40008000 	.word	0x40008000
 8008418:	08007b95 	.word	0x08007b95

0800841c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800841c:	b480      	push	{r7}
 800841e:	b083      	sub	sp, #12
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008424:	bf00      	nop
 8008426:	370c      	adds	r7, #12
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr

08008430 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008430:	b480      	push	{r7}
 8008432:	b083      	sub	sp, #12
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008438:	bf00      	nop
 800843a:	370c      	adds	r7, #12
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr

08008444 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008444:	b480      	push	{r7}
 8008446:	b083      	sub	sp, #12
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800844c:	bf00      	nop
 800844e:	370c      	adds	r7, #12
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr

08008458 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008458:	b480      	push	{r7}
 800845a:	b085      	sub	sp, #20
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008466:	2b01      	cmp	r3, #1
 8008468:	d101      	bne.n	800846e <HAL_UARTEx_DisableFifoMode+0x16>
 800846a:	2302      	movs	r3, #2
 800846c:	e027      	b.n	80084be <HAL_UARTEx_DisableFifoMode+0x66>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2201      	movs	r2, #1
 8008472:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2224      	movs	r2, #36	@ 0x24
 800847a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	681a      	ldr	r2, [r3, #0]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f022 0201 	bic.w	r2, r2, #1
 8008494:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800849c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2200      	movs	r2, #0
 80084a2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	68fa      	ldr	r2, [r7, #12]
 80084aa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2220      	movs	r2, #32
 80084b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2200      	movs	r2, #0
 80084b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80084bc:	2300      	movs	r3, #0
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3714      	adds	r7, #20
 80084c2:	46bd      	mov	sp, r7
 80084c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c8:	4770      	bx	lr

080084ca <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80084ca:	b580      	push	{r7, lr}
 80084cc:	b084      	sub	sp, #16
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
 80084d2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80084da:	2b01      	cmp	r3, #1
 80084dc:	d101      	bne.n	80084e2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80084de:	2302      	movs	r3, #2
 80084e0:	e02d      	b.n	800853e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2201      	movs	r2, #1
 80084e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2224      	movs	r2, #36	@ 0x24
 80084ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	681a      	ldr	r2, [r3, #0]
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f022 0201 	bic.w	r2, r2, #1
 8008508:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	689b      	ldr	r3, [r3, #8]
 8008510:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	683a      	ldr	r2, [r7, #0]
 800851a:	430a      	orrs	r2, r1
 800851c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f000 f850 	bl	80085c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	68fa      	ldr	r2, [r7, #12]
 800852a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2220      	movs	r2, #32
 8008530:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2200      	movs	r2, #0
 8008538:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800853c:	2300      	movs	r3, #0
}
 800853e:	4618      	mov	r0, r3
 8008540:	3710      	adds	r7, #16
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}

08008546 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008546:	b580      	push	{r7, lr}
 8008548:	b084      	sub	sp, #16
 800854a:	af00      	add	r7, sp, #0
 800854c:	6078      	str	r0, [r7, #4]
 800854e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008556:	2b01      	cmp	r3, #1
 8008558:	d101      	bne.n	800855e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800855a:	2302      	movs	r3, #2
 800855c:	e02d      	b.n	80085ba <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2201      	movs	r2, #1
 8008562:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2224      	movs	r2, #36	@ 0x24
 800856a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	681a      	ldr	r2, [r3, #0]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f022 0201 	bic.w	r2, r2, #1
 8008584:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	689b      	ldr	r3, [r3, #8]
 800858c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	683a      	ldr	r2, [r7, #0]
 8008596:	430a      	orrs	r2, r1
 8008598:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f000 f812 	bl	80085c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	68fa      	ldr	r2, [r7, #12]
 80085a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2220      	movs	r2, #32
 80085ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2200      	movs	r2, #0
 80085b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80085b8:	2300      	movs	r3, #0
}
 80085ba:	4618      	mov	r0, r3
 80085bc:	3710      	adds	r7, #16
 80085be:	46bd      	mov	sp, r7
 80085c0:	bd80      	pop	{r7, pc}
	...

080085c4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b085      	sub	sp, #20
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d108      	bne.n	80085e6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2201      	movs	r2, #1
 80085d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2201      	movs	r2, #1
 80085e0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80085e4:	e031      	b.n	800864a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80085e6:	2308      	movs	r3, #8
 80085e8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80085ea:	2308      	movs	r3, #8
 80085ec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	689b      	ldr	r3, [r3, #8]
 80085f4:	0e5b      	lsrs	r3, r3, #25
 80085f6:	b2db      	uxtb	r3, r3
 80085f8:	f003 0307 	and.w	r3, r3, #7
 80085fc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	689b      	ldr	r3, [r3, #8]
 8008604:	0f5b      	lsrs	r3, r3, #29
 8008606:	b2db      	uxtb	r3, r3
 8008608:	f003 0307 	and.w	r3, r3, #7
 800860c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800860e:	7bbb      	ldrb	r3, [r7, #14]
 8008610:	7b3a      	ldrb	r2, [r7, #12]
 8008612:	4911      	ldr	r1, [pc, #68]	@ (8008658 <UARTEx_SetNbDataToProcess+0x94>)
 8008614:	5c8a      	ldrb	r2, [r1, r2]
 8008616:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800861a:	7b3a      	ldrb	r2, [r7, #12]
 800861c:	490f      	ldr	r1, [pc, #60]	@ (800865c <UARTEx_SetNbDataToProcess+0x98>)
 800861e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008620:	fb93 f3f2 	sdiv	r3, r3, r2
 8008624:	b29a      	uxth	r2, r3
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800862c:	7bfb      	ldrb	r3, [r7, #15]
 800862e:	7b7a      	ldrb	r2, [r7, #13]
 8008630:	4909      	ldr	r1, [pc, #36]	@ (8008658 <UARTEx_SetNbDataToProcess+0x94>)
 8008632:	5c8a      	ldrb	r2, [r1, r2]
 8008634:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008638:	7b7a      	ldrb	r2, [r7, #13]
 800863a:	4908      	ldr	r1, [pc, #32]	@ (800865c <UARTEx_SetNbDataToProcess+0x98>)
 800863c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800863e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008642:	b29a      	uxth	r2, r3
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800864a:	bf00      	nop
 800864c:	3714      	adds	r7, #20
 800864e:	46bd      	mov	sp, r7
 8008650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008654:	4770      	bx	lr
 8008656:	bf00      	nop
 8008658:	08009dd4 	.word	0x08009dd4
 800865c:	08009ddc 	.word	0x08009ddc

08008660 <atoi>:
 8008660:	220a      	movs	r2, #10
 8008662:	2100      	movs	r1, #0
 8008664:	f000 b87a 	b.w	800875c <strtol>

08008668 <_strtol_l.isra.0>:
 8008668:	2b24      	cmp	r3, #36	@ 0x24
 800866a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800866e:	4686      	mov	lr, r0
 8008670:	4690      	mov	r8, r2
 8008672:	d801      	bhi.n	8008678 <_strtol_l.isra.0+0x10>
 8008674:	2b01      	cmp	r3, #1
 8008676:	d106      	bne.n	8008686 <_strtol_l.isra.0+0x1e>
 8008678:	f000 fb08 	bl	8008c8c <__errno>
 800867c:	2316      	movs	r3, #22
 800867e:	6003      	str	r3, [r0, #0]
 8008680:	2000      	movs	r0, #0
 8008682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008686:	4834      	ldr	r0, [pc, #208]	@ (8008758 <_strtol_l.isra.0+0xf0>)
 8008688:	460d      	mov	r5, r1
 800868a:	462a      	mov	r2, r5
 800868c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008690:	5d06      	ldrb	r6, [r0, r4]
 8008692:	f016 0608 	ands.w	r6, r6, #8
 8008696:	d1f8      	bne.n	800868a <_strtol_l.isra.0+0x22>
 8008698:	2c2d      	cmp	r4, #45	@ 0x2d
 800869a:	d110      	bne.n	80086be <_strtol_l.isra.0+0x56>
 800869c:	782c      	ldrb	r4, [r5, #0]
 800869e:	2601      	movs	r6, #1
 80086a0:	1c95      	adds	r5, r2, #2
 80086a2:	f033 0210 	bics.w	r2, r3, #16
 80086a6:	d115      	bne.n	80086d4 <_strtol_l.isra.0+0x6c>
 80086a8:	2c30      	cmp	r4, #48	@ 0x30
 80086aa:	d10d      	bne.n	80086c8 <_strtol_l.isra.0+0x60>
 80086ac:	782a      	ldrb	r2, [r5, #0]
 80086ae:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80086b2:	2a58      	cmp	r2, #88	@ 0x58
 80086b4:	d108      	bne.n	80086c8 <_strtol_l.isra.0+0x60>
 80086b6:	786c      	ldrb	r4, [r5, #1]
 80086b8:	3502      	adds	r5, #2
 80086ba:	2310      	movs	r3, #16
 80086bc:	e00a      	b.n	80086d4 <_strtol_l.isra.0+0x6c>
 80086be:	2c2b      	cmp	r4, #43	@ 0x2b
 80086c0:	bf04      	itt	eq
 80086c2:	782c      	ldrbeq	r4, [r5, #0]
 80086c4:	1c95      	addeq	r5, r2, #2
 80086c6:	e7ec      	b.n	80086a2 <_strtol_l.isra.0+0x3a>
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d1f6      	bne.n	80086ba <_strtol_l.isra.0+0x52>
 80086cc:	2c30      	cmp	r4, #48	@ 0x30
 80086ce:	bf14      	ite	ne
 80086d0:	230a      	movne	r3, #10
 80086d2:	2308      	moveq	r3, #8
 80086d4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80086d8:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80086dc:	2200      	movs	r2, #0
 80086de:	fbbc f9f3 	udiv	r9, ip, r3
 80086e2:	4610      	mov	r0, r2
 80086e4:	fb03 ca19 	mls	sl, r3, r9, ip
 80086e8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80086ec:	2f09      	cmp	r7, #9
 80086ee:	d80f      	bhi.n	8008710 <_strtol_l.isra.0+0xa8>
 80086f0:	463c      	mov	r4, r7
 80086f2:	42a3      	cmp	r3, r4
 80086f4:	dd1b      	ble.n	800872e <_strtol_l.isra.0+0xc6>
 80086f6:	1c57      	adds	r7, r2, #1
 80086f8:	d007      	beq.n	800870a <_strtol_l.isra.0+0xa2>
 80086fa:	4581      	cmp	r9, r0
 80086fc:	d314      	bcc.n	8008728 <_strtol_l.isra.0+0xc0>
 80086fe:	d101      	bne.n	8008704 <_strtol_l.isra.0+0x9c>
 8008700:	45a2      	cmp	sl, r4
 8008702:	db11      	blt.n	8008728 <_strtol_l.isra.0+0xc0>
 8008704:	fb00 4003 	mla	r0, r0, r3, r4
 8008708:	2201      	movs	r2, #1
 800870a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800870e:	e7eb      	b.n	80086e8 <_strtol_l.isra.0+0x80>
 8008710:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008714:	2f19      	cmp	r7, #25
 8008716:	d801      	bhi.n	800871c <_strtol_l.isra.0+0xb4>
 8008718:	3c37      	subs	r4, #55	@ 0x37
 800871a:	e7ea      	b.n	80086f2 <_strtol_l.isra.0+0x8a>
 800871c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008720:	2f19      	cmp	r7, #25
 8008722:	d804      	bhi.n	800872e <_strtol_l.isra.0+0xc6>
 8008724:	3c57      	subs	r4, #87	@ 0x57
 8008726:	e7e4      	b.n	80086f2 <_strtol_l.isra.0+0x8a>
 8008728:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800872c:	e7ed      	b.n	800870a <_strtol_l.isra.0+0xa2>
 800872e:	1c53      	adds	r3, r2, #1
 8008730:	d108      	bne.n	8008744 <_strtol_l.isra.0+0xdc>
 8008732:	2322      	movs	r3, #34	@ 0x22
 8008734:	f8ce 3000 	str.w	r3, [lr]
 8008738:	4660      	mov	r0, ip
 800873a:	f1b8 0f00 	cmp.w	r8, #0
 800873e:	d0a0      	beq.n	8008682 <_strtol_l.isra.0+0x1a>
 8008740:	1e69      	subs	r1, r5, #1
 8008742:	e006      	b.n	8008752 <_strtol_l.isra.0+0xea>
 8008744:	b106      	cbz	r6, 8008748 <_strtol_l.isra.0+0xe0>
 8008746:	4240      	negs	r0, r0
 8008748:	f1b8 0f00 	cmp.w	r8, #0
 800874c:	d099      	beq.n	8008682 <_strtol_l.isra.0+0x1a>
 800874e:	2a00      	cmp	r2, #0
 8008750:	d1f6      	bne.n	8008740 <_strtol_l.isra.0+0xd8>
 8008752:	f8c8 1000 	str.w	r1, [r8]
 8008756:	e794      	b.n	8008682 <_strtol_l.isra.0+0x1a>
 8008758:	08009de5 	.word	0x08009de5

0800875c <strtol>:
 800875c:	4613      	mov	r3, r2
 800875e:	460a      	mov	r2, r1
 8008760:	4601      	mov	r1, r0
 8008762:	4802      	ldr	r0, [pc, #8]	@ (800876c <strtol+0x10>)
 8008764:	6800      	ldr	r0, [r0, #0]
 8008766:	f7ff bf7f 	b.w	8008668 <_strtol_l.isra.0>
 800876a:	bf00      	nop
 800876c:	20000018 	.word	0x20000018

08008770 <std>:
 8008770:	2300      	movs	r3, #0
 8008772:	b510      	push	{r4, lr}
 8008774:	4604      	mov	r4, r0
 8008776:	e9c0 3300 	strd	r3, r3, [r0]
 800877a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800877e:	6083      	str	r3, [r0, #8]
 8008780:	8181      	strh	r1, [r0, #12]
 8008782:	6643      	str	r3, [r0, #100]	@ 0x64
 8008784:	81c2      	strh	r2, [r0, #14]
 8008786:	6183      	str	r3, [r0, #24]
 8008788:	4619      	mov	r1, r3
 800878a:	2208      	movs	r2, #8
 800878c:	305c      	adds	r0, #92	@ 0x5c
 800878e:	f000 fa2f 	bl	8008bf0 <memset>
 8008792:	4b0d      	ldr	r3, [pc, #52]	@ (80087c8 <std+0x58>)
 8008794:	6263      	str	r3, [r4, #36]	@ 0x24
 8008796:	4b0d      	ldr	r3, [pc, #52]	@ (80087cc <std+0x5c>)
 8008798:	62a3      	str	r3, [r4, #40]	@ 0x28
 800879a:	4b0d      	ldr	r3, [pc, #52]	@ (80087d0 <std+0x60>)
 800879c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800879e:	4b0d      	ldr	r3, [pc, #52]	@ (80087d4 <std+0x64>)
 80087a0:	6323      	str	r3, [r4, #48]	@ 0x30
 80087a2:	4b0d      	ldr	r3, [pc, #52]	@ (80087d8 <std+0x68>)
 80087a4:	6224      	str	r4, [r4, #32]
 80087a6:	429c      	cmp	r4, r3
 80087a8:	d006      	beq.n	80087b8 <std+0x48>
 80087aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80087ae:	4294      	cmp	r4, r2
 80087b0:	d002      	beq.n	80087b8 <std+0x48>
 80087b2:	33d0      	adds	r3, #208	@ 0xd0
 80087b4:	429c      	cmp	r4, r3
 80087b6:	d105      	bne.n	80087c4 <std+0x54>
 80087b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80087bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087c0:	f000 ba8e 	b.w	8008ce0 <__retarget_lock_init_recursive>
 80087c4:	bd10      	pop	{r4, pc}
 80087c6:	bf00      	nop
 80087c8:	08008a41 	.word	0x08008a41
 80087cc:	08008a63 	.word	0x08008a63
 80087d0:	08008a9b 	.word	0x08008a9b
 80087d4:	08008abf 	.word	0x08008abf
 80087d8:	20000708 	.word	0x20000708

080087dc <stdio_exit_handler>:
 80087dc:	4a02      	ldr	r2, [pc, #8]	@ (80087e8 <stdio_exit_handler+0xc>)
 80087de:	4903      	ldr	r1, [pc, #12]	@ (80087ec <stdio_exit_handler+0x10>)
 80087e0:	4803      	ldr	r0, [pc, #12]	@ (80087f0 <stdio_exit_handler+0x14>)
 80087e2:	f000 b869 	b.w	80088b8 <_fwalk_sglue>
 80087e6:	bf00      	nop
 80087e8:	2000000c 	.word	0x2000000c
 80087ec:	0800982d 	.word	0x0800982d
 80087f0:	2000001c 	.word	0x2000001c

080087f4 <cleanup_stdio>:
 80087f4:	6841      	ldr	r1, [r0, #4]
 80087f6:	4b0c      	ldr	r3, [pc, #48]	@ (8008828 <cleanup_stdio+0x34>)
 80087f8:	4299      	cmp	r1, r3
 80087fa:	b510      	push	{r4, lr}
 80087fc:	4604      	mov	r4, r0
 80087fe:	d001      	beq.n	8008804 <cleanup_stdio+0x10>
 8008800:	f001 f814 	bl	800982c <_fflush_r>
 8008804:	68a1      	ldr	r1, [r4, #8]
 8008806:	4b09      	ldr	r3, [pc, #36]	@ (800882c <cleanup_stdio+0x38>)
 8008808:	4299      	cmp	r1, r3
 800880a:	d002      	beq.n	8008812 <cleanup_stdio+0x1e>
 800880c:	4620      	mov	r0, r4
 800880e:	f001 f80d 	bl	800982c <_fflush_r>
 8008812:	68e1      	ldr	r1, [r4, #12]
 8008814:	4b06      	ldr	r3, [pc, #24]	@ (8008830 <cleanup_stdio+0x3c>)
 8008816:	4299      	cmp	r1, r3
 8008818:	d004      	beq.n	8008824 <cleanup_stdio+0x30>
 800881a:	4620      	mov	r0, r4
 800881c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008820:	f001 b804 	b.w	800982c <_fflush_r>
 8008824:	bd10      	pop	{r4, pc}
 8008826:	bf00      	nop
 8008828:	20000708 	.word	0x20000708
 800882c:	20000770 	.word	0x20000770
 8008830:	200007d8 	.word	0x200007d8

08008834 <global_stdio_init.part.0>:
 8008834:	b510      	push	{r4, lr}
 8008836:	4b0b      	ldr	r3, [pc, #44]	@ (8008864 <global_stdio_init.part.0+0x30>)
 8008838:	4c0b      	ldr	r4, [pc, #44]	@ (8008868 <global_stdio_init.part.0+0x34>)
 800883a:	4a0c      	ldr	r2, [pc, #48]	@ (800886c <global_stdio_init.part.0+0x38>)
 800883c:	601a      	str	r2, [r3, #0]
 800883e:	4620      	mov	r0, r4
 8008840:	2200      	movs	r2, #0
 8008842:	2104      	movs	r1, #4
 8008844:	f7ff ff94 	bl	8008770 <std>
 8008848:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800884c:	2201      	movs	r2, #1
 800884e:	2109      	movs	r1, #9
 8008850:	f7ff ff8e 	bl	8008770 <std>
 8008854:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008858:	2202      	movs	r2, #2
 800885a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800885e:	2112      	movs	r1, #18
 8008860:	f7ff bf86 	b.w	8008770 <std>
 8008864:	20000840 	.word	0x20000840
 8008868:	20000708 	.word	0x20000708
 800886c:	080087dd 	.word	0x080087dd

08008870 <__sfp_lock_acquire>:
 8008870:	4801      	ldr	r0, [pc, #4]	@ (8008878 <__sfp_lock_acquire+0x8>)
 8008872:	f000 ba36 	b.w	8008ce2 <__retarget_lock_acquire_recursive>
 8008876:	bf00      	nop
 8008878:	20000849 	.word	0x20000849

0800887c <__sfp_lock_release>:
 800887c:	4801      	ldr	r0, [pc, #4]	@ (8008884 <__sfp_lock_release+0x8>)
 800887e:	f000 ba31 	b.w	8008ce4 <__retarget_lock_release_recursive>
 8008882:	bf00      	nop
 8008884:	20000849 	.word	0x20000849

08008888 <__sinit>:
 8008888:	b510      	push	{r4, lr}
 800888a:	4604      	mov	r4, r0
 800888c:	f7ff fff0 	bl	8008870 <__sfp_lock_acquire>
 8008890:	6a23      	ldr	r3, [r4, #32]
 8008892:	b11b      	cbz	r3, 800889c <__sinit+0x14>
 8008894:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008898:	f7ff bff0 	b.w	800887c <__sfp_lock_release>
 800889c:	4b04      	ldr	r3, [pc, #16]	@ (80088b0 <__sinit+0x28>)
 800889e:	6223      	str	r3, [r4, #32]
 80088a0:	4b04      	ldr	r3, [pc, #16]	@ (80088b4 <__sinit+0x2c>)
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d1f5      	bne.n	8008894 <__sinit+0xc>
 80088a8:	f7ff ffc4 	bl	8008834 <global_stdio_init.part.0>
 80088ac:	e7f2      	b.n	8008894 <__sinit+0xc>
 80088ae:	bf00      	nop
 80088b0:	080087f5 	.word	0x080087f5
 80088b4:	20000840 	.word	0x20000840

080088b8 <_fwalk_sglue>:
 80088b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088bc:	4607      	mov	r7, r0
 80088be:	4688      	mov	r8, r1
 80088c0:	4614      	mov	r4, r2
 80088c2:	2600      	movs	r6, #0
 80088c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80088c8:	f1b9 0901 	subs.w	r9, r9, #1
 80088cc:	d505      	bpl.n	80088da <_fwalk_sglue+0x22>
 80088ce:	6824      	ldr	r4, [r4, #0]
 80088d0:	2c00      	cmp	r4, #0
 80088d2:	d1f7      	bne.n	80088c4 <_fwalk_sglue+0xc>
 80088d4:	4630      	mov	r0, r6
 80088d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088da:	89ab      	ldrh	r3, [r5, #12]
 80088dc:	2b01      	cmp	r3, #1
 80088de:	d907      	bls.n	80088f0 <_fwalk_sglue+0x38>
 80088e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80088e4:	3301      	adds	r3, #1
 80088e6:	d003      	beq.n	80088f0 <_fwalk_sglue+0x38>
 80088e8:	4629      	mov	r1, r5
 80088ea:	4638      	mov	r0, r7
 80088ec:	47c0      	blx	r8
 80088ee:	4306      	orrs	r6, r0
 80088f0:	3568      	adds	r5, #104	@ 0x68
 80088f2:	e7e9      	b.n	80088c8 <_fwalk_sglue+0x10>

080088f4 <iprintf>:
 80088f4:	b40f      	push	{r0, r1, r2, r3}
 80088f6:	b507      	push	{r0, r1, r2, lr}
 80088f8:	4906      	ldr	r1, [pc, #24]	@ (8008914 <iprintf+0x20>)
 80088fa:	ab04      	add	r3, sp, #16
 80088fc:	6808      	ldr	r0, [r1, #0]
 80088fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8008902:	6881      	ldr	r1, [r0, #8]
 8008904:	9301      	str	r3, [sp, #4]
 8008906:	f000 fc69 	bl	80091dc <_vfiprintf_r>
 800890a:	b003      	add	sp, #12
 800890c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008910:	b004      	add	sp, #16
 8008912:	4770      	bx	lr
 8008914:	20000018 	.word	0x20000018

08008918 <_puts_r>:
 8008918:	6a03      	ldr	r3, [r0, #32]
 800891a:	b570      	push	{r4, r5, r6, lr}
 800891c:	6884      	ldr	r4, [r0, #8]
 800891e:	4605      	mov	r5, r0
 8008920:	460e      	mov	r6, r1
 8008922:	b90b      	cbnz	r3, 8008928 <_puts_r+0x10>
 8008924:	f7ff ffb0 	bl	8008888 <__sinit>
 8008928:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800892a:	07db      	lsls	r3, r3, #31
 800892c:	d405      	bmi.n	800893a <_puts_r+0x22>
 800892e:	89a3      	ldrh	r3, [r4, #12]
 8008930:	0598      	lsls	r0, r3, #22
 8008932:	d402      	bmi.n	800893a <_puts_r+0x22>
 8008934:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008936:	f000 f9d4 	bl	8008ce2 <__retarget_lock_acquire_recursive>
 800893a:	89a3      	ldrh	r3, [r4, #12]
 800893c:	0719      	lsls	r1, r3, #28
 800893e:	d502      	bpl.n	8008946 <_puts_r+0x2e>
 8008940:	6923      	ldr	r3, [r4, #16]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d135      	bne.n	80089b2 <_puts_r+0x9a>
 8008946:	4621      	mov	r1, r4
 8008948:	4628      	mov	r0, r5
 800894a:	f000 f8fb 	bl	8008b44 <__swsetup_r>
 800894e:	b380      	cbz	r0, 80089b2 <_puts_r+0x9a>
 8008950:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8008954:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008956:	07da      	lsls	r2, r3, #31
 8008958:	d405      	bmi.n	8008966 <_puts_r+0x4e>
 800895a:	89a3      	ldrh	r3, [r4, #12]
 800895c:	059b      	lsls	r3, r3, #22
 800895e:	d402      	bmi.n	8008966 <_puts_r+0x4e>
 8008960:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008962:	f000 f9bf 	bl	8008ce4 <__retarget_lock_release_recursive>
 8008966:	4628      	mov	r0, r5
 8008968:	bd70      	pop	{r4, r5, r6, pc}
 800896a:	2b00      	cmp	r3, #0
 800896c:	da04      	bge.n	8008978 <_puts_r+0x60>
 800896e:	69a2      	ldr	r2, [r4, #24]
 8008970:	429a      	cmp	r2, r3
 8008972:	dc17      	bgt.n	80089a4 <_puts_r+0x8c>
 8008974:	290a      	cmp	r1, #10
 8008976:	d015      	beq.n	80089a4 <_puts_r+0x8c>
 8008978:	6823      	ldr	r3, [r4, #0]
 800897a:	1c5a      	adds	r2, r3, #1
 800897c:	6022      	str	r2, [r4, #0]
 800897e:	7019      	strb	r1, [r3, #0]
 8008980:	68a3      	ldr	r3, [r4, #8]
 8008982:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008986:	3b01      	subs	r3, #1
 8008988:	60a3      	str	r3, [r4, #8]
 800898a:	2900      	cmp	r1, #0
 800898c:	d1ed      	bne.n	800896a <_puts_r+0x52>
 800898e:	2b00      	cmp	r3, #0
 8008990:	da11      	bge.n	80089b6 <_puts_r+0x9e>
 8008992:	4622      	mov	r2, r4
 8008994:	210a      	movs	r1, #10
 8008996:	4628      	mov	r0, r5
 8008998:	f000 f895 	bl	8008ac6 <__swbuf_r>
 800899c:	3001      	adds	r0, #1
 800899e:	d0d7      	beq.n	8008950 <_puts_r+0x38>
 80089a0:	250a      	movs	r5, #10
 80089a2:	e7d7      	b.n	8008954 <_puts_r+0x3c>
 80089a4:	4622      	mov	r2, r4
 80089a6:	4628      	mov	r0, r5
 80089a8:	f000 f88d 	bl	8008ac6 <__swbuf_r>
 80089ac:	3001      	adds	r0, #1
 80089ae:	d1e7      	bne.n	8008980 <_puts_r+0x68>
 80089b0:	e7ce      	b.n	8008950 <_puts_r+0x38>
 80089b2:	3e01      	subs	r6, #1
 80089b4:	e7e4      	b.n	8008980 <_puts_r+0x68>
 80089b6:	6823      	ldr	r3, [r4, #0]
 80089b8:	1c5a      	adds	r2, r3, #1
 80089ba:	6022      	str	r2, [r4, #0]
 80089bc:	220a      	movs	r2, #10
 80089be:	701a      	strb	r2, [r3, #0]
 80089c0:	e7ee      	b.n	80089a0 <_puts_r+0x88>
	...

080089c4 <puts>:
 80089c4:	4b02      	ldr	r3, [pc, #8]	@ (80089d0 <puts+0xc>)
 80089c6:	4601      	mov	r1, r0
 80089c8:	6818      	ldr	r0, [r3, #0]
 80089ca:	f7ff bfa5 	b.w	8008918 <_puts_r>
 80089ce:	bf00      	nop
 80089d0:	20000018 	.word	0x20000018

080089d4 <sniprintf>:
 80089d4:	b40c      	push	{r2, r3}
 80089d6:	b530      	push	{r4, r5, lr}
 80089d8:	4b18      	ldr	r3, [pc, #96]	@ (8008a3c <sniprintf+0x68>)
 80089da:	1e0c      	subs	r4, r1, #0
 80089dc:	681d      	ldr	r5, [r3, #0]
 80089de:	b09d      	sub	sp, #116	@ 0x74
 80089e0:	da08      	bge.n	80089f4 <sniprintf+0x20>
 80089e2:	238b      	movs	r3, #139	@ 0x8b
 80089e4:	602b      	str	r3, [r5, #0]
 80089e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80089ea:	b01d      	add	sp, #116	@ 0x74
 80089ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80089f0:	b002      	add	sp, #8
 80089f2:	4770      	bx	lr
 80089f4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80089f8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80089fc:	f04f 0300 	mov.w	r3, #0
 8008a00:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008a02:	bf14      	ite	ne
 8008a04:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8008a08:	4623      	moveq	r3, r4
 8008a0a:	9304      	str	r3, [sp, #16]
 8008a0c:	9307      	str	r3, [sp, #28]
 8008a0e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008a12:	9002      	str	r0, [sp, #8]
 8008a14:	9006      	str	r0, [sp, #24]
 8008a16:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008a1a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008a1c:	ab21      	add	r3, sp, #132	@ 0x84
 8008a1e:	a902      	add	r1, sp, #8
 8008a20:	4628      	mov	r0, r5
 8008a22:	9301      	str	r3, [sp, #4]
 8008a24:	f000 fab4 	bl	8008f90 <_svfiprintf_r>
 8008a28:	1c43      	adds	r3, r0, #1
 8008a2a:	bfbc      	itt	lt
 8008a2c:	238b      	movlt	r3, #139	@ 0x8b
 8008a2e:	602b      	strlt	r3, [r5, #0]
 8008a30:	2c00      	cmp	r4, #0
 8008a32:	d0da      	beq.n	80089ea <sniprintf+0x16>
 8008a34:	9b02      	ldr	r3, [sp, #8]
 8008a36:	2200      	movs	r2, #0
 8008a38:	701a      	strb	r2, [r3, #0]
 8008a3a:	e7d6      	b.n	80089ea <sniprintf+0x16>
 8008a3c:	20000018 	.word	0x20000018

08008a40 <__sread>:
 8008a40:	b510      	push	{r4, lr}
 8008a42:	460c      	mov	r4, r1
 8008a44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a48:	f000 f8fc 	bl	8008c44 <_read_r>
 8008a4c:	2800      	cmp	r0, #0
 8008a4e:	bfab      	itete	ge
 8008a50:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008a52:	89a3      	ldrhlt	r3, [r4, #12]
 8008a54:	181b      	addge	r3, r3, r0
 8008a56:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008a5a:	bfac      	ite	ge
 8008a5c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008a5e:	81a3      	strhlt	r3, [r4, #12]
 8008a60:	bd10      	pop	{r4, pc}

08008a62 <__swrite>:
 8008a62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a66:	461f      	mov	r7, r3
 8008a68:	898b      	ldrh	r3, [r1, #12]
 8008a6a:	05db      	lsls	r3, r3, #23
 8008a6c:	4605      	mov	r5, r0
 8008a6e:	460c      	mov	r4, r1
 8008a70:	4616      	mov	r6, r2
 8008a72:	d505      	bpl.n	8008a80 <__swrite+0x1e>
 8008a74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a78:	2302      	movs	r3, #2
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	f000 f8d0 	bl	8008c20 <_lseek_r>
 8008a80:	89a3      	ldrh	r3, [r4, #12]
 8008a82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a86:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008a8a:	81a3      	strh	r3, [r4, #12]
 8008a8c:	4632      	mov	r2, r6
 8008a8e:	463b      	mov	r3, r7
 8008a90:	4628      	mov	r0, r5
 8008a92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a96:	f000 b8e7 	b.w	8008c68 <_write_r>

08008a9a <__sseek>:
 8008a9a:	b510      	push	{r4, lr}
 8008a9c:	460c      	mov	r4, r1
 8008a9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008aa2:	f000 f8bd 	bl	8008c20 <_lseek_r>
 8008aa6:	1c43      	adds	r3, r0, #1
 8008aa8:	89a3      	ldrh	r3, [r4, #12]
 8008aaa:	bf15      	itete	ne
 8008aac:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008aae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008ab2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008ab6:	81a3      	strheq	r3, [r4, #12]
 8008ab8:	bf18      	it	ne
 8008aba:	81a3      	strhne	r3, [r4, #12]
 8008abc:	bd10      	pop	{r4, pc}

08008abe <__sclose>:
 8008abe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ac2:	f000 b89d 	b.w	8008c00 <_close_r>

08008ac6 <__swbuf_r>:
 8008ac6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ac8:	460e      	mov	r6, r1
 8008aca:	4614      	mov	r4, r2
 8008acc:	4605      	mov	r5, r0
 8008ace:	b118      	cbz	r0, 8008ad8 <__swbuf_r+0x12>
 8008ad0:	6a03      	ldr	r3, [r0, #32]
 8008ad2:	b90b      	cbnz	r3, 8008ad8 <__swbuf_r+0x12>
 8008ad4:	f7ff fed8 	bl	8008888 <__sinit>
 8008ad8:	69a3      	ldr	r3, [r4, #24]
 8008ada:	60a3      	str	r3, [r4, #8]
 8008adc:	89a3      	ldrh	r3, [r4, #12]
 8008ade:	071a      	lsls	r2, r3, #28
 8008ae0:	d501      	bpl.n	8008ae6 <__swbuf_r+0x20>
 8008ae2:	6923      	ldr	r3, [r4, #16]
 8008ae4:	b943      	cbnz	r3, 8008af8 <__swbuf_r+0x32>
 8008ae6:	4621      	mov	r1, r4
 8008ae8:	4628      	mov	r0, r5
 8008aea:	f000 f82b 	bl	8008b44 <__swsetup_r>
 8008aee:	b118      	cbz	r0, 8008af8 <__swbuf_r+0x32>
 8008af0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008af4:	4638      	mov	r0, r7
 8008af6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008af8:	6823      	ldr	r3, [r4, #0]
 8008afa:	6922      	ldr	r2, [r4, #16]
 8008afc:	1a98      	subs	r0, r3, r2
 8008afe:	6963      	ldr	r3, [r4, #20]
 8008b00:	b2f6      	uxtb	r6, r6
 8008b02:	4283      	cmp	r3, r0
 8008b04:	4637      	mov	r7, r6
 8008b06:	dc05      	bgt.n	8008b14 <__swbuf_r+0x4e>
 8008b08:	4621      	mov	r1, r4
 8008b0a:	4628      	mov	r0, r5
 8008b0c:	f000 fe8e 	bl	800982c <_fflush_r>
 8008b10:	2800      	cmp	r0, #0
 8008b12:	d1ed      	bne.n	8008af0 <__swbuf_r+0x2a>
 8008b14:	68a3      	ldr	r3, [r4, #8]
 8008b16:	3b01      	subs	r3, #1
 8008b18:	60a3      	str	r3, [r4, #8]
 8008b1a:	6823      	ldr	r3, [r4, #0]
 8008b1c:	1c5a      	adds	r2, r3, #1
 8008b1e:	6022      	str	r2, [r4, #0]
 8008b20:	701e      	strb	r6, [r3, #0]
 8008b22:	6962      	ldr	r2, [r4, #20]
 8008b24:	1c43      	adds	r3, r0, #1
 8008b26:	429a      	cmp	r2, r3
 8008b28:	d004      	beq.n	8008b34 <__swbuf_r+0x6e>
 8008b2a:	89a3      	ldrh	r3, [r4, #12]
 8008b2c:	07db      	lsls	r3, r3, #31
 8008b2e:	d5e1      	bpl.n	8008af4 <__swbuf_r+0x2e>
 8008b30:	2e0a      	cmp	r6, #10
 8008b32:	d1df      	bne.n	8008af4 <__swbuf_r+0x2e>
 8008b34:	4621      	mov	r1, r4
 8008b36:	4628      	mov	r0, r5
 8008b38:	f000 fe78 	bl	800982c <_fflush_r>
 8008b3c:	2800      	cmp	r0, #0
 8008b3e:	d0d9      	beq.n	8008af4 <__swbuf_r+0x2e>
 8008b40:	e7d6      	b.n	8008af0 <__swbuf_r+0x2a>
	...

08008b44 <__swsetup_r>:
 8008b44:	b538      	push	{r3, r4, r5, lr}
 8008b46:	4b29      	ldr	r3, [pc, #164]	@ (8008bec <__swsetup_r+0xa8>)
 8008b48:	4605      	mov	r5, r0
 8008b4a:	6818      	ldr	r0, [r3, #0]
 8008b4c:	460c      	mov	r4, r1
 8008b4e:	b118      	cbz	r0, 8008b58 <__swsetup_r+0x14>
 8008b50:	6a03      	ldr	r3, [r0, #32]
 8008b52:	b90b      	cbnz	r3, 8008b58 <__swsetup_r+0x14>
 8008b54:	f7ff fe98 	bl	8008888 <__sinit>
 8008b58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b5c:	0719      	lsls	r1, r3, #28
 8008b5e:	d422      	bmi.n	8008ba6 <__swsetup_r+0x62>
 8008b60:	06da      	lsls	r2, r3, #27
 8008b62:	d407      	bmi.n	8008b74 <__swsetup_r+0x30>
 8008b64:	2209      	movs	r2, #9
 8008b66:	602a      	str	r2, [r5, #0]
 8008b68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b6c:	81a3      	strh	r3, [r4, #12]
 8008b6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008b72:	e033      	b.n	8008bdc <__swsetup_r+0x98>
 8008b74:	0758      	lsls	r0, r3, #29
 8008b76:	d512      	bpl.n	8008b9e <__swsetup_r+0x5a>
 8008b78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b7a:	b141      	cbz	r1, 8008b8e <__swsetup_r+0x4a>
 8008b7c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b80:	4299      	cmp	r1, r3
 8008b82:	d002      	beq.n	8008b8a <__swsetup_r+0x46>
 8008b84:	4628      	mov	r0, r5
 8008b86:	f000 f8af 	bl	8008ce8 <_free_r>
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	6363      	str	r3, [r4, #52]	@ 0x34
 8008b8e:	89a3      	ldrh	r3, [r4, #12]
 8008b90:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008b94:	81a3      	strh	r3, [r4, #12]
 8008b96:	2300      	movs	r3, #0
 8008b98:	6063      	str	r3, [r4, #4]
 8008b9a:	6923      	ldr	r3, [r4, #16]
 8008b9c:	6023      	str	r3, [r4, #0]
 8008b9e:	89a3      	ldrh	r3, [r4, #12]
 8008ba0:	f043 0308 	orr.w	r3, r3, #8
 8008ba4:	81a3      	strh	r3, [r4, #12]
 8008ba6:	6923      	ldr	r3, [r4, #16]
 8008ba8:	b94b      	cbnz	r3, 8008bbe <__swsetup_r+0x7a>
 8008baa:	89a3      	ldrh	r3, [r4, #12]
 8008bac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008bb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bb4:	d003      	beq.n	8008bbe <__swsetup_r+0x7a>
 8008bb6:	4621      	mov	r1, r4
 8008bb8:	4628      	mov	r0, r5
 8008bba:	f000 fe85 	bl	80098c8 <__smakebuf_r>
 8008bbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bc2:	f013 0201 	ands.w	r2, r3, #1
 8008bc6:	d00a      	beq.n	8008bde <__swsetup_r+0x9a>
 8008bc8:	2200      	movs	r2, #0
 8008bca:	60a2      	str	r2, [r4, #8]
 8008bcc:	6962      	ldr	r2, [r4, #20]
 8008bce:	4252      	negs	r2, r2
 8008bd0:	61a2      	str	r2, [r4, #24]
 8008bd2:	6922      	ldr	r2, [r4, #16]
 8008bd4:	b942      	cbnz	r2, 8008be8 <__swsetup_r+0xa4>
 8008bd6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008bda:	d1c5      	bne.n	8008b68 <__swsetup_r+0x24>
 8008bdc:	bd38      	pop	{r3, r4, r5, pc}
 8008bde:	0799      	lsls	r1, r3, #30
 8008be0:	bf58      	it	pl
 8008be2:	6962      	ldrpl	r2, [r4, #20]
 8008be4:	60a2      	str	r2, [r4, #8]
 8008be6:	e7f4      	b.n	8008bd2 <__swsetup_r+0x8e>
 8008be8:	2000      	movs	r0, #0
 8008bea:	e7f7      	b.n	8008bdc <__swsetup_r+0x98>
 8008bec:	20000018 	.word	0x20000018

08008bf0 <memset>:
 8008bf0:	4402      	add	r2, r0
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d100      	bne.n	8008bfa <memset+0xa>
 8008bf8:	4770      	bx	lr
 8008bfa:	f803 1b01 	strb.w	r1, [r3], #1
 8008bfe:	e7f9      	b.n	8008bf4 <memset+0x4>

08008c00 <_close_r>:
 8008c00:	b538      	push	{r3, r4, r5, lr}
 8008c02:	4d06      	ldr	r5, [pc, #24]	@ (8008c1c <_close_r+0x1c>)
 8008c04:	2300      	movs	r3, #0
 8008c06:	4604      	mov	r4, r0
 8008c08:	4608      	mov	r0, r1
 8008c0a:	602b      	str	r3, [r5, #0]
 8008c0c:	f7f8 f98b 	bl	8000f26 <_close>
 8008c10:	1c43      	adds	r3, r0, #1
 8008c12:	d102      	bne.n	8008c1a <_close_r+0x1a>
 8008c14:	682b      	ldr	r3, [r5, #0]
 8008c16:	b103      	cbz	r3, 8008c1a <_close_r+0x1a>
 8008c18:	6023      	str	r3, [r4, #0]
 8008c1a:	bd38      	pop	{r3, r4, r5, pc}
 8008c1c:	20000844 	.word	0x20000844

08008c20 <_lseek_r>:
 8008c20:	b538      	push	{r3, r4, r5, lr}
 8008c22:	4d07      	ldr	r5, [pc, #28]	@ (8008c40 <_lseek_r+0x20>)
 8008c24:	4604      	mov	r4, r0
 8008c26:	4608      	mov	r0, r1
 8008c28:	4611      	mov	r1, r2
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	602a      	str	r2, [r5, #0]
 8008c2e:	461a      	mov	r2, r3
 8008c30:	f7f8 f9a0 	bl	8000f74 <_lseek>
 8008c34:	1c43      	adds	r3, r0, #1
 8008c36:	d102      	bne.n	8008c3e <_lseek_r+0x1e>
 8008c38:	682b      	ldr	r3, [r5, #0]
 8008c3a:	b103      	cbz	r3, 8008c3e <_lseek_r+0x1e>
 8008c3c:	6023      	str	r3, [r4, #0]
 8008c3e:	bd38      	pop	{r3, r4, r5, pc}
 8008c40:	20000844 	.word	0x20000844

08008c44 <_read_r>:
 8008c44:	b538      	push	{r3, r4, r5, lr}
 8008c46:	4d07      	ldr	r5, [pc, #28]	@ (8008c64 <_read_r+0x20>)
 8008c48:	4604      	mov	r4, r0
 8008c4a:	4608      	mov	r0, r1
 8008c4c:	4611      	mov	r1, r2
 8008c4e:	2200      	movs	r2, #0
 8008c50:	602a      	str	r2, [r5, #0]
 8008c52:	461a      	mov	r2, r3
 8008c54:	f7f8 f92e 	bl	8000eb4 <_read>
 8008c58:	1c43      	adds	r3, r0, #1
 8008c5a:	d102      	bne.n	8008c62 <_read_r+0x1e>
 8008c5c:	682b      	ldr	r3, [r5, #0]
 8008c5e:	b103      	cbz	r3, 8008c62 <_read_r+0x1e>
 8008c60:	6023      	str	r3, [r4, #0]
 8008c62:	bd38      	pop	{r3, r4, r5, pc}
 8008c64:	20000844 	.word	0x20000844

08008c68 <_write_r>:
 8008c68:	b538      	push	{r3, r4, r5, lr}
 8008c6a:	4d07      	ldr	r5, [pc, #28]	@ (8008c88 <_write_r+0x20>)
 8008c6c:	4604      	mov	r4, r0
 8008c6e:	4608      	mov	r0, r1
 8008c70:	4611      	mov	r1, r2
 8008c72:	2200      	movs	r2, #0
 8008c74:	602a      	str	r2, [r5, #0]
 8008c76:	461a      	mov	r2, r3
 8008c78:	f7f8 f939 	bl	8000eee <_write>
 8008c7c:	1c43      	adds	r3, r0, #1
 8008c7e:	d102      	bne.n	8008c86 <_write_r+0x1e>
 8008c80:	682b      	ldr	r3, [r5, #0]
 8008c82:	b103      	cbz	r3, 8008c86 <_write_r+0x1e>
 8008c84:	6023      	str	r3, [r4, #0]
 8008c86:	bd38      	pop	{r3, r4, r5, pc}
 8008c88:	20000844 	.word	0x20000844

08008c8c <__errno>:
 8008c8c:	4b01      	ldr	r3, [pc, #4]	@ (8008c94 <__errno+0x8>)
 8008c8e:	6818      	ldr	r0, [r3, #0]
 8008c90:	4770      	bx	lr
 8008c92:	bf00      	nop
 8008c94:	20000018 	.word	0x20000018

08008c98 <__libc_init_array>:
 8008c98:	b570      	push	{r4, r5, r6, lr}
 8008c9a:	4d0d      	ldr	r5, [pc, #52]	@ (8008cd0 <__libc_init_array+0x38>)
 8008c9c:	4c0d      	ldr	r4, [pc, #52]	@ (8008cd4 <__libc_init_array+0x3c>)
 8008c9e:	1b64      	subs	r4, r4, r5
 8008ca0:	10a4      	asrs	r4, r4, #2
 8008ca2:	2600      	movs	r6, #0
 8008ca4:	42a6      	cmp	r6, r4
 8008ca6:	d109      	bne.n	8008cbc <__libc_init_array+0x24>
 8008ca8:	4d0b      	ldr	r5, [pc, #44]	@ (8008cd8 <__libc_init_array+0x40>)
 8008caa:	4c0c      	ldr	r4, [pc, #48]	@ (8008cdc <__libc_init_array+0x44>)
 8008cac:	f000 fed8 	bl	8009a60 <_init>
 8008cb0:	1b64      	subs	r4, r4, r5
 8008cb2:	10a4      	asrs	r4, r4, #2
 8008cb4:	2600      	movs	r6, #0
 8008cb6:	42a6      	cmp	r6, r4
 8008cb8:	d105      	bne.n	8008cc6 <__libc_init_array+0x2e>
 8008cba:	bd70      	pop	{r4, r5, r6, pc}
 8008cbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cc0:	4798      	blx	r3
 8008cc2:	3601      	adds	r6, #1
 8008cc4:	e7ee      	b.n	8008ca4 <__libc_init_array+0xc>
 8008cc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cca:	4798      	blx	r3
 8008ccc:	3601      	adds	r6, #1
 8008cce:	e7f2      	b.n	8008cb6 <__libc_init_array+0x1e>
 8008cd0:	08009f20 	.word	0x08009f20
 8008cd4:	08009f20 	.word	0x08009f20
 8008cd8:	08009f20 	.word	0x08009f20
 8008cdc:	08009f24 	.word	0x08009f24

08008ce0 <__retarget_lock_init_recursive>:
 8008ce0:	4770      	bx	lr

08008ce2 <__retarget_lock_acquire_recursive>:
 8008ce2:	4770      	bx	lr

08008ce4 <__retarget_lock_release_recursive>:
 8008ce4:	4770      	bx	lr
	...

08008ce8 <_free_r>:
 8008ce8:	b538      	push	{r3, r4, r5, lr}
 8008cea:	4605      	mov	r5, r0
 8008cec:	2900      	cmp	r1, #0
 8008cee:	d041      	beq.n	8008d74 <_free_r+0x8c>
 8008cf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cf4:	1f0c      	subs	r4, r1, #4
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	bfb8      	it	lt
 8008cfa:	18e4      	addlt	r4, r4, r3
 8008cfc:	f000 f8e0 	bl	8008ec0 <__malloc_lock>
 8008d00:	4a1d      	ldr	r2, [pc, #116]	@ (8008d78 <_free_r+0x90>)
 8008d02:	6813      	ldr	r3, [r2, #0]
 8008d04:	b933      	cbnz	r3, 8008d14 <_free_r+0x2c>
 8008d06:	6063      	str	r3, [r4, #4]
 8008d08:	6014      	str	r4, [r2, #0]
 8008d0a:	4628      	mov	r0, r5
 8008d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d10:	f000 b8dc 	b.w	8008ecc <__malloc_unlock>
 8008d14:	42a3      	cmp	r3, r4
 8008d16:	d908      	bls.n	8008d2a <_free_r+0x42>
 8008d18:	6820      	ldr	r0, [r4, #0]
 8008d1a:	1821      	adds	r1, r4, r0
 8008d1c:	428b      	cmp	r3, r1
 8008d1e:	bf01      	itttt	eq
 8008d20:	6819      	ldreq	r1, [r3, #0]
 8008d22:	685b      	ldreq	r3, [r3, #4]
 8008d24:	1809      	addeq	r1, r1, r0
 8008d26:	6021      	streq	r1, [r4, #0]
 8008d28:	e7ed      	b.n	8008d06 <_free_r+0x1e>
 8008d2a:	461a      	mov	r2, r3
 8008d2c:	685b      	ldr	r3, [r3, #4]
 8008d2e:	b10b      	cbz	r3, 8008d34 <_free_r+0x4c>
 8008d30:	42a3      	cmp	r3, r4
 8008d32:	d9fa      	bls.n	8008d2a <_free_r+0x42>
 8008d34:	6811      	ldr	r1, [r2, #0]
 8008d36:	1850      	adds	r0, r2, r1
 8008d38:	42a0      	cmp	r0, r4
 8008d3a:	d10b      	bne.n	8008d54 <_free_r+0x6c>
 8008d3c:	6820      	ldr	r0, [r4, #0]
 8008d3e:	4401      	add	r1, r0
 8008d40:	1850      	adds	r0, r2, r1
 8008d42:	4283      	cmp	r3, r0
 8008d44:	6011      	str	r1, [r2, #0]
 8008d46:	d1e0      	bne.n	8008d0a <_free_r+0x22>
 8008d48:	6818      	ldr	r0, [r3, #0]
 8008d4a:	685b      	ldr	r3, [r3, #4]
 8008d4c:	6053      	str	r3, [r2, #4]
 8008d4e:	4408      	add	r0, r1
 8008d50:	6010      	str	r0, [r2, #0]
 8008d52:	e7da      	b.n	8008d0a <_free_r+0x22>
 8008d54:	d902      	bls.n	8008d5c <_free_r+0x74>
 8008d56:	230c      	movs	r3, #12
 8008d58:	602b      	str	r3, [r5, #0]
 8008d5a:	e7d6      	b.n	8008d0a <_free_r+0x22>
 8008d5c:	6820      	ldr	r0, [r4, #0]
 8008d5e:	1821      	adds	r1, r4, r0
 8008d60:	428b      	cmp	r3, r1
 8008d62:	bf04      	itt	eq
 8008d64:	6819      	ldreq	r1, [r3, #0]
 8008d66:	685b      	ldreq	r3, [r3, #4]
 8008d68:	6063      	str	r3, [r4, #4]
 8008d6a:	bf04      	itt	eq
 8008d6c:	1809      	addeq	r1, r1, r0
 8008d6e:	6021      	streq	r1, [r4, #0]
 8008d70:	6054      	str	r4, [r2, #4]
 8008d72:	e7ca      	b.n	8008d0a <_free_r+0x22>
 8008d74:	bd38      	pop	{r3, r4, r5, pc}
 8008d76:	bf00      	nop
 8008d78:	20000850 	.word	0x20000850

08008d7c <sbrk_aligned>:
 8008d7c:	b570      	push	{r4, r5, r6, lr}
 8008d7e:	4e0f      	ldr	r6, [pc, #60]	@ (8008dbc <sbrk_aligned+0x40>)
 8008d80:	460c      	mov	r4, r1
 8008d82:	6831      	ldr	r1, [r6, #0]
 8008d84:	4605      	mov	r5, r0
 8008d86:	b911      	cbnz	r1, 8008d8e <sbrk_aligned+0x12>
 8008d88:	f000 fe16 	bl	80099b8 <_sbrk_r>
 8008d8c:	6030      	str	r0, [r6, #0]
 8008d8e:	4621      	mov	r1, r4
 8008d90:	4628      	mov	r0, r5
 8008d92:	f000 fe11 	bl	80099b8 <_sbrk_r>
 8008d96:	1c43      	adds	r3, r0, #1
 8008d98:	d103      	bne.n	8008da2 <sbrk_aligned+0x26>
 8008d9a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008d9e:	4620      	mov	r0, r4
 8008da0:	bd70      	pop	{r4, r5, r6, pc}
 8008da2:	1cc4      	adds	r4, r0, #3
 8008da4:	f024 0403 	bic.w	r4, r4, #3
 8008da8:	42a0      	cmp	r0, r4
 8008daa:	d0f8      	beq.n	8008d9e <sbrk_aligned+0x22>
 8008dac:	1a21      	subs	r1, r4, r0
 8008dae:	4628      	mov	r0, r5
 8008db0:	f000 fe02 	bl	80099b8 <_sbrk_r>
 8008db4:	3001      	adds	r0, #1
 8008db6:	d1f2      	bne.n	8008d9e <sbrk_aligned+0x22>
 8008db8:	e7ef      	b.n	8008d9a <sbrk_aligned+0x1e>
 8008dba:	bf00      	nop
 8008dbc:	2000084c 	.word	0x2000084c

08008dc0 <_malloc_r>:
 8008dc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dc4:	1ccd      	adds	r5, r1, #3
 8008dc6:	f025 0503 	bic.w	r5, r5, #3
 8008dca:	3508      	adds	r5, #8
 8008dcc:	2d0c      	cmp	r5, #12
 8008dce:	bf38      	it	cc
 8008dd0:	250c      	movcc	r5, #12
 8008dd2:	2d00      	cmp	r5, #0
 8008dd4:	4606      	mov	r6, r0
 8008dd6:	db01      	blt.n	8008ddc <_malloc_r+0x1c>
 8008dd8:	42a9      	cmp	r1, r5
 8008dda:	d904      	bls.n	8008de6 <_malloc_r+0x26>
 8008ddc:	230c      	movs	r3, #12
 8008dde:	6033      	str	r3, [r6, #0]
 8008de0:	2000      	movs	r0, #0
 8008de2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008de6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008ebc <_malloc_r+0xfc>
 8008dea:	f000 f869 	bl	8008ec0 <__malloc_lock>
 8008dee:	f8d8 3000 	ldr.w	r3, [r8]
 8008df2:	461c      	mov	r4, r3
 8008df4:	bb44      	cbnz	r4, 8008e48 <_malloc_r+0x88>
 8008df6:	4629      	mov	r1, r5
 8008df8:	4630      	mov	r0, r6
 8008dfa:	f7ff ffbf 	bl	8008d7c <sbrk_aligned>
 8008dfe:	1c43      	adds	r3, r0, #1
 8008e00:	4604      	mov	r4, r0
 8008e02:	d158      	bne.n	8008eb6 <_malloc_r+0xf6>
 8008e04:	f8d8 4000 	ldr.w	r4, [r8]
 8008e08:	4627      	mov	r7, r4
 8008e0a:	2f00      	cmp	r7, #0
 8008e0c:	d143      	bne.n	8008e96 <_malloc_r+0xd6>
 8008e0e:	2c00      	cmp	r4, #0
 8008e10:	d04b      	beq.n	8008eaa <_malloc_r+0xea>
 8008e12:	6823      	ldr	r3, [r4, #0]
 8008e14:	4639      	mov	r1, r7
 8008e16:	4630      	mov	r0, r6
 8008e18:	eb04 0903 	add.w	r9, r4, r3
 8008e1c:	f000 fdcc 	bl	80099b8 <_sbrk_r>
 8008e20:	4581      	cmp	r9, r0
 8008e22:	d142      	bne.n	8008eaa <_malloc_r+0xea>
 8008e24:	6821      	ldr	r1, [r4, #0]
 8008e26:	1a6d      	subs	r5, r5, r1
 8008e28:	4629      	mov	r1, r5
 8008e2a:	4630      	mov	r0, r6
 8008e2c:	f7ff ffa6 	bl	8008d7c <sbrk_aligned>
 8008e30:	3001      	adds	r0, #1
 8008e32:	d03a      	beq.n	8008eaa <_malloc_r+0xea>
 8008e34:	6823      	ldr	r3, [r4, #0]
 8008e36:	442b      	add	r3, r5
 8008e38:	6023      	str	r3, [r4, #0]
 8008e3a:	f8d8 3000 	ldr.w	r3, [r8]
 8008e3e:	685a      	ldr	r2, [r3, #4]
 8008e40:	bb62      	cbnz	r2, 8008e9c <_malloc_r+0xdc>
 8008e42:	f8c8 7000 	str.w	r7, [r8]
 8008e46:	e00f      	b.n	8008e68 <_malloc_r+0xa8>
 8008e48:	6822      	ldr	r2, [r4, #0]
 8008e4a:	1b52      	subs	r2, r2, r5
 8008e4c:	d420      	bmi.n	8008e90 <_malloc_r+0xd0>
 8008e4e:	2a0b      	cmp	r2, #11
 8008e50:	d917      	bls.n	8008e82 <_malloc_r+0xc2>
 8008e52:	1961      	adds	r1, r4, r5
 8008e54:	42a3      	cmp	r3, r4
 8008e56:	6025      	str	r5, [r4, #0]
 8008e58:	bf18      	it	ne
 8008e5a:	6059      	strne	r1, [r3, #4]
 8008e5c:	6863      	ldr	r3, [r4, #4]
 8008e5e:	bf08      	it	eq
 8008e60:	f8c8 1000 	streq.w	r1, [r8]
 8008e64:	5162      	str	r2, [r4, r5]
 8008e66:	604b      	str	r3, [r1, #4]
 8008e68:	4630      	mov	r0, r6
 8008e6a:	f000 f82f 	bl	8008ecc <__malloc_unlock>
 8008e6e:	f104 000b 	add.w	r0, r4, #11
 8008e72:	1d23      	adds	r3, r4, #4
 8008e74:	f020 0007 	bic.w	r0, r0, #7
 8008e78:	1ac2      	subs	r2, r0, r3
 8008e7a:	bf1c      	itt	ne
 8008e7c:	1a1b      	subne	r3, r3, r0
 8008e7e:	50a3      	strne	r3, [r4, r2]
 8008e80:	e7af      	b.n	8008de2 <_malloc_r+0x22>
 8008e82:	6862      	ldr	r2, [r4, #4]
 8008e84:	42a3      	cmp	r3, r4
 8008e86:	bf0c      	ite	eq
 8008e88:	f8c8 2000 	streq.w	r2, [r8]
 8008e8c:	605a      	strne	r2, [r3, #4]
 8008e8e:	e7eb      	b.n	8008e68 <_malloc_r+0xa8>
 8008e90:	4623      	mov	r3, r4
 8008e92:	6864      	ldr	r4, [r4, #4]
 8008e94:	e7ae      	b.n	8008df4 <_malloc_r+0x34>
 8008e96:	463c      	mov	r4, r7
 8008e98:	687f      	ldr	r7, [r7, #4]
 8008e9a:	e7b6      	b.n	8008e0a <_malloc_r+0x4a>
 8008e9c:	461a      	mov	r2, r3
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	42a3      	cmp	r3, r4
 8008ea2:	d1fb      	bne.n	8008e9c <_malloc_r+0xdc>
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	6053      	str	r3, [r2, #4]
 8008ea8:	e7de      	b.n	8008e68 <_malloc_r+0xa8>
 8008eaa:	230c      	movs	r3, #12
 8008eac:	6033      	str	r3, [r6, #0]
 8008eae:	4630      	mov	r0, r6
 8008eb0:	f000 f80c 	bl	8008ecc <__malloc_unlock>
 8008eb4:	e794      	b.n	8008de0 <_malloc_r+0x20>
 8008eb6:	6005      	str	r5, [r0, #0]
 8008eb8:	e7d6      	b.n	8008e68 <_malloc_r+0xa8>
 8008eba:	bf00      	nop
 8008ebc:	20000850 	.word	0x20000850

08008ec0 <__malloc_lock>:
 8008ec0:	4801      	ldr	r0, [pc, #4]	@ (8008ec8 <__malloc_lock+0x8>)
 8008ec2:	f7ff bf0e 	b.w	8008ce2 <__retarget_lock_acquire_recursive>
 8008ec6:	bf00      	nop
 8008ec8:	20000848 	.word	0x20000848

08008ecc <__malloc_unlock>:
 8008ecc:	4801      	ldr	r0, [pc, #4]	@ (8008ed4 <__malloc_unlock+0x8>)
 8008ece:	f7ff bf09 	b.w	8008ce4 <__retarget_lock_release_recursive>
 8008ed2:	bf00      	nop
 8008ed4:	20000848 	.word	0x20000848

08008ed8 <__ssputs_r>:
 8008ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008edc:	688e      	ldr	r6, [r1, #8]
 8008ede:	461f      	mov	r7, r3
 8008ee0:	42be      	cmp	r6, r7
 8008ee2:	680b      	ldr	r3, [r1, #0]
 8008ee4:	4682      	mov	sl, r0
 8008ee6:	460c      	mov	r4, r1
 8008ee8:	4690      	mov	r8, r2
 8008eea:	d82d      	bhi.n	8008f48 <__ssputs_r+0x70>
 8008eec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ef0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008ef4:	d026      	beq.n	8008f44 <__ssputs_r+0x6c>
 8008ef6:	6965      	ldr	r5, [r4, #20]
 8008ef8:	6909      	ldr	r1, [r1, #16]
 8008efa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008efe:	eba3 0901 	sub.w	r9, r3, r1
 8008f02:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f06:	1c7b      	adds	r3, r7, #1
 8008f08:	444b      	add	r3, r9
 8008f0a:	106d      	asrs	r5, r5, #1
 8008f0c:	429d      	cmp	r5, r3
 8008f0e:	bf38      	it	cc
 8008f10:	461d      	movcc	r5, r3
 8008f12:	0553      	lsls	r3, r2, #21
 8008f14:	d527      	bpl.n	8008f66 <__ssputs_r+0x8e>
 8008f16:	4629      	mov	r1, r5
 8008f18:	f7ff ff52 	bl	8008dc0 <_malloc_r>
 8008f1c:	4606      	mov	r6, r0
 8008f1e:	b360      	cbz	r0, 8008f7a <__ssputs_r+0xa2>
 8008f20:	6921      	ldr	r1, [r4, #16]
 8008f22:	464a      	mov	r2, r9
 8008f24:	f000 fd58 	bl	80099d8 <memcpy>
 8008f28:	89a3      	ldrh	r3, [r4, #12]
 8008f2a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008f2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f32:	81a3      	strh	r3, [r4, #12]
 8008f34:	6126      	str	r6, [r4, #16]
 8008f36:	6165      	str	r5, [r4, #20]
 8008f38:	444e      	add	r6, r9
 8008f3a:	eba5 0509 	sub.w	r5, r5, r9
 8008f3e:	6026      	str	r6, [r4, #0]
 8008f40:	60a5      	str	r5, [r4, #8]
 8008f42:	463e      	mov	r6, r7
 8008f44:	42be      	cmp	r6, r7
 8008f46:	d900      	bls.n	8008f4a <__ssputs_r+0x72>
 8008f48:	463e      	mov	r6, r7
 8008f4a:	6820      	ldr	r0, [r4, #0]
 8008f4c:	4632      	mov	r2, r6
 8008f4e:	4641      	mov	r1, r8
 8008f50:	f000 fcf6 	bl	8009940 <memmove>
 8008f54:	68a3      	ldr	r3, [r4, #8]
 8008f56:	1b9b      	subs	r3, r3, r6
 8008f58:	60a3      	str	r3, [r4, #8]
 8008f5a:	6823      	ldr	r3, [r4, #0]
 8008f5c:	4433      	add	r3, r6
 8008f5e:	6023      	str	r3, [r4, #0]
 8008f60:	2000      	movs	r0, #0
 8008f62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f66:	462a      	mov	r2, r5
 8008f68:	f000 fd44 	bl	80099f4 <_realloc_r>
 8008f6c:	4606      	mov	r6, r0
 8008f6e:	2800      	cmp	r0, #0
 8008f70:	d1e0      	bne.n	8008f34 <__ssputs_r+0x5c>
 8008f72:	6921      	ldr	r1, [r4, #16]
 8008f74:	4650      	mov	r0, sl
 8008f76:	f7ff feb7 	bl	8008ce8 <_free_r>
 8008f7a:	230c      	movs	r3, #12
 8008f7c:	f8ca 3000 	str.w	r3, [sl]
 8008f80:	89a3      	ldrh	r3, [r4, #12]
 8008f82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f86:	81a3      	strh	r3, [r4, #12]
 8008f88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008f8c:	e7e9      	b.n	8008f62 <__ssputs_r+0x8a>
	...

08008f90 <_svfiprintf_r>:
 8008f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f94:	4698      	mov	r8, r3
 8008f96:	898b      	ldrh	r3, [r1, #12]
 8008f98:	061b      	lsls	r3, r3, #24
 8008f9a:	b09d      	sub	sp, #116	@ 0x74
 8008f9c:	4607      	mov	r7, r0
 8008f9e:	460d      	mov	r5, r1
 8008fa0:	4614      	mov	r4, r2
 8008fa2:	d510      	bpl.n	8008fc6 <_svfiprintf_r+0x36>
 8008fa4:	690b      	ldr	r3, [r1, #16]
 8008fa6:	b973      	cbnz	r3, 8008fc6 <_svfiprintf_r+0x36>
 8008fa8:	2140      	movs	r1, #64	@ 0x40
 8008faa:	f7ff ff09 	bl	8008dc0 <_malloc_r>
 8008fae:	6028      	str	r0, [r5, #0]
 8008fb0:	6128      	str	r0, [r5, #16]
 8008fb2:	b930      	cbnz	r0, 8008fc2 <_svfiprintf_r+0x32>
 8008fb4:	230c      	movs	r3, #12
 8008fb6:	603b      	str	r3, [r7, #0]
 8008fb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008fbc:	b01d      	add	sp, #116	@ 0x74
 8008fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fc2:	2340      	movs	r3, #64	@ 0x40
 8008fc4:	616b      	str	r3, [r5, #20]
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fca:	2320      	movs	r3, #32
 8008fcc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008fd0:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fd4:	2330      	movs	r3, #48	@ 0x30
 8008fd6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009174 <_svfiprintf_r+0x1e4>
 8008fda:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008fde:	f04f 0901 	mov.w	r9, #1
 8008fe2:	4623      	mov	r3, r4
 8008fe4:	469a      	mov	sl, r3
 8008fe6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fea:	b10a      	cbz	r2, 8008ff0 <_svfiprintf_r+0x60>
 8008fec:	2a25      	cmp	r2, #37	@ 0x25
 8008fee:	d1f9      	bne.n	8008fe4 <_svfiprintf_r+0x54>
 8008ff0:	ebba 0b04 	subs.w	fp, sl, r4
 8008ff4:	d00b      	beq.n	800900e <_svfiprintf_r+0x7e>
 8008ff6:	465b      	mov	r3, fp
 8008ff8:	4622      	mov	r2, r4
 8008ffa:	4629      	mov	r1, r5
 8008ffc:	4638      	mov	r0, r7
 8008ffe:	f7ff ff6b 	bl	8008ed8 <__ssputs_r>
 8009002:	3001      	adds	r0, #1
 8009004:	f000 80a7 	beq.w	8009156 <_svfiprintf_r+0x1c6>
 8009008:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800900a:	445a      	add	r2, fp
 800900c:	9209      	str	r2, [sp, #36]	@ 0x24
 800900e:	f89a 3000 	ldrb.w	r3, [sl]
 8009012:	2b00      	cmp	r3, #0
 8009014:	f000 809f 	beq.w	8009156 <_svfiprintf_r+0x1c6>
 8009018:	2300      	movs	r3, #0
 800901a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800901e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009022:	f10a 0a01 	add.w	sl, sl, #1
 8009026:	9304      	str	r3, [sp, #16]
 8009028:	9307      	str	r3, [sp, #28]
 800902a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800902e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009030:	4654      	mov	r4, sl
 8009032:	2205      	movs	r2, #5
 8009034:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009038:	484e      	ldr	r0, [pc, #312]	@ (8009174 <_svfiprintf_r+0x1e4>)
 800903a:	f7f7 f901 	bl	8000240 <memchr>
 800903e:	9a04      	ldr	r2, [sp, #16]
 8009040:	b9d8      	cbnz	r0, 800907a <_svfiprintf_r+0xea>
 8009042:	06d0      	lsls	r0, r2, #27
 8009044:	bf44      	itt	mi
 8009046:	2320      	movmi	r3, #32
 8009048:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800904c:	0711      	lsls	r1, r2, #28
 800904e:	bf44      	itt	mi
 8009050:	232b      	movmi	r3, #43	@ 0x2b
 8009052:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009056:	f89a 3000 	ldrb.w	r3, [sl]
 800905a:	2b2a      	cmp	r3, #42	@ 0x2a
 800905c:	d015      	beq.n	800908a <_svfiprintf_r+0xfa>
 800905e:	9a07      	ldr	r2, [sp, #28]
 8009060:	4654      	mov	r4, sl
 8009062:	2000      	movs	r0, #0
 8009064:	f04f 0c0a 	mov.w	ip, #10
 8009068:	4621      	mov	r1, r4
 800906a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800906e:	3b30      	subs	r3, #48	@ 0x30
 8009070:	2b09      	cmp	r3, #9
 8009072:	d94b      	bls.n	800910c <_svfiprintf_r+0x17c>
 8009074:	b1b0      	cbz	r0, 80090a4 <_svfiprintf_r+0x114>
 8009076:	9207      	str	r2, [sp, #28]
 8009078:	e014      	b.n	80090a4 <_svfiprintf_r+0x114>
 800907a:	eba0 0308 	sub.w	r3, r0, r8
 800907e:	fa09 f303 	lsl.w	r3, r9, r3
 8009082:	4313      	orrs	r3, r2
 8009084:	9304      	str	r3, [sp, #16]
 8009086:	46a2      	mov	sl, r4
 8009088:	e7d2      	b.n	8009030 <_svfiprintf_r+0xa0>
 800908a:	9b03      	ldr	r3, [sp, #12]
 800908c:	1d19      	adds	r1, r3, #4
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	9103      	str	r1, [sp, #12]
 8009092:	2b00      	cmp	r3, #0
 8009094:	bfbb      	ittet	lt
 8009096:	425b      	neglt	r3, r3
 8009098:	f042 0202 	orrlt.w	r2, r2, #2
 800909c:	9307      	strge	r3, [sp, #28]
 800909e:	9307      	strlt	r3, [sp, #28]
 80090a0:	bfb8      	it	lt
 80090a2:	9204      	strlt	r2, [sp, #16]
 80090a4:	7823      	ldrb	r3, [r4, #0]
 80090a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80090a8:	d10a      	bne.n	80090c0 <_svfiprintf_r+0x130>
 80090aa:	7863      	ldrb	r3, [r4, #1]
 80090ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80090ae:	d132      	bne.n	8009116 <_svfiprintf_r+0x186>
 80090b0:	9b03      	ldr	r3, [sp, #12]
 80090b2:	1d1a      	adds	r2, r3, #4
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	9203      	str	r2, [sp, #12]
 80090b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80090bc:	3402      	adds	r4, #2
 80090be:	9305      	str	r3, [sp, #20]
 80090c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009184 <_svfiprintf_r+0x1f4>
 80090c4:	7821      	ldrb	r1, [r4, #0]
 80090c6:	2203      	movs	r2, #3
 80090c8:	4650      	mov	r0, sl
 80090ca:	f7f7 f8b9 	bl	8000240 <memchr>
 80090ce:	b138      	cbz	r0, 80090e0 <_svfiprintf_r+0x150>
 80090d0:	9b04      	ldr	r3, [sp, #16]
 80090d2:	eba0 000a 	sub.w	r0, r0, sl
 80090d6:	2240      	movs	r2, #64	@ 0x40
 80090d8:	4082      	lsls	r2, r0
 80090da:	4313      	orrs	r3, r2
 80090dc:	3401      	adds	r4, #1
 80090de:	9304      	str	r3, [sp, #16]
 80090e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090e4:	4824      	ldr	r0, [pc, #144]	@ (8009178 <_svfiprintf_r+0x1e8>)
 80090e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80090ea:	2206      	movs	r2, #6
 80090ec:	f7f7 f8a8 	bl	8000240 <memchr>
 80090f0:	2800      	cmp	r0, #0
 80090f2:	d036      	beq.n	8009162 <_svfiprintf_r+0x1d2>
 80090f4:	4b21      	ldr	r3, [pc, #132]	@ (800917c <_svfiprintf_r+0x1ec>)
 80090f6:	bb1b      	cbnz	r3, 8009140 <_svfiprintf_r+0x1b0>
 80090f8:	9b03      	ldr	r3, [sp, #12]
 80090fa:	3307      	adds	r3, #7
 80090fc:	f023 0307 	bic.w	r3, r3, #7
 8009100:	3308      	adds	r3, #8
 8009102:	9303      	str	r3, [sp, #12]
 8009104:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009106:	4433      	add	r3, r6
 8009108:	9309      	str	r3, [sp, #36]	@ 0x24
 800910a:	e76a      	b.n	8008fe2 <_svfiprintf_r+0x52>
 800910c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009110:	460c      	mov	r4, r1
 8009112:	2001      	movs	r0, #1
 8009114:	e7a8      	b.n	8009068 <_svfiprintf_r+0xd8>
 8009116:	2300      	movs	r3, #0
 8009118:	3401      	adds	r4, #1
 800911a:	9305      	str	r3, [sp, #20]
 800911c:	4619      	mov	r1, r3
 800911e:	f04f 0c0a 	mov.w	ip, #10
 8009122:	4620      	mov	r0, r4
 8009124:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009128:	3a30      	subs	r2, #48	@ 0x30
 800912a:	2a09      	cmp	r2, #9
 800912c:	d903      	bls.n	8009136 <_svfiprintf_r+0x1a6>
 800912e:	2b00      	cmp	r3, #0
 8009130:	d0c6      	beq.n	80090c0 <_svfiprintf_r+0x130>
 8009132:	9105      	str	r1, [sp, #20]
 8009134:	e7c4      	b.n	80090c0 <_svfiprintf_r+0x130>
 8009136:	fb0c 2101 	mla	r1, ip, r1, r2
 800913a:	4604      	mov	r4, r0
 800913c:	2301      	movs	r3, #1
 800913e:	e7f0      	b.n	8009122 <_svfiprintf_r+0x192>
 8009140:	ab03      	add	r3, sp, #12
 8009142:	9300      	str	r3, [sp, #0]
 8009144:	462a      	mov	r2, r5
 8009146:	4b0e      	ldr	r3, [pc, #56]	@ (8009180 <_svfiprintf_r+0x1f0>)
 8009148:	a904      	add	r1, sp, #16
 800914a:	4638      	mov	r0, r7
 800914c:	f3af 8000 	nop.w
 8009150:	1c42      	adds	r2, r0, #1
 8009152:	4606      	mov	r6, r0
 8009154:	d1d6      	bne.n	8009104 <_svfiprintf_r+0x174>
 8009156:	89ab      	ldrh	r3, [r5, #12]
 8009158:	065b      	lsls	r3, r3, #25
 800915a:	f53f af2d 	bmi.w	8008fb8 <_svfiprintf_r+0x28>
 800915e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009160:	e72c      	b.n	8008fbc <_svfiprintf_r+0x2c>
 8009162:	ab03      	add	r3, sp, #12
 8009164:	9300      	str	r3, [sp, #0]
 8009166:	462a      	mov	r2, r5
 8009168:	4b05      	ldr	r3, [pc, #20]	@ (8009180 <_svfiprintf_r+0x1f0>)
 800916a:	a904      	add	r1, sp, #16
 800916c:	4638      	mov	r0, r7
 800916e:	f000 f9bb 	bl	80094e8 <_printf_i>
 8009172:	e7ed      	b.n	8009150 <_svfiprintf_r+0x1c0>
 8009174:	08009ee5 	.word	0x08009ee5
 8009178:	08009eef 	.word	0x08009eef
 800917c:	00000000 	.word	0x00000000
 8009180:	08008ed9 	.word	0x08008ed9
 8009184:	08009eeb 	.word	0x08009eeb

08009188 <__sfputc_r>:
 8009188:	6893      	ldr	r3, [r2, #8]
 800918a:	3b01      	subs	r3, #1
 800918c:	2b00      	cmp	r3, #0
 800918e:	b410      	push	{r4}
 8009190:	6093      	str	r3, [r2, #8]
 8009192:	da08      	bge.n	80091a6 <__sfputc_r+0x1e>
 8009194:	6994      	ldr	r4, [r2, #24]
 8009196:	42a3      	cmp	r3, r4
 8009198:	db01      	blt.n	800919e <__sfputc_r+0x16>
 800919a:	290a      	cmp	r1, #10
 800919c:	d103      	bne.n	80091a6 <__sfputc_r+0x1e>
 800919e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80091a2:	f7ff bc90 	b.w	8008ac6 <__swbuf_r>
 80091a6:	6813      	ldr	r3, [r2, #0]
 80091a8:	1c58      	adds	r0, r3, #1
 80091aa:	6010      	str	r0, [r2, #0]
 80091ac:	7019      	strb	r1, [r3, #0]
 80091ae:	4608      	mov	r0, r1
 80091b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80091b4:	4770      	bx	lr

080091b6 <__sfputs_r>:
 80091b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091b8:	4606      	mov	r6, r0
 80091ba:	460f      	mov	r7, r1
 80091bc:	4614      	mov	r4, r2
 80091be:	18d5      	adds	r5, r2, r3
 80091c0:	42ac      	cmp	r4, r5
 80091c2:	d101      	bne.n	80091c8 <__sfputs_r+0x12>
 80091c4:	2000      	movs	r0, #0
 80091c6:	e007      	b.n	80091d8 <__sfputs_r+0x22>
 80091c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091cc:	463a      	mov	r2, r7
 80091ce:	4630      	mov	r0, r6
 80091d0:	f7ff ffda 	bl	8009188 <__sfputc_r>
 80091d4:	1c43      	adds	r3, r0, #1
 80091d6:	d1f3      	bne.n	80091c0 <__sfputs_r+0xa>
 80091d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080091dc <_vfiprintf_r>:
 80091dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091e0:	460d      	mov	r5, r1
 80091e2:	b09d      	sub	sp, #116	@ 0x74
 80091e4:	4614      	mov	r4, r2
 80091e6:	4698      	mov	r8, r3
 80091e8:	4606      	mov	r6, r0
 80091ea:	b118      	cbz	r0, 80091f4 <_vfiprintf_r+0x18>
 80091ec:	6a03      	ldr	r3, [r0, #32]
 80091ee:	b90b      	cbnz	r3, 80091f4 <_vfiprintf_r+0x18>
 80091f0:	f7ff fb4a 	bl	8008888 <__sinit>
 80091f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80091f6:	07d9      	lsls	r1, r3, #31
 80091f8:	d405      	bmi.n	8009206 <_vfiprintf_r+0x2a>
 80091fa:	89ab      	ldrh	r3, [r5, #12]
 80091fc:	059a      	lsls	r2, r3, #22
 80091fe:	d402      	bmi.n	8009206 <_vfiprintf_r+0x2a>
 8009200:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009202:	f7ff fd6e 	bl	8008ce2 <__retarget_lock_acquire_recursive>
 8009206:	89ab      	ldrh	r3, [r5, #12]
 8009208:	071b      	lsls	r3, r3, #28
 800920a:	d501      	bpl.n	8009210 <_vfiprintf_r+0x34>
 800920c:	692b      	ldr	r3, [r5, #16]
 800920e:	b99b      	cbnz	r3, 8009238 <_vfiprintf_r+0x5c>
 8009210:	4629      	mov	r1, r5
 8009212:	4630      	mov	r0, r6
 8009214:	f7ff fc96 	bl	8008b44 <__swsetup_r>
 8009218:	b170      	cbz	r0, 8009238 <_vfiprintf_r+0x5c>
 800921a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800921c:	07dc      	lsls	r4, r3, #31
 800921e:	d504      	bpl.n	800922a <_vfiprintf_r+0x4e>
 8009220:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009224:	b01d      	add	sp, #116	@ 0x74
 8009226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800922a:	89ab      	ldrh	r3, [r5, #12]
 800922c:	0598      	lsls	r0, r3, #22
 800922e:	d4f7      	bmi.n	8009220 <_vfiprintf_r+0x44>
 8009230:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009232:	f7ff fd57 	bl	8008ce4 <__retarget_lock_release_recursive>
 8009236:	e7f3      	b.n	8009220 <_vfiprintf_r+0x44>
 8009238:	2300      	movs	r3, #0
 800923a:	9309      	str	r3, [sp, #36]	@ 0x24
 800923c:	2320      	movs	r3, #32
 800923e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009242:	f8cd 800c 	str.w	r8, [sp, #12]
 8009246:	2330      	movs	r3, #48	@ 0x30
 8009248:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80093f8 <_vfiprintf_r+0x21c>
 800924c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009250:	f04f 0901 	mov.w	r9, #1
 8009254:	4623      	mov	r3, r4
 8009256:	469a      	mov	sl, r3
 8009258:	f813 2b01 	ldrb.w	r2, [r3], #1
 800925c:	b10a      	cbz	r2, 8009262 <_vfiprintf_r+0x86>
 800925e:	2a25      	cmp	r2, #37	@ 0x25
 8009260:	d1f9      	bne.n	8009256 <_vfiprintf_r+0x7a>
 8009262:	ebba 0b04 	subs.w	fp, sl, r4
 8009266:	d00b      	beq.n	8009280 <_vfiprintf_r+0xa4>
 8009268:	465b      	mov	r3, fp
 800926a:	4622      	mov	r2, r4
 800926c:	4629      	mov	r1, r5
 800926e:	4630      	mov	r0, r6
 8009270:	f7ff ffa1 	bl	80091b6 <__sfputs_r>
 8009274:	3001      	adds	r0, #1
 8009276:	f000 80a7 	beq.w	80093c8 <_vfiprintf_r+0x1ec>
 800927a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800927c:	445a      	add	r2, fp
 800927e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009280:	f89a 3000 	ldrb.w	r3, [sl]
 8009284:	2b00      	cmp	r3, #0
 8009286:	f000 809f 	beq.w	80093c8 <_vfiprintf_r+0x1ec>
 800928a:	2300      	movs	r3, #0
 800928c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009290:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009294:	f10a 0a01 	add.w	sl, sl, #1
 8009298:	9304      	str	r3, [sp, #16]
 800929a:	9307      	str	r3, [sp, #28]
 800929c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80092a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80092a2:	4654      	mov	r4, sl
 80092a4:	2205      	movs	r2, #5
 80092a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092aa:	4853      	ldr	r0, [pc, #332]	@ (80093f8 <_vfiprintf_r+0x21c>)
 80092ac:	f7f6 ffc8 	bl	8000240 <memchr>
 80092b0:	9a04      	ldr	r2, [sp, #16]
 80092b2:	b9d8      	cbnz	r0, 80092ec <_vfiprintf_r+0x110>
 80092b4:	06d1      	lsls	r1, r2, #27
 80092b6:	bf44      	itt	mi
 80092b8:	2320      	movmi	r3, #32
 80092ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80092be:	0713      	lsls	r3, r2, #28
 80092c0:	bf44      	itt	mi
 80092c2:	232b      	movmi	r3, #43	@ 0x2b
 80092c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80092c8:	f89a 3000 	ldrb.w	r3, [sl]
 80092cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80092ce:	d015      	beq.n	80092fc <_vfiprintf_r+0x120>
 80092d0:	9a07      	ldr	r2, [sp, #28]
 80092d2:	4654      	mov	r4, sl
 80092d4:	2000      	movs	r0, #0
 80092d6:	f04f 0c0a 	mov.w	ip, #10
 80092da:	4621      	mov	r1, r4
 80092dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80092e0:	3b30      	subs	r3, #48	@ 0x30
 80092e2:	2b09      	cmp	r3, #9
 80092e4:	d94b      	bls.n	800937e <_vfiprintf_r+0x1a2>
 80092e6:	b1b0      	cbz	r0, 8009316 <_vfiprintf_r+0x13a>
 80092e8:	9207      	str	r2, [sp, #28]
 80092ea:	e014      	b.n	8009316 <_vfiprintf_r+0x13a>
 80092ec:	eba0 0308 	sub.w	r3, r0, r8
 80092f0:	fa09 f303 	lsl.w	r3, r9, r3
 80092f4:	4313      	orrs	r3, r2
 80092f6:	9304      	str	r3, [sp, #16]
 80092f8:	46a2      	mov	sl, r4
 80092fa:	e7d2      	b.n	80092a2 <_vfiprintf_r+0xc6>
 80092fc:	9b03      	ldr	r3, [sp, #12]
 80092fe:	1d19      	adds	r1, r3, #4
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	9103      	str	r1, [sp, #12]
 8009304:	2b00      	cmp	r3, #0
 8009306:	bfbb      	ittet	lt
 8009308:	425b      	neglt	r3, r3
 800930a:	f042 0202 	orrlt.w	r2, r2, #2
 800930e:	9307      	strge	r3, [sp, #28]
 8009310:	9307      	strlt	r3, [sp, #28]
 8009312:	bfb8      	it	lt
 8009314:	9204      	strlt	r2, [sp, #16]
 8009316:	7823      	ldrb	r3, [r4, #0]
 8009318:	2b2e      	cmp	r3, #46	@ 0x2e
 800931a:	d10a      	bne.n	8009332 <_vfiprintf_r+0x156>
 800931c:	7863      	ldrb	r3, [r4, #1]
 800931e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009320:	d132      	bne.n	8009388 <_vfiprintf_r+0x1ac>
 8009322:	9b03      	ldr	r3, [sp, #12]
 8009324:	1d1a      	adds	r2, r3, #4
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	9203      	str	r2, [sp, #12]
 800932a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800932e:	3402      	adds	r4, #2
 8009330:	9305      	str	r3, [sp, #20]
 8009332:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009408 <_vfiprintf_r+0x22c>
 8009336:	7821      	ldrb	r1, [r4, #0]
 8009338:	2203      	movs	r2, #3
 800933a:	4650      	mov	r0, sl
 800933c:	f7f6 ff80 	bl	8000240 <memchr>
 8009340:	b138      	cbz	r0, 8009352 <_vfiprintf_r+0x176>
 8009342:	9b04      	ldr	r3, [sp, #16]
 8009344:	eba0 000a 	sub.w	r0, r0, sl
 8009348:	2240      	movs	r2, #64	@ 0x40
 800934a:	4082      	lsls	r2, r0
 800934c:	4313      	orrs	r3, r2
 800934e:	3401      	adds	r4, #1
 8009350:	9304      	str	r3, [sp, #16]
 8009352:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009356:	4829      	ldr	r0, [pc, #164]	@ (80093fc <_vfiprintf_r+0x220>)
 8009358:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800935c:	2206      	movs	r2, #6
 800935e:	f7f6 ff6f 	bl	8000240 <memchr>
 8009362:	2800      	cmp	r0, #0
 8009364:	d03f      	beq.n	80093e6 <_vfiprintf_r+0x20a>
 8009366:	4b26      	ldr	r3, [pc, #152]	@ (8009400 <_vfiprintf_r+0x224>)
 8009368:	bb1b      	cbnz	r3, 80093b2 <_vfiprintf_r+0x1d6>
 800936a:	9b03      	ldr	r3, [sp, #12]
 800936c:	3307      	adds	r3, #7
 800936e:	f023 0307 	bic.w	r3, r3, #7
 8009372:	3308      	adds	r3, #8
 8009374:	9303      	str	r3, [sp, #12]
 8009376:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009378:	443b      	add	r3, r7
 800937a:	9309      	str	r3, [sp, #36]	@ 0x24
 800937c:	e76a      	b.n	8009254 <_vfiprintf_r+0x78>
 800937e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009382:	460c      	mov	r4, r1
 8009384:	2001      	movs	r0, #1
 8009386:	e7a8      	b.n	80092da <_vfiprintf_r+0xfe>
 8009388:	2300      	movs	r3, #0
 800938a:	3401      	adds	r4, #1
 800938c:	9305      	str	r3, [sp, #20]
 800938e:	4619      	mov	r1, r3
 8009390:	f04f 0c0a 	mov.w	ip, #10
 8009394:	4620      	mov	r0, r4
 8009396:	f810 2b01 	ldrb.w	r2, [r0], #1
 800939a:	3a30      	subs	r2, #48	@ 0x30
 800939c:	2a09      	cmp	r2, #9
 800939e:	d903      	bls.n	80093a8 <_vfiprintf_r+0x1cc>
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d0c6      	beq.n	8009332 <_vfiprintf_r+0x156>
 80093a4:	9105      	str	r1, [sp, #20]
 80093a6:	e7c4      	b.n	8009332 <_vfiprintf_r+0x156>
 80093a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80093ac:	4604      	mov	r4, r0
 80093ae:	2301      	movs	r3, #1
 80093b0:	e7f0      	b.n	8009394 <_vfiprintf_r+0x1b8>
 80093b2:	ab03      	add	r3, sp, #12
 80093b4:	9300      	str	r3, [sp, #0]
 80093b6:	462a      	mov	r2, r5
 80093b8:	4b12      	ldr	r3, [pc, #72]	@ (8009404 <_vfiprintf_r+0x228>)
 80093ba:	a904      	add	r1, sp, #16
 80093bc:	4630      	mov	r0, r6
 80093be:	f3af 8000 	nop.w
 80093c2:	4607      	mov	r7, r0
 80093c4:	1c78      	adds	r0, r7, #1
 80093c6:	d1d6      	bne.n	8009376 <_vfiprintf_r+0x19a>
 80093c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80093ca:	07d9      	lsls	r1, r3, #31
 80093cc:	d405      	bmi.n	80093da <_vfiprintf_r+0x1fe>
 80093ce:	89ab      	ldrh	r3, [r5, #12]
 80093d0:	059a      	lsls	r2, r3, #22
 80093d2:	d402      	bmi.n	80093da <_vfiprintf_r+0x1fe>
 80093d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093d6:	f7ff fc85 	bl	8008ce4 <__retarget_lock_release_recursive>
 80093da:	89ab      	ldrh	r3, [r5, #12]
 80093dc:	065b      	lsls	r3, r3, #25
 80093de:	f53f af1f 	bmi.w	8009220 <_vfiprintf_r+0x44>
 80093e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80093e4:	e71e      	b.n	8009224 <_vfiprintf_r+0x48>
 80093e6:	ab03      	add	r3, sp, #12
 80093e8:	9300      	str	r3, [sp, #0]
 80093ea:	462a      	mov	r2, r5
 80093ec:	4b05      	ldr	r3, [pc, #20]	@ (8009404 <_vfiprintf_r+0x228>)
 80093ee:	a904      	add	r1, sp, #16
 80093f0:	4630      	mov	r0, r6
 80093f2:	f000 f879 	bl	80094e8 <_printf_i>
 80093f6:	e7e4      	b.n	80093c2 <_vfiprintf_r+0x1e6>
 80093f8:	08009ee5 	.word	0x08009ee5
 80093fc:	08009eef 	.word	0x08009eef
 8009400:	00000000 	.word	0x00000000
 8009404:	080091b7 	.word	0x080091b7
 8009408:	08009eeb 	.word	0x08009eeb

0800940c <_printf_common>:
 800940c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009410:	4616      	mov	r6, r2
 8009412:	4698      	mov	r8, r3
 8009414:	688a      	ldr	r2, [r1, #8]
 8009416:	690b      	ldr	r3, [r1, #16]
 8009418:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800941c:	4293      	cmp	r3, r2
 800941e:	bfb8      	it	lt
 8009420:	4613      	movlt	r3, r2
 8009422:	6033      	str	r3, [r6, #0]
 8009424:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009428:	4607      	mov	r7, r0
 800942a:	460c      	mov	r4, r1
 800942c:	b10a      	cbz	r2, 8009432 <_printf_common+0x26>
 800942e:	3301      	adds	r3, #1
 8009430:	6033      	str	r3, [r6, #0]
 8009432:	6823      	ldr	r3, [r4, #0]
 8009434:	0699      	lsls	r1, r3, #26
 8009436:	bf42      	ittt	mi
 8009438:	6833      	ldrmi	r3, [r6, #0]
 800943a:	3302      	addmi	r3, #2
 800943c:	6033      	strmi	r3, [r6, #0]
 800943e:	6825      	ldr	r5, [r4, #0]
 8009440:	f015 0506 	ands.w	r5, r5, #6
 8009444:	d106      	bne.n	8009454 <_printf_common+0x48>
 8009446:	f104 0a19 	add.w	sl, r4, #25
 800944a:	68e3      	ldr	r3, [r4, #12]
 800944c:	6832      	ldr	r2, [r6, #0]
 800944e:	1a9b      	subs	r3, r3, r2
 8009450:	42ab      	cmp	r3, r5
 8009452:	dc26      	bgt.n	80094a2 <_printf_common+0x96>
 8009454:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009458:	6822      	ldr	r2, [r4, #0]
 800945a:	3b00      	subs	r3, #0
 800945c:	bf18      	it	ne
 800945e:	2301      	movne	r3, #1
 8009460:	0692      	lsls	r2, r2, #26
 8009462:	d42b      	bmi.n	80094bc <_printf_common+0xb0>
 8009464:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009468:	4641      	mov	r1, r8
 800946a:	4638      	mov	r0, r7
 800946c:	47c8      	blx	r9
 800946e:	3001      	adds	r0, #1
 8009470:	d01e      	beq.n	80094b0 <_printf_common+0xa4>
 8009472:	6823      	ldr	r3, [r4, #0]
 8009474:	6922      	ldr	r2, [r4, #16]
 8009476:	f003 0306 	and.w	r3, r3, #6
 800947a:	2b04      	cmp	r3, #4
 800947c:	bf02      	ittt	eq
 800947e:	68e5      	ldreq	r5, [r4, #12]
 8009480:	6833      	ldreq	r3, [r6, #0]
 8009482:	1aed      	subeq	r5, r5, r3
 8009484:	68a3      	ldr	r3, [r4, #8]
 8009486:	bf0c      	ite	eq
 8009488:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800948c:	2500      	movne	r5, #0
 800948e:	4293      	cmp	r3, r2
 8009490:	bfc4      	itt	gt
 8009492:	1a9b      	subgt	r3, r3, r2
 8009494:	18ed      	addgt	r5, r5, r3
 8009496:	2600      	movs	r6, #0
 8009498:	341a      	adds	r4, #26
 800949a:	42b5      	cmp	r5, r6
 800949c:	d11a      	bne.n	80094d4 <_printf_common+0xc8>
 800949e:	2000      	movs	r0, #0
 80094a0:	e008      	b.n	80094b4 <_printf_common+0xa8>
 80094a2:	2301      	movs	r3, #1
 80094a4:	4652      	mov	r2, sl
 80094a6:	4641      	mov	r1, r8
 80094a8:	4638      	mov	r0, r7
 80094aa:	47c8      	blx	r9
 80094ac:	3001      	adds	r0, #1
 80094ae:	d103      	bne.n	80094b8 <_printf_common+0xac>
 80094b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80094b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094b8:	3501      	adds	r5, #1
 80094ba:	e7c6      	b.n	800944a <_printf_common+0x3e>
 80094bc:	18e1      	adds	r1, r4, r3
 80094be:	1c5a      	adds	r2, r3, #1
 80094c0:	2030      	movs	r0, #48	@ 0x30
 80094c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80094c6:	4422      	add	r2, r4
 80094c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80094cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80094d0:	3302      	adds	r3, #2
 80094d2:	e7c7      	b.n	8009464 <_printf_common+0x58>
 80094d4:	2301      	movs	r3, #1
 80094d6:	4622      	mov	r2, r4
 80094d8:	4641      	mov	r1, r8
 80094da:	4638      	mov	r0, r7
 80094dc:	47c8      	blx	r9
 80094de:	3001      	adds	r0, #1
 80094e0:	d0e6      	beq.n	80094b0 <_printf_common+0xa4>
 80094e2:	3601      	adds	r6, #1
 80094e4:	e7d9      	b.n	800949a <_printf_common+0x8e>
	...

080094e8 <_printf_i>:
 80094e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80094ec:	7e0f      	ldrb	r7, [r1, #24]
 80094ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80094f0:	2f78      	cmp	r7, #120	@ 0x78
 80094f2:	4691      	mov	r9, r2
 80094f4:	4680      	mov	r8, r0
 80094f6:	460c      	mov	r4, r1
 80094f8:	469a      	mov	sl, r3
 80094fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80094fe:	d807      	bhi.n	8009510 <_printf_i+0x28>
 8009500:	2f62      	cmp	r7, #98	@ 0x62
 8009502:	d80a      	bhi.n	800951a <_printf_i+0x32>
 8009504:	2f00      	cmp	r7, #0
 8009506:	f000 80d1 	beq.w	80096ac <_printf_i+0x1c4>
 800950a:	2f58      	cmp	r7, #88	@ 0x58
 800950c:	f000 80b8 	beq.w	8009680 <_printf_i+0x198>
 8009510:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009514:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009518:	e03a      	b.n	8009590 <_printf_i+0xa8>
 800951a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800951e:	2b15      	cmp	r3, #21
 8009520:	d8f6      	bhi.n	8009510 <_printf_i+0x28>
 8009522:	a101      	add	r1, pc, #4	@ (adr r1, 8009528 <_printf_i+0x40>)
 8009524:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009528:	08009581 	.word	0x08009581
 800952c:	08009595 	.word	0x08009595
 8009530:	08009511 	.word	0x08009511
 8009534:	08009511 	.word	0x08009511
 8009538:	08009511 	.word	0x08009511
 800953c:	08009511 	.word	0x08009511
 8009540:	08009595 	.word	0x08009595
 8009544:	08009511 	.word	0x08009511
 8009548:	08009511 	.word	0x08009511
 800954c:	08009511 	.word	0x08009511
 8009550:	08009511 	.word	0x08009511
 8009554:	08009693 	.word	0x08009693
 8009558:	080095bf 	.word	0x080095bf
 800955c:	0800964d 	.word	0x0800964d
 8009560:	08009511 	.word	0x08009511
 8009564:	08009511 	.word	0x08009511
 8009568:	080096b5 	.word	0x080096b5
 800956c:	08009511 	.word	0x08009511
 8009570:	080095bf 	.word	0x080095bf
 8009574:	08009511 	.word	0x08009511
 8009578:	08009511 	.word	0x08009511
 800957c:	08009655 	.word	0x08009655
 8009580:	6833      	ldr	r3, [r6, #0]
 8009582:	1d1a      	adds	r2, r3, #4
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	6032      	str	r2, [r6, #0]
 8009588:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800958c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009590:	2301      	movs	r3, #1
 8009592:	e09c      	b.n	80096ce <_printf_i+0x1e6>
 8009594:	6833      	ldr	r3, [r6, #0]
 8009596:	6820      	ldr	r0, [r4, #0]
 8009598:	1d19      	adds	r1, r3, #4
 800959a:	6031      	str	r1, [r6, #0]
 800959c:	0606      	lsls	r6, r0, #24
 800959e:	d501      	bpl.n	80095a4 <_printf_i+0xbc>
 80095a0:	681d      	ldr	r5, [r3, #0]
 80095a2:	e003      	b.n	80095ac <_printf_i+0xc4>
 80095a4:	0645      	lsls	r5, r0, #25
 80095a6:	d5fb      	bpl.n	80095a0 <_printf_i+0xb8>
 80095a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80095ac:	2d00      	cmp	r5, #0
 80095ae:	da03      	bge.n	80095b8 <_printf_i+0xd0>
 80095b0:	232d      	movs	r3, #45	@ 0x2d
 80095b2:	426d      	negs	r5, r5
 80095b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80095b8:	4858      	ldr	r0, [pc, #352]	@ (800971c <_printf_i+0x234>)
 80095ba:	230a      	movs	r3, #10
 80095bc:	e011      	b.n	80095e2 <_printf_i+0xfa>
 80095be:	6821      	ldr	r1, [r4, #0]
 80095c0:	6833      	ldr	r3, [r6, #0]
 80095c2:	0608      	lsls	r0, r1, #24
 80095c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80095c8:	d402      	bmi.n	80095d0 <_printf_i+0xe8>
 80095ca:	0649      	lsls	r1, r1, #25
 80095cc:	bf48      	it	mi
 80095ce:	b2ad      	uxthmi	r5, r5
 80095d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80095d2:	4852      	ldr	r0, [pc, #328]	@ (800971c <_printf_i+0x234>)
 80095d4:	6033      	str	r3, [r6, #0]
 80095d6:	bf14      	ite	ne
 80095d8:	230a      	movne	r3, #10
 80095da:	2308      	moveq	r3, #8
 80095dc:	2100      	movs	r1, #0
 80095de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80095e2:	6866      	ldr	r6, [r4, #4]
 80095e4:	60a6      	str	r6, [r4, #8]
 80095e6:	2e00      	cmp	r6, #0
 80095e8:	db05      	blt.n	80095f6 <_printf_i+0x10e>
 80095ea:	6821      	ldr	r1, [r4, #0]
 80095ec:	432e      	orrs	r6, r5
 80095ee:	f021 0104 	bic.w	r1, r1, #4
 80095f2:	6021      	str	r1, [r4, #0]
 80095f4:	d04b      	beq.n	800968e <_printf_i+0x1a6>
 80095f6:	4616      	mov	r6, r2
 80095f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80095fc:	fb03 5711 	mls	r7, r3, r1, r5
 8009600:	5dc7      	ldrb	r7, [r0, r7]
 8009602:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009606:	462f      	mov	r7, r5
 8009608:	42bb      	cmp	r3, r7
 800960a:	460d      	mov	r5, r1
 800960c:	d9f4      	bls.n	80095f8 <_printf_i+0x110>
 800960e:	2b08      	cmp	r3, #8
 8009610:	d10b      	bne.n	800962a <_printf_i+0x142>
 8009612:	6823      	ldr	r3, [r4, #0]
 8009614:	07df      	lsls	r7, r3, #31
 8009616:	d508      	bpl.n	800962a <_printf_i+0x142>
 8009618:	6923      	ldr	r3, [r4, #16]
 800961a:	6861      	ldr	r1, [r4, #4]
 800961c:	4299      	cmp	r1, r3
 800961e:	bfde      	ittt	le
 8009620:	2330      	movle	r3, #48	@ 0x30
 8009622:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009626:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800962a:	1b92      	subs	r2, r2, r6
 800962c:	6122      	str	r2, [r4, #16]
 800962e:	f8cd a000 	str.w	sl, [sp]
 8009632:	464b      	mov	r3, r9
 8009634:	aa03      	add	r2, sp, #12
 8009636:	4621      	mov	r1, r4
 8009638:	4640      	mov	r0, r8
 800963a:	f7ff fee7 	bl	800940c <_printf_common>
 800963e:	3001      	adds	r0, #1
 8009640:	d14a      	bne.n	80096d8 <_printf_i+0x1f0>
 8009642:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009646:	b004      	add	sp, #16
 8009648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800964c:	6823      	ldr	r3, [r4, #0]
 800964e:	f043 0320 	orr.w	r3, r3, #32
 8009652:	6023      	str	r3, [r4, #0]
 8009654:	4832      	ldr	r0, [pc, #200]	@ (8009720 <_printf_i+0x238>)
 8009656:	2778      	movs	r7, #120	@ 0x78
 8009658:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800965c:	6823      	ldr	r3, [r4, #0]
 800965e:	6831      	ldr	r1, [r6, #0]
 8009660:	061f      	lsls	r7, r3, #24
 8009662:	f851 5b04 	ldr.w	r5, [r1], #4
 8009666:	d402      	bmi.n	800966e <_printf_i+0x186>
 8009668:	065f      	lsls	r7, r3, #25
 800966a:	bf48      	it	mi
 800966c:	b2ad      	uxthmi	r5, r5
 800966e:	6031      	str	r1, [r6, #0]
 8009670:	07d9      	lsls	r1, r3, #31
 8009672:	bf44      	itt	mi
 8009674:	f043 0320 	orrmi.w	r3, r3, #32
 8009678:	6023      	strmi	r3, [r4, #0]
 800967a:	b11d      	cbz	r5, 8009684 <_printf_i+0x19c>
 800967c:	2310      	movs	r3, #16
 800967e:	e7ad      	b.n	80095dc <_printf_i+0xf4>
 8009680:	4826      	ldr	r0, [pc, #152]	@ (800971c <_printf_i+0x234>)
 8009682:	e7e9      	b.n	8009658 <_printf_i+0x170>
 8009684:	6823      	ldr	r3, [r4, #0]
 8009686:	f023 0320 	bic.w	r3, r3, #32
 800968a:	6023      	str	r3, [r4, #0]
 800968c:	e7f6      	b.n	800967c <_printf_i+0x194>
 800968e:	4616      	mov	r6, r2
 8009690:	e7bd      	b.n	800960e <_printf_i+0x126>
 8009692:	6833      	ldr	r3, [r6, #0]
 8009694:	6825      	ldr	r5, [r4, #0]
 8009696:	6961      	ldr	r1, [r4, #20]
 8009698:	1d18      	adds	r0, r3, #4
 800969a:	6030      	str	r0, [r6, #0]
 800969c:	062e      	lsls	r6, r5, #24
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	d501      	bpl.n	80096a6 <_printf_i+0x1be>
 80096a2:	6019      	str	r1, [r3, #0]
 80096a4:	e002      	b.n	80096ac <_printf_i+0x1c4>
 80096a6:	0668      	lsls	r0, r5, #25
 80096a8:	d5fb      	bpl.n	80096a2 <_printf_i+0x1ba>
 80096aa:	8019      	strh	r1, [r3, #0]
 80096ac:	2300      	movs	r3, #0
 80096ae:	6123      	str	r3, [r4, #16]
 80096b0:	4616      	mov	r6, r2
 80096b2:	e7bc      	b.n	800962e <_printf_i+0x146>
 80096b4:	6833      	ldr	r3, [r6, #0]
 80096b6:	1d1a      	adds	r2, r3, #4
 80096b8:	6032      	str	r2, [r6, #0]
 80096ba:	681e      	ldr	r6, [r3, #0]
 80096bc:	6862      	ldr	r2, [r4, #4]
 80096be:	2100      	movs	r1, #0
 80096c0:	4630      	mov	r0, r6
 80096c2:	f7f6 fdbd 	bl	8000240 <memchr>
 80096c6:	b108      	cbz	r0, 80096cc <_printf_i+0x1e4>
 80096c8:	1b80      	subs	r0, r0, r6
 80096ca:	6060      	str	r0, [r4, #4]
 80096cc:	6863      	ldr	r3, [r4, #4]
 80096ce:	6123      	str	r3, [r4, #16]
 80096d0:	2300      	movs	r3, #0
 80096d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096d6:	e7aa      	b.n	800962e <_printf_i+0x146>
 80096d8:	6923      	ldr	r3, [r4, #16]
 80096da:	4632      	mov	r2, r6
 80096dc:	4649      	mov	r1, r9
 80096de:	4640      	mov	r0, r8
 80096e0:	47d0      	blx	sl
 80096e2:	3001      	adds	r0, #1
 80096e4:	d0ad      	beq.n	8009642 <_printf_i+0x15a>
 80096e6:	6823      	ldr	r3, [r4, #0]
 80096e8:	079b      	lsls	r3, r3, #30
 80096ea:	d413      	bmi.n	8009714 <_printf_i+0x22c>
 80096ec:	68e0      	ldr	r0, [r4, #12]
 80096ee:	9b03      	ldr	r3, [sp, #12]
 80096f0:	4298      	cmp	r0, r3
 80096f2:	bfb8      	it	lt
 80096f4:	4618      	movlt	r0, r3
 80096f6:	e7a6      	b.n	8009646 <_printf_i+0x15e>
 80096f8:	2301      	movs	r3, #1
 80096fa:	4632      	mov	r2, r6
 80096fc:	4649      	mov	r1, r9
 80096fe:	4640      	mov	r0, r8
 8009700:	47d0      	blx	sl
 8009702:	3001      	adds	r0, #1
 8009704:	d09d      	beq.n	8009642 <_printf_i+0x15a>
 8009706:	3501      	adds	r5, #1
 8009708:	68e3      	ldr	r3, [r4, #12]
 800970a:	9903      	ldr	r1, [sp, #12]
 800970c:	1a5b      	subs	r3, r3, r1
 800970e:	42ab      	cmp	r3, r5
 8009710:	dcf2      	bgt.n	80096f8 <_printf_i+0x210>
 8009712:	e7eb      	b.n	80096ec <_printf_i+0x204>
 8009714:	2500      	movs	r5, #0
 8009716:	f104 0619 	add.w	r6, r4, #25
 800971a:	e7f5      	b.n	8009708 <_printf_i+0x220>
 800971c:	08009ef6 	.word	0x08009ef6
 8009720:	08009f07 	.word	0x08009f07

08009724 <__sflush_r>:
 8009724:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800972c:	0716      	lsls	r6, r2, #28
 800972e:	4605      	mov	r5, r0
 8009730:	460c      	mov	r4, r1
 8009732:	d454      	bmi.n	80097de <__sflush_r+0xba>
 8009734:	684b      	ldr	r3, [r1, #4]
 8009736:	2b00      	cmp	r3, #0
 8009738:	dc02      	bgt.n	8009740 <__sflush_r+0x1c>
 800973a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800973c:	2b00      	cmp	r3, #0
 800973e:	dd48      	ble.n	80097d2 <__sflush_r+0xae>
 8009740:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009742:	2e00      	cmp	r6, #0
 8009744:	d045      	beq.n	80097d2 <__sflush_r+0xae>
 8009746:	2300      	movs	r3, #0
 8009748:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800974c:	682f      	ldr	r7, [r5, #0]
 800974e:	6a21      	ldr	r1, [r4, #32]
 8009750:	602b      	str	r3, [r5, #0]
 8009752:	d030      	beq.n	80097b6 <__sflush_r+0x92>
 8009754:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009756:	89a3      	ldrh	r3, [r4, #12]
 8009758:	0759      	lsls	r1, r3, #29
 800975a:	d505      	bpl.n	8009768 <__sflush_r+0x44>
 800975c:	6863      	ldr	r3, [r4, #4]
 800975e:	1ad2      	subs	r2, r2, r3
 8009760:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009762:	b10b      	cbz	r3, 8009768 <__sflush_r+0x44>
 8009764:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009766:	1ad2      	subs	r2, r2, r3
 8009768:	2300      	movs	r3, #0
 800976a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800976c:	6a21      	ldr	r1, [r4, #32]
 800976e:	4628      	mov	r0, r5
 8009770:	47b0      	blx	r6
 8009772:	1c43      	adds	r3, r0, #1
 8009774:	89a3      	ldrh	r3, [r4, #12]
 8009776:	d106      	bne.n	8009786 <__sflush_r+0x62>
 8009778:	6829      	ldr	r1, [r5, #0]
 800977a:	291d      	cmp	r1, #29
 800977c:	d82b      	bhi.n	80097d6 <__sflush_r+0xb2>
 800977e:	4a2a      	ldr	r2, [pc, #168]	@ (8009828 <__sflush_r+0x104>)
 8009780:	40ca      	lsrs	r2, r1
 8009782:	07d6      	lsls	r6, r2, #31
 8009784:	d527      	bpl.n	80097d6 <__sflush_r+0xb2>
 8009786:	2200      	movs	r2, #0
 8009788:	6062      	str	r2, [r4, #4]
 800978a:	04d9      	lsls	r1, r3, #19
 800978c:	6922      	ldr	r2, [r4, #16]
 800978e:	6022      	str	r2, [r4, #0]
 8009790:	d504      	bpl.n	800979c <__sflush_r+0x78>
 8009792:	1c42      	adds	r2, r0, #1
 8009794:	d101      	bne.n	800979a <__sflush_r+0x76>
 8009796:	682b      	ldr	r3, [r5, #0]
 8009798:	b903      	cbnz	r3, 800979c <__sflush_r+0x78>
 800979a:	6560      	str	r0, [r4, #84]	@ 0x54
 800979c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800979e:	602f      	str	r7, [r5, #0]
 80097a0:	b1b9      	cbz	r1, 80097d2 <__sflush_r+0xae>
 80097a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80097a6:	4299      	cmp	r1, r3
 80097a8:	d002      	beq.n	80097b0 <__sflush_r+0x8c>
 80097aa:	4628      	mov	r0, r5
 80097ac:	f7ff fa9c 	bl	8008ce8 <_free_r>
 80097b0:	2300      	movs	r3, #0
 80097b2:	6363      	str	r3, [r4, #52]	@ 0x34
 80097b4:	e00d      	b.n	80097d2 <__sflush_r+0xae>
 80097b6:	2301      	movs	r3, #1
 80097b8:	4628      	mov	r0, r5
 80097ba:	47b0      	blx	r6
 80097bc:	4602      	mov	r2, r0
 80097be:	1c50      	adds	r0, r2, #1
 80097c0:	d1c9      	bne.n	8009756 <__sflush_r+0x32>
 80097c2:	682b      	ldr	r3, [r5, #0]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d0c6      	beq.n	8009756 <__sflush_r+0x32>
 80097c8:	2b1d      	cmp	r3, #29
 80097ca:	d001      	beq.n	80097d0 <__sflush_r+0xac>
 80097cc:	2b16      	cmp	r3, #22
 80097ce:	d11e      	bne.n	800980e <__sflush_r+0xea>
 80097d0:	602f      	str	r7, [r5, #0]
 80097d2:	2000      	movs	r0, #0
 80097d4:	e022      	b.n	800981c <__sflush_r+0xf8>
 80097d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097da:	b21b      	sxth	r3, r3
 80097dc:	e01b      	b.n	8009816 <__sflush_r+0xf2>
 80097de:	690f      	ldr	r7, [r1, #16]
 80097e0:	2f00      	cmp	r7, #0
 80097e2:	d0f6      	beq.n	80097d2 <__sflush_r+0xae>
 80097e4:	0793      	lsls	r3, r2, #30
 80097e6:	680e      	ldr	r6, [r1, #0]
 80097e8:	bf08      	it	eq
 80097ea:	694b      	ldreq	r3, [r1, #20]
 80097ec:	600f      	str	r7, [r1, #0]
 80097ee:	bf18      	it	ne
 80097f0:	2300      	movne	r3, #0
 80097f2:	eba6 0807 	sub.w	r8, r6, r7
 80097f6:	608b      	str	r3, [r1, #8]
 80097f8:	f1b8 0f00 	cmp.w	r8, #0
 80097fc:	dde9      	ble.n	80097d2 <__sflush_r+0xae>
 80097fe:	6a21      	ldr	r1, [r4, #32]
 8009800:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009802:	4643      	mov	r3, r8
 8009804:	463a      	mov	r2, r7
 8009806:	4628      	mov	r0, r5
 8009808:	47b0      	blx	r6
 800980a:	2800      	cmp	r0, #0
 800980c:	dc08      	bgt.n	8009820 <__sflush_r+0xfc>
 800980e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009812:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009816:	81a3      	strh	r3, [r4, #12]
 8009818:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800981c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009820:	4407      	add	r7, r0
 8009822:	eba8 0800 	sub.w	r8, r8, r0
 8009826:	e7e7      	b.n	80097f8 <__sflush_r+0xd4>
 8009828:	20400001 	.word	0x20400001

0800982c <_fflush_r>:
 800982c:	b538      	push	{r3, r4, r5, lr}
 800982e:	690b      	ldr	r3, [r1, #16]
 8009830:	4605      	mov	r5, r0
 8009832:	460c      	mov	r4, r1
 8009834:	b913      	cbnz	r3, 800983c <_fflush_r+0x10>
 8009836:	2500      	movs	r5, #0
 8009838:	4628      	mov	r0, r5
 800983a:	bd38      	pop	{r3, r4, r5, pc}
 800983c:	b118      	cbz	r0, 8009846 <_fflush_r+0x1a>
 800983e:	6a03      	ldr	r3, [r0, #32]
 8009840:	b90b      	cbnz	r3, 8009846 <_fflush_r+0x1a>
 8009842:	f7ff f821 	bl	8008888 <__sinit>
 8009846:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d0f3      	beq.n	8009836 <_fflush_r+0xa>
 800984e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009850:	07d0      	lsls	r0, r2, #31
 8009852:	d404      	bmi.n	800985e <_fflush_r+0x32>
 8009854:	0599      	lsls	r1, r3, #22
 8009856:	d402      	bmi.n	800985e <_fflush_r+0x32>
 8009858:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800985a:	f7ff fa42 	bl	8008ce2 <__retarget_lock_acquire_recursive>
 800985e:	4628      	mov	r0, r5
 8009860:	4621      	mov	r1, r4
 8009862:	f7ff ff5f 	bl	8009724 <__sflush_r>
 8009866:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009868:	07da      	lsls	r2, r3, #31
 800986a:	4605      	mov	r5, r0
 800986c:	d4e4      	bmi.n	8009838 <_fflush_r+0xc>
 800986e:	89a3      	ldrh	r3, [r4, #12]
 8009870:	059b      	lsls	r3, r3, #22
 8009872:	d4e1      	bmi.n	8009838 <_fflush_r+0xc>
 8009874:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009876:	f7ff fa35 	bl	8008ce4 <__retarget_lock_release_recursive>
 800987a:	e7dd      	b.n	8009838 <_fflush_r+0xc>

0800987c <__swhatbuf_r>:
 800987c:	b570      	push	{r4, r5, r6, lr}
 800987e:	460c      	mov	r4, r1
 8009880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009884:	2900      	cmp	r1, #0
 8009886:	b096      	sub	sp, #88	@ 0x58
 8009888:	4615      	mov	r5, r2
 800988a:	461e      	mov	r6, r3
 800988c:	da0d      	bge.n	80098aa <__swhatbuf_r+0x2e>
 800988e:	89a3      	ldrh	r3, [r4, #12]
 8009890:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009894:	f04f 0100 	mov.w	r1, #0
 8009898:	bf14      	ite	ne
 800989a:	2340      	movne	r3, #64	@ 0x40
 800989c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80098a0:	2000      	movs	r0, #0
 80098a2:	6031      	str	r1, [r6, #0]
 80098a4:	602b      	str	r3, [r5, #0]
 80098a6:	b016      	add	sp, #88	@ 0x58
 80098a8:	bd70      	pop	{r4, r5, r6, pc}
 80098aa:	466a      	mov	r2, sp
 80098ac:	f000 f862 	bl	8009974 <_fstat_r>
 80098b0:	2800      	cmp	r0, #0
 80098b2:	dbec      	blt.n	800988e <__swhatbuf_r+0x12>
 80098b4:	9901      	ldr	r1, [sp, #4]
 80098b6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80098ba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80098be:	4259      	negs	r1, r3
 80098c0:	4159      	adcs	r1, r3
 80098c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80098c6:	e7eb      	b.n	80098a0 <__swhatbuf_r+0x24>

080098c8 <__smakebuf_r>:
 80098c8:	898b      	ldrh	r3, [r1, #12]
 80098ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80098cc:	079d      	lsls	r5, r3, #30
 80098ce:	4606      	mov	r6, r0
 80098d0:	460c      	mov	r4, r1
 80098d2:	d507      	bpl.n	80098e4 <__smakebuf_r+0x1c>
 80098d4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80098d8:	6023      	str	r3, [r4, #0]
 80098da:	6123      	str	r3, [r4, #16]
 80098dc:	2301      	movs	r3, #1
 80098de:	6163      	str	r3, [r4, #20]
 80098e0:	b003      	add	sp, #12
 80098e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098e4:	ab01      	add	r3, sp, #4
 80098e6:	466a      	mov	r2, sp
 80098e8:	f7ff ffc8 	bl	800987c <__swhatbuf_r>
 80098ec:	9f00      	ldr	r7, [sp, #0]
 80098ee:	4605      	mov	r5, r0
 80098f0:	4639      	mov	r1, r7
 80098f2:	4630      	mov	r0, r6
 80098f4:	f7ff fa64 	bl	8008dc0 <_malloc_r>
 80098f8:	b948      	cbnz	r0, 800990e <__smakebuf_r+0x46>
 80098fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098fe:	059a      	lsls	r2, r3, #22
 8009900:	d4ee      	bmi.n	80098e0 <__smakebuf_r+0x18>
 8009902:	f023 0303 	bic.w	r3, r3, #3
 8009906:	f043 0302 	orr.w	r3, r3, #2
 800990a:	81a3      	strh	r3, [r4, #12]
 800990c:	e7e2      	b.n	80098d4 <__smakebuf_r+0xc>
 800990e:	89a3      	ldrh	r3, [r4, #12]
 8009910:	6020      	str	r0, [r4, #0]
 8009912:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009916:	81a3      	strh	r3, [r4, #12]
 8009918:	9b01      	ldr	r3, [sp, #4]
 800991a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800991e:	b15b      	cbz	r3, 8009938 <__smakebuf_r+0x70>
 8009920:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009924:	4630      	mov	r0, r6
 8009926:	f000 f837 	bl	8009998 <_isatty_r>
 800992a:	b128      	cbz	r0, 8009938 <__smakebuf_r+0x70>
 800992c:	89a3      	ldrh	r3, [r4, #12]
 800992e:	f023 0303 	bic.w	r3, r3, #3
 8009932:	f043 0301 	orr.w	r3, r3, #1
 8009936:	81a3      	strh	r3, [r4, #12]
 8009938:	89a3      	ldrh	r3, [r4, #12]
 800993a:	431d      	orrs	r5, r3
 800993c:	81a5      	strh	r5, [r4, #12]
 800993e:	e7cf      	b.n	80098e0 <__smakebuf_r+0x18>

08009940 <memmove>:
 8009940:	4288      	cmp	r0, r1
 8009942:	b510      	push	{r4, lr}
 8009944:	eb01 0402 	add.w	r4, r1, r2
 8009948:	d902      	bls.n	8009950 <memmove+0x10>
 800994a:	4284      	cmp	r4, r0
 800994c:	4623      	mov	r3, r4
 800994e:	d807      	bhi.n	8009960 <memmove+0x20>
 8009950:	1e43      	subs	r3, r0, #1
 8009952:	42a1      	cmp	r1, r4
 8009954:	d008      	beq.n	8009968 <memmove+0x28>
 8009956:	f811 2b01 	ldrb.w	r2, [r1], #1
 800995a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800995e:	e7f8      	b.n	8009952 <memmove+0x12>
 8009960:	4402      	add	r2, r0
 8009962:	4601      	mov	r1, r0
 8009964:	428a      	cmp	r2, r1
 8009966:	d100      	bne.n	800996a <memmove+0x2a>
 8009968:	bd10      	pop	{r4, pc}
 800996a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800996e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009972:	e7f7      	b.n	8009964 <memmove+0x24>

08009974 <_fstat_r>:
 8009974:	b538      	push	{r3, r4, r5, lr}
 8009976:	4d07      	ldr	r5, [pc, #28]	@ (8009994 <_fstat_r+0x20>)
 8009978:	2300      	movs	r3, #0
 800997a:	4604      	mov	r4, r0
 800997c:	4608      	mov	r0, r1
 800997e:	4611      	mov	r1, r2
 8009980:	602b      	str	r3, [r5, #0]
 8009982:	f7f7 fadc 	bl	8000f3e <_fstat>
 8009986:	1c43      	adds	r3, r0, #1
 8009988:	d102      	bne.n	8009990 <_fstat_r+0x1c>
 800998a:	682b      	ldr	r3, [r5, #0]
 800998c:	b103      	cbz	r3, 8009990 <_fstat_r+0x1c>
 800998e:	6023      	str	r3, [r4, #0]
 8009990:	bd38      	pop	{r3, r4, r5, pc}
 8009992:	bf00      	nop
 8009994:	20000844 	.word	0x20000844

08009998 <_isatty_r>:
 8009998:	b538      	push	{r3, r4, r5, lr}
 800999a:	4d06      	ldr	r5, [pc, #24]	@ (80099b4 <_isatty_r+0x1c>)
 800999c:	2300      	movs	r3, #0
 800999e:	4604      	mov	r4, r0
 80099a0:	4608      	mov	r0, r1
 80099a2:	602b      	str	r3, [r5, #0]
 80099a4:	f7f7 fadb 	bl	8000f5e <_isatty>
 80099a8:	1c43      	adds	r3, r0, #1
 80099aa:	d102      	bne.n	80099b2 <_isatty_r+0x1a>
 80099ac:	682b      	ldr	r3, [r5, #0]
 80099ae:	b103      	cbz	r3, 80099b2 <_isatty_r+0x1a>
 80099b0:	6023      	str	r3, [r4, #0]
 80099b2:	bd38      	pop	{r3, r4, r5, pc}
 80099b4:	20000844 	.word	0x20000844

080099b8 <_sbrk_r>:
 80099b8:	b538      	push	{r3, r4, r5, lr}
 80099ba:	4d06      	ldr	r5, [pc, #24]	@ (80099d4 <_sbrk_r+0x1c>)
 80099bc:	2300      	movs	r3, #0
 80099be:	4604      	mov	r4, r0
 80099c0:	4608      	mov	r0, r1
 80099c2:	602b      	str	r3, [r5, #0]
 80099c4:	f7f7 fae4 	bl	8000f90 <_sbrk>
 80099c8:	1c43      	adds	r3, r0, #1
 80099ca:	d102      	bne.n	80099d2 <_sbrk_r+0x1a>
 80099cc:	682b      	ldr	r3, [r5, #0]
 80099ce:	b103      	cbz	r3, 80099d2 <_sbrk_r+0x1a>
 80099d0:	6023      	str	r3, [r4, #0]
 80099d2:	bd38      	pop	{r3, r4, r5, pc}
 80099d4:	20000844 	.word	0x20000844

080099d8 <memcpy>:
 80099d8:	440a      	add	r2, r1
 80099da:	4291      	cmp	r1, r2
 80099dc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80099e0:	d100      	bne.n	80099e4 <memcpy+0xc>
 80099e2:	4770      	bx	lr
 80099e4:	b510      	push	{r4, lr}
 80099e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80099ee:	4291      	cmp	r1, r2
 80099f0:	d1f9      	bne.n	80099e6 <memcpy+0xe>
 80099f2:	bd10      	pop	{r4, pc}

080099f4 <_realloc_r>:
 80099f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099f8:	4607      	mov	r7, r0
 80099fa:	4614      	mov	r4, r2
 80099fc:	460d      	mov	r5, r1
 80099fe:	b921      	cbnz	r1, 8009a0a <_realloc_r+0x16>
 8009a00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a04:	4611      	mov	r1, r2
 8009a06:	f7ff b9db 	b.w	8008dc0 <_malloc_r>
 8009a0a:	b92a      	cbnz	r2, 8009a18 <_realloc_r+0x24>
 8009a0c:	f7ff f96c 	bl	8008ce8 <_free_r>
 8009a10:	4625      	mov	r5, r4
 8009a12:	4628      	mov	r0, r5
 8009a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a18:	f000 f81a 	bl	8009a50 <_malloc_usable_size_r>
 8009a1c:	4284      	cmp	r4, r0
 8009a1e:	4606      	mov	r6, r0
 8009a20:	d802      	bhi.n	8009a28 <_realloc_r+0x34>
 8009a22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009a26:	d8f4      	bhi.n	8009a12 <_realloc_r+0x1e>
 8009a28:	4621      	mov	r1, r4
 8009a2a:	4638      	mov	r0, r7
 8009a2c:	f7ff f9c8 	bl	8008dc0 <_malloc_r>
 8009a30:	4680      	mov	r8, r0
 8009a32:	b908      	cbnz	r0, 8009a38 <_realloc_r+0x44>
 8009a34:	4645      	mov	r5, r8
 8009a36:	e7ec      	b.n	8009a12 <_realloc_r+0x1e>
 8009a38:	42b4      	cmp	r4, r6
 8009a3a:	4622      	mov	r2, r4
 8009a3c:	4629      	mov	r1, r5
 8009a3e:	bf28      	it	cs
 8009a40:	4632      	movcs	r2, r6
 8009a42:	f7ff ffc9 	bl	80099d8 <memcpy>
 8009a46:	4629      	mov	r1, r5
 8009a48:	4638      	mov	r0, r7
 8009a4a:	f7ff f94d 	bl	8008ce8 <_free_r>
 8009a4e:	e7f1      	b.n	8009a34 <_realloc_r+0x40>

08009a50 <_malloc_usable_size_r>:
 8009a50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a54:	1f18      	subs	r0, r3, #4
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	bfbc      	itt	lt
 8009a5a:	580b      	ldrlt	r3, [r1, r0]
 8009a5c:	18c0      	addlt	r0, r0, r3
 8009a5e:	4770      	bx	lr

08009a60 <_init>:
 8009a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a62:	bf00      	nop
 8009a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a66:	bc08      	pop	{r3}
 8009a68:	469e      	mov	lr, r3
 8009a6a:	4770      	bx	lr

08009a6c <_fini>:
 8009a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a6e:	bf00      	nop
 8009a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a72:	bc08      	pop	{r3}
 8009a74:	469e      	mov	lr, r3
 8009a76:	4770      	bx	lr
