library IEEE;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity Counter_point is 
	(
		clock: in std_logic;
		enter: in std_logic;
		reset: in std_logic;
		data:  in std_logic_vector(3 downto 0);
		
		pontos: out std_logic_vector(4 downto 0)
	);
end Counter_point;

architecture Counter of Counter_point is 
	type STATES is (S0, S1, S2);
	signal EA: STATES;
	signal pontosAtuais: std_logic_vector(4 downto 0);
	
	begin
		P1: process(enter, reset)
		begin
				if reset = '1' then
					EA = S0;
				elsif enter'event = '1' then
					EA = S1;
				end if;
		end process;
		
		P2: process(EA)
		begin
		case EA is
				when S0 => 
					pontosAtuais <= "00000";
				
				when S1 =>
					pontosAtuais <= pontosAtuais + data;
					pontos <= pontosAtuais;
	
end Counter;