// Seed: 4240724471
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    output tri0 id_5,
    output wire id_6
);
  wire id_8;
  assign id_6 = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wand id_3,
    input uwire id_4,
    input wand id_5,
    output uwire id_6
);
  tri  id_8 = 1;
  wire id_9;
  reg  id_10;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_6,
      id_1,
      id_4,
      id_2,
      id_6
  );
  assign modCall_1.type_10 = 0;
  wire id_11;
  wire id_12;
  always id_10 <= 1'b0;
  wire id_13;
endmodule
