#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May  6 11:23:24 2024
# Process ID: 4304
# Current directory: C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1\vivado.jou
# Running On: Vulcan, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 16, Host memory: 16907 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu48dr-fsvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Device 21-403] Loading part xczu48dr-fsvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14488
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2109.219 ; gain = 371.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_dds_compiler_0_0' [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/.Xil/Vivado-4304-Vulcan/realtime/design_1_dds_compiler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dds_compiler_0_0' (0#1) [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/.Xil/Vivado-4304-Vulcan/realtime/design_1_dds_compiler_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:383]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:1027]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:1027]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:1159]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/.Xil/Vivado-4304-Vulcan/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/.Xil/Vivado-4304-Vulcan/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/.Xil/Vivado-4304-Vulcan/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/.Xil/Vivado-4304-Vulcan/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:1159]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:1569]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/.Xil/Vivado-4304-Vulcan/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (0#1) [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/.Xil/Vivado-4304-Vulcan/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/.Xil/Vivado-4304-Vulcan/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/.Xil/Vivado-4304-Vulcan/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:1569]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/.Xil/Vivado-4304-Vulcan/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/.Xil/Vivado-4304-Vulcan/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:986]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:986]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:986]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:383]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/.Xil/Vivado-4304-Vulcan/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (0#1) [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/.Xil/Vivado-4304-Vulcan/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:257]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:257]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:257]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:257]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:257]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0' [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/.Xil/Vivado-4304-Vulcan/realtime/design_1_usp_rf_data_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0' (0#1) [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/.Xil/Vivado-4304-Vulcan/realtime/design_1_usp_rf_data_converter_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'clk_adc2' of module 'design_1_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:264]
WARNING: [Synth 8-7071] port 'm20_axis_tdata' of module 'design_1_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:264]
WARNING: [Synth 8-7071] port 'm20_axis_tvalid' of module 'design_1_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:264]
WARNING: [Synth 8-7071] port 'clk_dac0' of module 'design_1_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:264]
WARNING: [Synth 8-7071] port 's00_axis_tready' of module 'design_1_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:264]
WARNING: [Synth 8-7071] port 'irq' of module 'design_1_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:264]
WARNING: [Synth 8-7023] instance 'usp_rf_data_converter_0' of module 'design_1_usp_rf_data_converter_0_0' has 42 connections declared, but only 36 given [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:264]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/.Xil/Vivado-4304-Vulcan/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/.Xil/Vivado-4304-Vulcan/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:301]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:301]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:301]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:301]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 79 given [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:301]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2201.703 ; gain = 463.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2219.633 ; gain = 481.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2219.633 ; gain = 481.492
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2219.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc] for cell 'design_1_i/usp_rf_data_converter_0'
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc] for cell 'design_1_i/usp_rf_data_converter_0'
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0_in_context.xdc] for cell 'design_1_i/dds_compiler_0'
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0_in_context.xdc] for cell 'design_1_i/dds_compiler_0'
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2258.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2258.949 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2258.949 ; gain = 520.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-fsvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2258.949 ; gain = 520.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for adc2_clk_clk_n. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc2_clk_clk_n. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for adc2_clk_clk_p. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc2_clk_clk_p. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for dac0_clk_clk_n. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac0_clk_clk_n. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for dac0_clk_clk_p. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac0_clk_clk_p. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for sysref_in_diff_n. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysref_in_diff_n. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for sysref_in_diff_p. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysref_in_diff_p. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for vin2_01_v_n. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin2_01_v_n. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for vin2_01_v_p. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin2_01_v_p. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for vout00_0_v_n. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout00_0_v_n. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for vout00_0_v_p. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout00_0_v_p. (constraint file  c:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 22).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/usp_rf_data_converter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/dds_compiler_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2258.949 ; gain = 520.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2258.949 ; gain = 520.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2258.949 ; gain = 520.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 2670.438 ; gain = 932.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 2671.219 ; gain = 933.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 2681.441 ; gain = 943.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2695.234 ; gain = 957.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2695.234 ; gain = 957.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2695.234 ; gain = 957.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2695.234 ; gain = 957.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2695.234 ; gain = 957.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2695.234 ; gain = 957.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_xbar_0                    |         1|
|2     |design_1_auto_ds_0                 |         1|
|3     |design_1_auto_pc_0                 |         1|
|4     |design_1_auto_ds_1                 |         1|
|5     |design_1_auto_pc_1                 |         1|
|6     |design_1_dds_compiler_0_0          |         1|
|7     |design_1_rst_ps8_0_99M_0           |         1|
|8     |design_1_usp_rf_data_converter_0_0 |         1|
|9     |design_1_zynq_ultra_ps_e_0_0       |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_auto_ds                 |     2|
|3     |design_1_auto_pc                 |     2|
|5     |design_1_dds_compiler_0          |     1|
|6     |design_1_rst_ps8_0_99M           |     1|
|7     |design_1_usp_rf_data_converter_0 |     1|
|8     |design_1_xbar                    |     1|
|9     |design_1_zynq_ultra_ps_e_0       |     1|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2695.234 ; gain = 957.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2695.234 ; gain = 917.777
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2695.234 ; gain = 957.094
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2695.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2762.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 36a9bfa2
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 2767.758 ; gain = 2127.430
INFO: [Common 17-1381] The checkpoint 'C:/Vulcan/Design_Tool/Board_Demo/ZCU208/adda_loopback/adda_loopback.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  6 11:24:19 2024...
