// Seed: 3122664644
module module_0 #(
    parameter id_1 = 32'd21
) ();
  wire _id_1;
  ;
  wire [id_1 : -1  ==  1] id_2;
endmodule
module module_0 (
    output wor id_0,
    output uwire id_1,
    input tri0 id_2,
    output tri id_3,
    input tri0 id_4,
    input wand id_5,
    input tri0 id_6,
    input wand id_7,
    output supply0 id_8,
    output logic id_9
    , id_12,
    input wor id_10
);
  logic id_13, id_14, id_15;
  wire module_1;
  assign id_12[1] = -1;
  always @(posedge 1) begin : LABEL_0
    if (1) begin : LABEL_1
      $clog2(51);
      ;
      SystemTFIdentifier;
    end else id_9 = id_4;
  end
  genvar id_16;
  module_0 modCall_1 ();
endmodule
