/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Mar 25 08:55:37 2009
 *                 MD5 Checksum         97d2d3f516945a67b21fcd05af4027f0
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_tuner.h $
 * 
 * Hydra_Software_Devel/2   3/25/09 9:33a yuxiaz
 * PR53430: Updated header files.
 *
 ***************************************************************************/

#ifndef BCHP_TUNER_H__
#define BCHP_TUNER_H__

/***************************************************************************
 *TUNER - SDS Tuner Register Set
 ***************************************************************************/
#define BCHP_TUNER_ANACTL0                       0x01100a00 /* Analog Identification Register */
#define BCHP_TUNER_ANACTL1                       0x01100a04 /* Analog Identification Register */
#define BCHP_TUNER_ANACTL2                       0x01100a08 /* Mixer/Notch Control */
#define BCHP_TUNER_ANACTL3                       0x01100a0c /* Mixer Bias Control */
#define BCHP_TUNER_ANACTL4                       0x01100a10 /* IF LPF Bandwidth/Power Control */
#define BCHP_TUNER_ANACTL5                       0x01100a14 /* IF LPF Bias/IF Amp Power Control */
#define BCHP_TUNER_ANACTL6                       0x01100a18 /* IF Output Buffer Control */
#define BCHP_TUNER_ANACTL7                       0x01100a1c /* IF LPF Calibration/DCO Power Control */
#define BCHP_TUNER_ANACTL8                       0x01100a20 /* DCO Power/Charge Pump Control */
#define BCHP_TUNER_ANACTL9                       0x01100a24 /* LO/Test/Bandgap/DCO Gain Control */
#define BCHP_TUNER_ANACTL10                      0x01100a28 /* LO PLL Power/CML/Divider Control */
#define BCHP_TUNER_ANACTL11                      0x01100a2c /* LO PLL VCO Tank Select/Reference Control */
#define BCHP_TUNER_ANACTL12                      0x01100a30 /* LO PLL Lock Detect/Cap Control */
#define BCHP_TUNER_ANACTL13                      0x01100a34 /* LO PLL Power/Comparator Threshold Control */
#define BCHP_TUNER_ANACTL14                      0x01100a38 /* LO PLL Charge Pump/CML Bias/Test/Divider Control */
#define BCHP_TUNER_ANACTL15                      0x01100a3c /* LO PLL Charge Pump Bias Control */
#define BCHP_TUNER_ANACTL16                      0x01100a40 /* LO PLL Test/Charge Pump Bias Control */
#define BCHP_TUNER_ANACTL17                      0x01100a44 /* Image Filter/LO Loop Filter Control */
#define BCHP_TUNER_ANACTL18                      0x01100a48 /* Image Filter/DAC Control */
#define BCHP_TUNER_ANACTL19                      0x01100a4c /* Reference DAC/Gain Calibration 1080 Control */
#define BCHP_TUNER_ANACTL20                      0x01100a50 /* DCO Charge Pump Reset/1080 CML Bias Control */
#define BCHP_TUNER_ANACTL21                      0x01100a54 /* DAC PLL Lock Detect/Charge Pump/Reset/Test Control */
#define BCHP_TUNER_ANACTL22                      0x01100a58 /* DAC PLL Divider/Test/Reset/Comparator Threshold Control */
#define BCHP_TUNER_ANACTL23                      0x01100a5c /* DAC PLL Divider Control */
#define BCHP_TUNER_ANACTL24                      0x01100a60 /* DAC PLL Buffer/Regulator/CML Divider Control */
#define BCHP_TUNER_ANACTL25                      0x01100a64 /* DAC PLL Charge Pump/Reference Control */
#define BCHP_TUNER_ANACTL26                      0x01100a68 /* DAC PLL Cap Control */
#define BCHP_TUNER_ANACTL27                      0x01100a6c /* DAC PLL Charge Pump Control */
#define BCHP_TUNER_ANACTL28                      0x01100a70 /* DAC PLL Power/Charge Pump Control */
#define BCHP_TUNER_ANACTL29                      0x01100a74 /* Tuner PLL Read-Only Lock Status Register */
#define BCHP_TUNER_ANACTL30                      0x01100a78 /* (empty) */
#define BCHP_TUNER_ANACTL31                      0x01100a7c /* (empty) */
#define BCHP_TUNER_DIGCTL0                       0x01100a80 /* Pre IF DC Offset Canceller Control */
#define BCHP_TUNER_DIGCTL1                       0x01100a84 /* DC Offset Canceller Decimation Rate Control */
#define BCHP_TUNER_DIGCTL2                       0x01100a88 /* Pre IF DC Offset Canceller Control */
#define BCHP_TUNER_DIGCTL3                       0x01100a8c /* Post IF DC Offset Canceller Control */
#define BCHP_TUNER_DIGCTL4                       0x01100a90 /* Post IF DC Offset Canceller Control */
#define BCHP_TUNER_DIGCTL5                       0x01100a94 /* AGC Control */
#define BCHP_TUNER_DIGCTL6                       0x01100a98 /* AGC Control */
#define BCHP_TUNER_DIGCTL7                       0x01100a9c /* LO DDFS Control */
#define BCHP_TUNER_DIGCTL8                       0x01100aa0 /* DC Canceller Gain Delta Control */
#define BCHP_TUNER_DIGCTL9                       0x01100aa4 /* DC Canceller Gain Delta Control */
#define BCHP_TUNER_DIGCTL10                      0x01100aa8 /* Test Control */
#define BCHP_TUNER_DIGCTL11                      0x01100aac /* Test and Bypass Control */
#define BCHP_TUNER_DIGCTL12                      0x01100ab0 /* A/D Clock Divider */
#define BCHP_TUNER_DIGCTL13                      0x01100ab4 /* A/D Clock Duty Cycle Control */
#define BCHP_TUNER_DIGCTL14                      0x01100ab8 /* Clock Power Down Control */
#define BCHP_TUNER_DIGCTL15                      0x01100abc /* Pre DCO Loop Coefficients */
#define BCHP_TUNER_DIGCTL16                      0x01100ac0 /* Post DCO Loop Coefficients */
#define BCHP_TUNER_DIGCTL17                      0x01100ac4 /* Tuner IF LPF Calibration Control */
#define BCHP_TUNER_DIGCTL18                      0x01100ac8 /* (empty) */
#define BCHP_TUNER_DIGCTL19                      0x01100acc /* (empty) */
#define BCHP_TUNER_DIGCTL20                      0x01100ad0 /* (empty) */
#define BCHP_TUNER_DIGCTL21                      0x01100ad4 /* (empty) */
#define BCHP_TUNER_DIGCTL22                      0x01100ad8 /* (empty) */
#define BCHP_TUNER_DIGCTL23                      0x01100adc /* (empty) */
#define BCHP_TUNER_DIGCTL24                      0x01100ae0 /* (empty) */
#define BCHP_TUNER_DIGCTL25                      0x01100ae4 /* (empty) */
#define BCHP_TUNER_DIGCTL26                      0x01100ae8 /* (empty) */
#define BCHP_TUNER_DIGCTL27                      0x01100aec /* (empty) */
#define BCHP_TUNER_DIGCTL28                      0x01100af0 /* (empty) */
#define BCHP_TUNER_DIGCTL29                      0x01100af4 /* (empty) */
#define BCHP_TUNER_DIGCTL30                      0x01100af8 /* (empty) */
#define BCHP_TUNER_DIGCTL31                      0x01100afc /* (empty) */
#define BCHP_TUNER_MB0                           0x01100b00 /* Pre IF PGA DC Canceller Integrator Write */
#define BCHP_TUNER_MB1                           0x01100b04 /* Reserved */
#define BCHP_TUNER_MB2                           0x01100b08 /* LO DDFS Frequency Control Word */
#define BCHP_TUNER_MB3                           0x01100b0c /* Pre IF PGA DC Canceller ADC/DAC Read-only Register */
#define BCHP_TUNER_MB4                           0x01100b10 /* Post IF PGA DC Canceller DAC Read-only Register */
#define BCHP_TUNER_MB5                           0x01100b14 /* AGC, PGA and DC Canceller Gain Delta Read-only Register */
#define BCHP_TUNER_MB6                           0x01100b18 /* Reserved */
#define BCHP_TUNER_MB7                           0x01100b1c /* Reserved */
#define BCHP_TUNER_AGC_GAIN_CTL                  0x01100b20 /* RF/IF PGA Gain Control Register */
#define BCHP_TUNER_DC_OFF_CTL                    0x01100b24 /* Post IF PGA DC Canceller Offset Control Register */

/***************************************************************************
 *ANACTL0 - Analog Identification Register
 ***************************************************************************/
/* TUNER :: ANACTL0 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL0_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_ANACTL0_reserved0_SHIFT                         8

/* TUNER :: ANACTL0 :: CHIP_TYPE [07:05] */
#define BCHP_TUNER_ANACTL0_CHIP_TYPE_MASK                          0x000000e0
#define BCHP_TUNER_ANACTL0_CHIP_TYPE_SHIFT                         5

/* TUNER :: ANACTL0 :: REVISION_LETTER [04:03] */
#define BCHP_TUNER_ANACTL0_REVISION_LETTER_MASK                    0x00000018
#define BCHP_TUNER_ANACTL0_REVISION_LETTER_SHIFT                   3

/* TUNER :: ANACTL0 :: REVISION_NUMBER [02:00] */
#define BCHP_TUNER_ANACTL0_REVISION_NUMBER_MASK                    0x00000007
#define BCHP_TUNER_ANACTL0_REVISION_NUMBER_SHIFT                   0

/***************************************************************************
 *ANACTL1 - Analog Identification Register
 ***************************************************************************/
/* TUNER :: ANACTL1 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL1_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_ANACTL1_reserved0_SHIFT                         8

/* TUNER :: ANACTL1 :: DIE_VERSION [07:05] */
#define BCHP_TUNER_ANACTL1_DIE_VERSION_MASK                        0x000000e0
#define BCHP_TUNER_ANACTL1_DIE_VERSION_SHIFT                       5

/* TUNER :: ANACTL1 :: reserved1 [04:00] */
#define BCHP_TUNER_ANACTL1_reserved1_MASK                          0x0000001f
#define BCHP_TUNER_ANACTL1_reserved1_SHIFT                         0

/***************************************************************************
 *ANACTL2 - Mixer/Notch Control
 ***************************************************************************/
/* TUNER :: ANACTL2 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL2_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_ANACTL2_reserved0_SHIFT                         8

/* TUNER :: ANACTL2 :: RFPGA_NOTCH [07:05] */
#define BCHP_TUNER_ANACTL2_RFPGA_NOTCH_MASK                        0x000000e0
#define BCHP_TUNER_ANACTL2_RFPGA_NOTCH_SHIFT                       5

/* TUNER :: ANACTL2 :: MIX_LOBIAS [04:01] */
#define BCHP_TUNER_ANACTL2_MIX_LOBIAS_MASK                         0x0000001e
#define BCHP_TUNER_ANACTL2_MIX_LOBIAS_SHIFT                        1

/* TUNER :: ANACTL2 :: MIX_PWRDN [00:00] */
#define BCHP_TUNER_ANACTL2_MIX_PWRDN_MASK                          0x00000001
#define BCHP_TUNER_ANACTL2_MIX_PWRDN_SHIFT                         0

/***************************************************************************
 *ANACTL3 - Mixer Bias Control
 ***************************************************************************/
/* TUNER :: ANACTL3 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL3_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_ANACTL3_reserved0_SHIFT                         8

/* TUNER :: ANACTL3 :: MIX_ICNTL [07:04] */
#define BCHP_TUNER_ANACTL3_MIX_ICNTL_MASK                          0x000000f0
#define BCHP_TUNER_ANACTL3_MIX_ICNTL_SHIFT                         4

/* TUNER :: ANACTL3 :: MIX_OUTBIAS [03:00] */
#define BCHP_TUNER_ANACTL3_MIX_OUTBIAS_MASK                        0x0000000f
#define BCHP_TUNER_ANACTL3_MIX_OUTBIAS_SHIFT                       0

/***************************************************************************
 *ANACTL4 - IF LPF Bandwidth/Power Control
 ***************************************************************************/
/* TUNER :: ANACTL4 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL4_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_ANACTL4_reserved0_SHIFT                         8

/* TUNER :: ANACTL4 :: IFLPF_BWR [07:02] */
#define BCHP_TUNER_ANACTL4_IFLPF_BWR_MASK                          0x000000fc
#define BCHP_TUNER_ANACTL4_IFLPF_BWR_SHIFT                         2

/* TUNER :: ANACTL4 :: IFLPF_PWROFFI [01:01] */
#define BCHP_TUNER_ANACTL4_IFLPF_PWROFFI_MASK                      0x00000002
#define BCHP_TUNER_ANACTL4_IFLPF_PWROFFI_SHIFT                     1

/* TUNER :: ANACTL4 :: IFLPF_PWROFFQ [00:00] */
#define BCHP_TUNER_ANACTL4_IFLPF_PWROFFQ_MASK                      0x00000001
#define BCHP_TUNER_ANACTL4_IFLPF_PWROFFQ_SHIFT                     0

/***************************************************************************
 *ANACTL5 - IF LPF Bias/IF Amp Power Control
 ***************************************************************************/
/* TUNER :: ANACTL5 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL5_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_ANACTL5_reserved0_SHIFT                         8

/* TUNER :: ANACTL5 :: IFLPF_BIAS [07:04] */
#define BCHP_TUNER_ANACTL5_IFLPF_BIAS_MASK                         0x000000f0
#define BCHP_TUNER_ANACTL5_IFLPF_BIAS_SHIFT                        4

/* TUNER :: ANACTL5 :: IFAMP_PWRUP [03:03] */
#define BCHP_TUNER_ANACTL5_IFAMP_PWRUP_MASK                        0x00000008
#define BCHP_TUNER_ANACTL5_IFAMP_PWRUP_SHIFT                       3

/* TUNER :: ANACTL5 :: IFAMP_PWRSAV [02:01] */
#define BCHP_TUNER_ANACTL5_IFAMP_PWRSAV_MASK                       0x00000006
#define BCHP_TUNER_ANACTL5_IFAMP_PWRSAV_SHIFT                      1

/* TUNER :: ANACTL5 :: IFAMP_STRTUP [00:00] */
#define BCHP_TUNER_ANACTL5_IFAMP_STRTUP_MASK                       0x00000001
#define BCHP_TUNER_ANACTL5_IFAMP_STRTUP_SHIFT                      0

/***************************************************************************
 *ANACTL6 - IF Output Buffer Control
 ***************************************************************************/
/* TUNER :: ANACTL6 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL6_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_ANACTL6_reserved0_SHIFT                         8

/* TUNER :: ANACTL6 :: OUTBUF_PWRSAV [07:06] */
#define BCHP_TUNER_ANACTL6_OUTBUF_PWRSAV_MASK                      0x000000c0
#define BCHP_TUNER_ANACTL6_OUTBUF_PWRSAV_SHIFT                     6

/* TUNER :: ANACTL6 :: OUTBUF_CM_SFT [05:04] */
#define BCHP_TUNER_ANACTL6_OUTBUF_CM_SFT_MASK                      0x00000030
#define BCHP_TUNER_ANACTL6_OUTBUF_CM_SFT_SHIFT                     4

/* TUNER :: ANACTL6 :: OUTBUF_STRTUP [03:03] */
#define BCHP_TUNER_ANACTL6_OUTBUF_STRTUP_MASK                      0x00000008
#define BCHP_TUNER_ANACTL6_OUTBUF_STRTUP_SHIFT                     3

/* TUNER :: ANACTL6 :: OUTBUF_PWRUP [02:02] */
#define BCHP_TUNER_ANACTL6_OUTBUF_PWRUP_MASK                       0x00000004
#define BCHP_TUNER_ANACTL6_OUTBUF_PWRUP_SHIFT                      2

/* TUNER :: ANACTL6 :: OUTBUF_TEST [01:01] */
#define BCHP_TUNER_ANACTL6_OUTBUF_TEST_MASK                        0x00000002
#define BCHP_TUNER_ANACTL6_OUTBUF_TEST_SHIFT                       1

/* TUNER :: ANACTL6 :: OUTBUF_SHORT [00:00] */
#define BCHP_TUNER_ANACTL6_OUTBUF_SHORT_MASK                       0x00000001
#define BCHP_TUNER_ANACTL6_OUTBUF_SHORT_SHIFT                      0

/***************************************************************************
 *ANACTL7 - IF LPF Calibration/DCO Power Control
 ***************************************************************************/
/* TUNER :: ANACTL7 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL7_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_ANACTL7_reserved0_SHIFT                         8

/* TUNER :: ANACTL7 :: IFAMP_FILTER_CAL [07:07] */
#define BCHP_TUNER_ANACTL7_IFAMP_FILTER_CAL_MASK                   0x00000080
#define BCHP_TUNER_ANACTL7_IFAMP_FILTER_CAL_SHIFT                  7

/* TUNER :: ANACTL7 :: filcal_dac_OPB [06:04] */
#define BCHP_TUNER_ANACTL7_filcal_dac_OPB_MASK                     0x00000070
#define BCHP_TUNER_ANACTL7_filcal_dac_OPB_SHIFT                    4

/* TUNER :: ANACTL7 :: filcal_dac_pwrdn [03:03] */
#define BCHP_TUNER_ANACTL7_filcal_dac_pwrdn_MASK                   0x00000008
#define BCHP_TUNER_ANACTL7_filcal_dac_pwrdn_SHIFT                  3

/* TUNER :: ANACTL7 :: filcal_dac_twoscomp [02:02] */
#define BCHP_TUNER_ANACTL7_filcal_dac_twoscomp_MASK                0x00000004
#define BCHP_TUNER_ANACTL7_filcal_dac_twoscomp_SHIFT               2

/* TUNER :: ANACTL7 :: DCO_PRE_IQ_pwrdn [01:01] */
#define BCHP_TUNER_ANACTL7_DCO_PRE_IQ_pwrdn_MASK                   0x00000002
#define BCHP_TUNER_ANACTL7_DCO_PRE_IQ_pwrdn_SHIFT                  1

/* TUNER :: ANACTL7 :: DCO_POST_IQ_pwrdn [00:00] */
#define BCHP_TUNER_ANACTL7_DCO_POST_IQ_pwrdn_MASK                  0x00000001
#define BCHP_TUNER_ANACTL7_DCO_POST_IQ_pwrdn_SHIFT                 0

/***************************************************************************
 *ANACTL8 - DCO Power/Charge Pump Control
 ***************************************************************************/
/* TUNER :: ANACTL8 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL8_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_ANACTL8_reserved0_SHIFT                         8

/* TUNER :: ANACTL8 :: DCO_PRE_IQ_pwrdn_Vbal [07:07] */
#define BCHP_TUNER_ANACTL8_DCO_PRE_IQ_pwrdn_Vbal_MASK              0x00000080
#define BCHP_TUNER_ANACTL8_DCO_PRE_IQ_pwrdn_Vbal_SHIFT             7

/* TUNER :: ANACTL8 :: DCO_POST_IQ_pwrdn_Vbal [06:06] */
#define BCHP_TUNER_ANACTL8_DCO_POST_IQ_pwrdn_Vbal_MASK             0x00000040
#define BCHP_TUNER_ANACTL8_DCO_POST_IQ_pwrdn_Vbal_SHIFT            6

/* TUNER :: ANACTL8 :: DCO_PRE_QP_I [05:03] */
#define BCHP_TUNER_ANACTL8_DCO_PRE_QP_I_MASK                       0x00000038
#define BCHP_TUNER_ANACTL8_DCO_PRE_QP_I_SHIFT                      3

/* TUNER :: ANACTL8 :: DCO_POST_QP_I [02:00] */
#define BCHP_TUNER_ANACTL8_DCO_POST_QP_I_MASK                      0x00000007
#define BCHP_TUNER_ANACTL8_DCO_POST_QP_I_SHIFT                     0

/***************************************************************************
 *ANACTL9 - LO/Test/Bandgap/DCO Gain Control
 ***************************************************************************/
/* TUNER :: ANACTL9 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL9_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_ANACTL9_reserved0_SHIFT                         8

/* TUNER :: ANACTL9 :: PLL_TEST_EN [07:07] */
#define BCHP_TUNER_ANACTL9_PLL_TEST_EN_MASK                        0x00000080
#define BCHP_TUNER_ANACTL9_PLL_TEST_EN_SHIFT                       7

/* TUNER :: ANACTL9 :: lP_rstCMOSbb [06:06] */
#define BCHP_TUNER_ANACTL9_lP_rstCMOSbb_MASK                       0x00000040
#define BCHP_TUNER_ANACTL9_lP_rstCMOSbb_SHIFT                      6

/* TUNER :: ANACTL9 :: pwrdn_bg [05:05] */
#define BCHP_TUNER_ANACTL9_pwrdn_bg_MASK                           0x00000020
#define BCHP_TUNER_ANACTL9_pwrdn_bg_SHIFT                          5

/* TUNER :: ANACTL9 :: bg_core_adj [04:02] */
#define BCHP_TUNER_ANACTL9_bg_core_adj_MASK                        0x0000001c
#define BCHP_TUNER_ANACTL9_bg_core_adj_SHIFT                       2

/* TUNER :: ANACTL9 :: DCO_PRE_GM_GAIN [01:01] */
#define BCHP_TUNER_ANACTL9_DCO_PRE_GM_GAIN_MASK                    0x00000002
#define BCHP_TUNER_ANACTL9_DCO_PRE_GM_GAIN_SHIFT                   1

/* TUNER :: ANACTL9 :: DCO_POST_GM_GAIN [00:00] */
#define BCHP_TUNER_ANACTL9_DCO_POST_GM_GAIN_MASK                   0x00000001
#define BCHP_TUNER_ANACTL9_DCO_POST_GM_GAIN_SHIFT                  0

/***************************************************************************
 *ANACTL10 - LO PLL Power/CML/Divider Control
 ***************************************************************************/
/* TUNER :: ANACTL10 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL10_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL10_reserved0_SHIFT                        8

/* TUNER :: ANACTL10 :: lP_vco_pwrdn [07:07] */
#define BCHP_TUNER_ANACTL10_lP_vco_pwrdn_MASK                      0x00000080
#define BCHP_TUNER_ANACTL10_lP_vco_pwrdn_SHIFT                     7

/* TUNER :: ANACTL10 :: lP_cml_div2_cnt [06:05] */
#define BCHP_TUNER_ANACTL10_lP_cml_div2_cnt_MASK                   0x00000060
#define BCHP_TUNER_ANACTL10_lP_cml_div2_cnt_SHIFT                  5

/* TUNER :: ANACTL10 :: lP_pd_LO [04:04] */
#define BCHP_TUNER_ANACTL10_lP_pd_LO_MASK                          0x00000010
#define BCHP_TUNER_ANACTL10_lP_pd_LO_SHIFT                         4

/* TUNER :: ANACTL10 :: lP_cmlDIVRST [03:03] */
#define BCHP_TUNER_ANACTL10_lP_cmlDIVRST_MASK                      0x00000008
#define BCHP_TUNER_ANACTL10_lP_cmlDIVRST_SHIFT                     3

/* TUNER :: ANACTL10 :: lP_sel_mux [02:00] */
#define BCHP_TUNER_ANACTL10_lP_sel_mux_MASK                        0x00000007
#define BCHP_TUNER_ANACTL10_lP_sel_mux_SHIFT                       0

/***************************************************************************
 *ANACTL11 - LO PLL VCO Tank Select/Reference Control
 ***************************************************************************/
/* TUNER :: ANACTL11 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL11_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL11_reserved0_SHIFT                        8

/* TUNER :: ANACTL11 :: lP_vco_sel [07:06] */
#define BCHP_TUNER_ANACTL11_lP_vco_sel_MASK                        0x000000c0
#define BCHP_TUNER_ANACTL11_lP_vco_sel_SHIFT                       6

/* TUNER :: ANACTL11 :: lP_ref_cntl [05:00] */
#define BCHP_TUNER_ANACTL11_lP_ref_cntl_MASK                       0x0000003f
#define BCHP_TUNER_ANACTL11_lP_ref_cntl_SHIFT                      0

/***************************************************************************
 *ANACTL12 - LO PLL Lock Detect/Cap Control
 ***************************************************************************/
/* TUNER :: ANACTL12 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL12_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL12_reserved0_SHIFT                        8

/* TUNER :: ANACTL12 :: lP_ld_RESET_STRT [07:07] */
#define BCHP_TUNER_ANACTL12_lP_ld_RESET_STRT_MASK                  0x00000080
#define BCHP_TUNER_ANACTL12_lP_ld_RESET_STRT_SHIFT                 7

/* TUNER :: ANACTL12 :: lP_ld_EN [06:06] */
#define BCHP_TUNER_ANACTL12_lP_ld_EN_MASK                          0x00000040
#define BCHP_TUNER_ANACTL12_lP_ld_EN_SHIFT                         6

/* TUNER :: ANACTL12 :: lP_cap_cntl [05:00] */
#define BCHP_TUNER_ANACTL12_lP_cap_cntl_MASK                       0x0000003f
#define BCHP_TUNER_ANACTL12_lP_cap_cntl_SHIFT                      0

/***************************************************************************
 *ANACTL13 - LO PLL Power/Comparator Threshold Control
 ***************************************************************************/
/* TUNER :: ANACTL13 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL13_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL13_reserved0_SHIFT                        8

/* TUNER :: ANACTL13 :: lP_fblvlfdoff [07:07] */
#define BCHP_TUNER_ANACTL13_lP_fblvlfdoff_MASK                     0x00000080
#define BCHP_TUNER_ANACTL13_lP_fblvlfdoff_SHIFT                    7

/* TUNER :: ANACTL13 :: lP_PD [06:06] */
#define BCHP_TUNER_ANACTL13_lP_PD_MASK                             0x00000040
#define BCHP_TUNER_ANACTL13_lP_PD_SHIFT                            6

/* TUNER :: ANACTL13 :: lP_pwrup_wd [05:05] */
#define BCHP_TUNER_ANACTL13_lP_pwrup_wd_MASK                       0x00000020
#define BCHP_TUNER_ANACTL13_lP_pwrup_wd_SHIFT                      5

/* TUNER :: ANACTL13 :: lP_VcREF [04:00] */
#define BCHP_TUNER_ANACTL13_lP_VcREF_MASK                          0x0000001f
#define BCHP_TUNER_ANACTL13_lP_VcREF_SHIFT                         0

/***************************************************************************
 *ANACTL14 - LO PLL Charge Pump/CML Bias/Test/Divider Control
 ***************************************************************************/
/* TUNER :: ANACTL14 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL14_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL14_reserved0_SHIFT                        8

/* TUNER :: ANACTL14 :: lP_manIbal [07:07] */
#define BCHP_TUNER_ANACTL14_lP_manIbal_MASK                        0x00000080
#define BCHP_TUNER_ANACTL14_lP_manIbal_SHIFT                       7

/* TUNER :: ANACTL14 :: lP_QPMainbiasCNT [06:05] */
#define BCHP_TUNER_ANACTL14_lP_QPMainbiasCNT_MASK                  0x00000060
#define BCHP_TUNER_ANACTL14_lP_QPMainbiasCNT_SHIFT                 5

/* TUNER :: ANACTL14 :: lP_QP_pd [04:04] */
#define BCHP_TUNER_ANACTL14_lP_QP_pd_MASK                          0x00000010
#define BCHP_TUNER_ANACTL14_lP_QP_pd_SHIFT                         4

/* TUNER :: ANACTL14 :: lP_fbcmlbiasCNT [03:02] */
#define BCHP_TUNER_ANACTL14_lP_fbcmlbiasCNT_MASK                   0x0000000c
#define BCHP_TUNER_ANACTL14_lP_fbcmlbiasCNT_SHIFT                  2

/* TUNER :: ANACTL14 :: lP_LODIVBY4EN [01:01] */
#define BCHP_TUNER_ANACTL14_lP_LODIVBY4EN_MASK                     0x00000002
#define BCHP_TUNER_ANACTL14_lP_LODIVBY4EN_SHIFT                    1

/* TUNER :: ANACTL14 :: lP_div16_12b [00:00] */
#define BCHP_TUNER_ANACTL14_lP_div16_12b_MASK                      0x00000001
#define BCHP_TUNER_ANACTL14_lP_div16_12b_SHIFT                     0

/***************************************************************************
 *ANACTL15 - LO PLL Charge Pump Bias Control
 ***************************************************************************/
/* TUNER :: ANACTL15 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL15_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL15_reserved0_SHIFT                        8

/* TUNER :: ANACTL15 :: lP_manVbal [07:07] */
#define BCHP_TUNER_ANACTL15_lP_manVbal_MASK                        0x00000080
#define BCHP_TUNER_ANACTL15_lP_manVbal_SHIFT                       7

/* TUNER :: ANACTL15 :: lP_QPMainbiasCNT2 [06:05] */
#define BCHP_TUNER_ANACTL15_lP_QPMainbiasCNT2_MASK                 0x00000060
#define BCHP_TUNER_ANACTL15_lP_QPMainbiasCNT2_SHIFT                5

/* TUNER :: ANACTL15 :: lP_QPbiasCNT [04:00] */
#define BCHP_TUNER_ANACTL15_lP_QPbiasCNT_MASK                      0x0000001f
#define BCHP_TUNER_ANACTL15_lP_QPbiasCNT_SHIFT                     0

/***************************************************************************
 *ANACTL16 - LO PLL Test/Charge Pump Bias Control
 ***************************************************************************/
/* TUNER :: ANACTL16 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL16_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL16_reserved0_SHIFT                        8

/* TUNER :: ANACTL16 :: lP_Vc_prb_en [07:07] */
#define BCHP_TUNER_ANACTL16_lP_Vc_prb_en_MASK                      0x00000080
#define BCHP_TUNER_ANACTL16_lP_Vc_prb_en_SHIFT                     7

/* TUNER :: ANACTL16 :: lP_Vz_prb_en [06:06] */
#define BCHP_TUNER_ANACTL16_lP_Vz_prb_en_MASK                      0x00000040
#define BCHP_TUNER_ANACTL16_lP_Vz_prb_en_SHIFT                     6

/* TUNER :: ANACTL16 :: lP_QP2_pd [05:05] */
#define BCHP_TUNER_ANACTL16_lP_QP2_pd_MASK                         0x00000020
#define BCHP_TUNER_ANACTL16_lP_QP2_pd_SHIFT                        5

/* TUNER :: ANACTL16 :: lP_QPbiasCNT2 [04:00] */
#define BCHP_TUNER_ANACTL16_lP_QPbiasCNT2_MASK                     0x0000001f
#define BCHP_TUNER_ANACTL16_lP_QPbiasCNT2_SHIFT                    0

/***************************************************************************
 *ANACTL17 - Image Filter/LO Loop Filter Control
 ***************************************************************************/
/* TUNER :: ANACTL17 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL17_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL17_reserved0_SHIFT                        8

/* TUNER :: ANACTL17 :: DAC_b [07:05] */
#define BCHP_TUNER_ANACTL17_DAC_b_MASK                             0x000000e0
#define BCHP_TUNER_ANACTL17_DAC_b_SHIFT                            5

/* TUNER :: ANACTL17 :: DACIMFreg_pwrdn [04:04] */
#define BCHP_TUNER_ANACTL17_DACIMFreg_pwrdn_MASK                   0x00000010
#define BCHP_TUNER_ANACTL17_DACIMFreg_pwrdn_SHIFT                  4

/* TUNER :: ANACTL17 :: lP_Rcntl [03:02] */
#define BCHP_TUNER_ANACTL17_lP_Rcntl_MASK                          0x0000000c
#define BCHP_TUNER_ANACTL17_lP_Rcntl_SHIFT                         2

/* TUNER :: ANACTL17 :: lP_manRSTClf [01:01] */
#define BCHP_TUNER_ANACTL17_lP_manRSTClf_MASK                      0x00000002
#define BCHP_TUNER_ANACTL17_lP_manRSTClf_SHIFT                     1

/* TUNER :: ANACTL17 :: lP_pwrup_lf [00:00] */
#define BCHP_TUNER_ANACTL17_lP_pwrup_lf_MASK                       0x00000001
#define BCHP_TUNER_ANACTL17_lP_pwrup_lf_SHIFT                      0

/***************************************************************************
 *ANACTL18 - Image Filter/DAC Control
 ***************************************************************************/
/* TUNER :: ANACTL18 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL18_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL18_reserved0_SHIFT                        8

/* TUNER :: ANACTL18 :: d2d1080_pwrdn_1p2 [07:07] */
#define BCHP_TUNER_ANACTL18_d2d1080_pwrdn_1p2_MASK                 0x00000080
#define BCHP_TUNER_ANACTL18_d2d1080_pwrdn_1p2_SHIFT                7

/* TUNER :: ANACTL18 :: DAC_pwrup_1p2 [06:06] */
#define BCHP_TUNER_ANACTL18_DAC_pwrup_1p2_MASK                     0x00000040
#define BCHP_TUNER_ANACTL18_DAC_pwrup_1p2_SHIFT                    6

/* TUNER :: ANACTL18 :: DAC_gmx [05:02] */
#define BCHP_TUNER_ANACTL18_DAC_gmx_MASK                           0x0000003c
#define BCHP_TUNER_ANACTL18_DAC_gmx_SHIFT                          2

/* TUNER :: ANACTL18 :: IMF_pwrdn [01:01] */
#define BCHP_TUNER_ANACTL18_IMF_pwrdn_MASK                         0x00000002
#define BCHP_TUNER_ANACTL18_IMF_pwrdn_SHIFT                        1

/* TUNER :: ANACTL18 :: DAC_if_hp [00:00] */
#define BCHP_TUNER_ANACTL18_DAC_if_hp_MASK                         0x00000001
#define BCHP_TUNER_ANACTL18_DAC_if_hp_SHIFT                        0

/***************************************************************************
 *ANACTL19 - Reference DAC/Gain Calibration 1080 Control
 ***************************************************************************/
/* TUNER :: ANACTL19 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL19_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL19_reserved0_SHIFT                        8

/* TUNER :: ANACTL19 :: sigcal_1080_pwrdn [07:07] */
#define BCHP_TUNER_ANACTL19_sigcal_1080_pwrdn_MASK                 0x00000080
#define BCHP_TUNER_ANACTL19_sigcal_1080_pwrdn_SHIFT                7

/* TUNER :: ANACTL19 :: cml1080_pwrdn [06:06] */
#define BCHP_TUNER_ANACTL19_cml1080_pwrdn_MASK                     0x00000040
#define BCHP_TUNER_ANACTL19_cml1080_pwrdn_SHIFT                    6

/* TUNER :: ANACTL19 :: DAC_clksel [05:05] */
#define BCHP_TUNER_ANACTL19_DAC_clksel_MASK                        0x00000020
#define BCHP_TUNER_ANACTL19_DAC_clksel_SHIFT                       5

/* TUNER :: ANACTL19 :: DAC_clkdel [04:04] */
#define BCHP_TUNER_ANACTL19_DAC_clkdel_MASK                        0x00000010
#define BCHP_TUNER_ANACTL19_DAC_clkdel_SHIFT                       4

/* TUNER :: ANACTL19 :: DAC_ictl [03:00] */
#define BCHP_TUNER_ANACTL19_DAC_ictl_MASK                          0x0000000f
#define BCHP_TUNER_ANACTL19_DAC_ictl_SHIFT                         0

/***************************************************************************
 *ANACTL20 - DCO Charge Pump Reset/1080 CML Bias Control
 ***************************************************************************/
/* TUNER :: ANACTL20 :: reserved0 [31:04] */
#define BCHP_TUNER_ANACTL20_reserved0_MASK                         0xfffffff0
#define BCHP_TUNER_ANACTL20_reserved0_SHIFT                        4

/* TUNER :: ANACTL20 :: DCO_pre_QP_RST [03:03] */
#define BCHP_TUNER_ANACTL20_DCO_pre_QP_RST_MASK                    0x00000008
#define BCHP_TUNER_ANACTL20_DCO_pre_QP_RST_SHIFT                   3

/* TUNER :: ANACTL20 :: DCO_post_QP_RST [02:02] */
#define BCHP_TUNER_ANACTL20_DCO_post_QP_RST_MASK                   0x00000004
#define BCHP_TUNER_ANACTL20_DCO_post_QP_RST_SHIFT                  2

/* TUNER :: ANACTL20 :: cml1080_cmlCNT [01:00] */
#define BCHP_TUNER_ANACTL20_cml1080_cmlCNT_MASK                    0x00000003
#define BCHP_TUNER_ANACTL20_cml1080_cmlCNT_SHIFT                   0

/***************************************************************************
 *ANACTL21 - DAC PLL Lock Detect/Charge Pump/Reset/Test Control
 ***************************************************************************/
/* TUNER :: ANACTL21 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL21_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL21_reserved0_SHIFT                        8

/* TUNER :: ANACTL21 :: WD_PWRDN [07:07] */
#define BCHP_TUNER_ANACTL21_WD_PWRDN_MASK                          0x00000080
#define BCHP_TUNER_ANACTL21_WD_PWRDN_SHIFT                         7

/* TUNER :: ANACTL21 :: ld_EN [06:06] */
#define BCHP_TUNER_ANACTL21_ld_EN_MASK                             0x00000040
#define BCHP_TUNER_ANACTL21_ld_EN_SHIFT                            6

/* TUNER :: ANACTL21 :: ld_RESET_STRT [05:05] */
#define BCHP_TUNER_ANACTL21_ld_RESET_STRT_MASK                     0x00000020
#define BCHP_TUNER_ANACTL21_ld_RESET_STRT_SHIFT                    5

/* TUNER :: ANACTL21 :: manIbal [04:04] */
#define BCHP_TUNER_ANACTL21_manIbal_MASK                           0x00000010
#define BCHP_TUNER_ANACTL21_manIbal_SHIFT                          4

/* TUNER :: ANACTL21 :: manVbal_2p5 [03:03] */
#define BCHP_TUNER_ANACTL21_manVbal_2p5_MASK                       0x00000008
#define BCHP_TUNER_ANACTL21_manVbal_2p5_SHIFT                      3

/* TUNER :: ANACTL21 :: Reset_LF [02:02] */
#define BCHP_TUNER_ANACTL21_Reset_LF_MASK                          0x00000004
#define BCHP_TUNER_ANACTL21_Reset_LF_SHIFT                         2

/* TUNER :: ANACTL21 :: Vc_prb_en [01:01] */
#define BCHP_TUNER_ANACTL21_Vc_prb_en_MASK                         0x00000002
#define BCHP_TUNER_ANACTL21_Vc_prb_en_SHIFT                        1

/* TUNER :: ANACTL21 :: Vz_prb_en [00:00] */
#define BCHP_TUNER_ANACTL21_Vz_prb_en_MASK                         0x00000001
#define BCHP_TUNER_ANACTL21_Vz_prb_en_SHIFT                        0

/***************************************************************************
 *ANACTL22 - DAC PLL Divider/Test/Reset/Comparator Threshold Control
 ***************************************************************************/
/* TUNER :: ANACTL22 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL22_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL22_reserved0_SHIFT                        8

/* TUNER :: ANACTL22 :: DIV_reset [07:07] */
#define BCHP_TUNER_ANACTL22_DIV_reset_MASK                         0x00000080
#define BCHP_TUNER_ANACTL22_DIV_reset_SHIFT                        7

/* TUNER :: ANACTL22 :: Enable_div4 [06:06] */
#define BCHP_TUNER_ANACTL22_Enable_div4_MASK                       0x00000040
#define BCHP_TUNER_ANACTL22_Enable_div4_SHIFT                      6

/* TUNER :: ANACTL22 :: VCdetect_RESET [05:05] */
#define BCHP_TUNER_ANACTL22_VCdetect_RESET_MASK                    0x00000020
#define BCHP_TUNER_ANACTL22_VCdetect_RESET_SHIFT                   5

/* TUNER :: ANACTL22 :: VcREF [04:00] */
#define BCHP_TUNER_ANACTL22_VcREF_MASK                             0x0000001f
#define BCHP_TUNER_ANACTL22_VcREF_SHIFT                            0

/***************************************************************************
 *ANACTL23 - DAC PLL Divider Control
 ***************************************************************************/
/* TUNER :: ANACTL23 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL23_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL23_reserved0_SHIFT                        8

/* TUNER :: ANACTL23 :: LVLSHFT_PWRDN [07:07] */
#define BCHP_TUNER_ANACTL23_LVLSHFT_PWRDN_MASK                     0x00000080
#define BCHP_TUNER_ANACTL23_LVLSHFT_PWRDN_SHIFT                    7

/* TUNER :: ANACTL23 :: Div_ratio [06:00] */
#define BCHP_TUNER_ANACTL23_Div_ratio_MASK                         0x0000007f
#define BCHP_TUNER_ANACTL23_Div_ratio_SHIFT                        0

/***************************************************************************
 *ANACTL24 - DAC PLL Buffer/Regulator/CML Divider Control
 ***************************************************************************/
/* TUNER :: ANACTL24 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL24_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL24_reserved0_SHIFT                        8

/* TUNER :: ANACTL24 :: VCO_BUFF_PWRDN [07:07] */
#define BCHP_TUNER_ANACTL24_VCO_BUFF_PWRDN_MASK                    0x00000080
#define BCHP_TUNER_ANACTL24_VCO_BUFF_PWRDN_SHIFT                   7

/* TUNER :: ANACTL24 :: REG_PWRDN [06:06] */
#define BCHP_TUNER_ANACTL24_REG_PWRDN_MASK                         0x00000040
#define BCHP_TUNER_ANACTL24_REG_PWRDN_SHIFT                        6

/* TUNER :: ANACTL24 :: reg2p1_sel [05:03] */
#define BCHP_TUNER_ANACTL24_reg2p1_sel_MASK                        0x00000038
#define BCHP_TUNER_ANACTL24_reg2p1_sel_SHIFT                       3

/* TUNER :: ANACTL24 :: PWRDN_LF [02:02] */
#define BCHP_TUNER_ANACTL24_PWRDN_LF_MASK                          0x00000004
#define BCHP_TUNER_ANACTL24_PWRDN_LF_SHIFT                         2

/* TUNER :: ANACTL24 :: cmlbiasCNT [01:00] */
#define BCHP_TUNER_ANACTL24_cmlbiasCNT_MASK                        0x00000003
#define BCHP_TUNER_ANACTL24_cmlbiasCNT_SHIFT                       0

/***************************************************************************
 *ANACTL25 - DAC PLL Charge Pump/Reference Control
 ***************************************************************************/
/* TUNER :: ANACTL25 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL25_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL25_reserved0_SHIFT                        8

/* TUNER :: ANACTL25 :: QP2mainCNT [07:06] */
#define BCHP_TUNER_ANACTL25_QP2mainCNT_MASK                        0x000000c0
#define BCHP_TUNER_ANACTL25_QP2mainCNT_SHIFT                       6

/* TUNER :: ANACTL25 :: QP_PWRDN [05:05] */
#define BCHP_TUNER_ANACTL25_QP_PWRDN_MASK                          0x00000020
#define BCHP_TUNER_ANACTL25_QP_PWRDN_SHIFT                         5

/* TUNER :: ANACTL25 :: QPmainCNT [04:03] */
#define BCHP_TUNER_ANACTL25_QPmainCNT_MASK                         0x00000018
#define BCHP_TUNER_ANACTL25_QPmainCNT_SHIFT                        3

/* TUNER :: ANACTL25 :: ref_cntl [02:00] */
#define BCHP_TUNER_ANACTL25_ref_cntl_MASK                          0x00000007
#define BCHP_TUNER_ANACTL25_ref_cntl_SHIFT                         0

/***************************************************************************
 *ANACTL26 - DAC PLL Cap Control
 ***************************************************************************/
/* TUNER :: ANACTL26 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL26_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL26_reserved0_SHIFT                        8

/* TUNER :: ANACTL26 :: cap_cntl [07:00] */
#define BCHP_TUNER_ANACTL26_cap_cntl_MASK                          0x000000ff
#define BCHP_TUNER_ANACTL26_cap_cntl_SHIFT                         0

/***************************************************************************
 *ANACTL27 - DAC PLL Charge Pump Control
 ***************************************************************************/
/* TUNER :: ANACTL27 :: reserved0 [31:06] */
#define BCHP_TUNER_ANACTL27_reserved0_MASK                         0xffffffc0
#define BCHP_TUNER_ANACTL27_reserved0_SHIFT                        6

/* TUNER :: ANACTL27 :: QP2_PWRDN [05:05] */
#define BCHP_TUNER_ANACTL27_QP2_PWRDN_MASK                         0x00000020
#define BCHP_TUNER_ANACTL27_QP2_PWRDN_SHIFT                        5

/* TUNER :: ANACTL27 :: QP_CNT [04:00] */
#define BCHP_TUNER_ANACTL27_QP_CNT_MASK                            0x0000001f
#define BCHP_TUNER_ANACTL27_QP_CNT_SHIFT                           0

/***************************************************************************
 *ANACTL28 - DAC PLL Power/Charge Pump Control
 ***************************************************************************/
/* TUNER :: ANACTL28 :: reserved0 [31:06] */
#define BCHP_TUNER_ANACTL28_reserved0_MASK                         0xffffffc0
#define BCHP_TUNER_ANACTL28_reserved0_SHIFT                        6

/* TUNER :: ANACTL28 :: DACPLL_PWRDN [05:05] */
#define BCHP_TUNER_ANACTL28_DACPLL_PWRDN_MASK                      0x00000020
#define BCHP_TUNER_ANACTL28_DACPLL_PWRDN_SHIFT                     5

/* TUNER :: ANACTL28 :: QP2_CNT_2p5 [04:00] */
#define BCHP_TUNER_ANACTL28_QP2_CNT_2p5_MASK                       0x0000001f
#define BCHP_TUNER_ANACTL28_QP2_CNT_2p5_SHIFT                      0

/***************************************************************************
 *ANACTL29 - Tuner PLL Read-Only Lock Status Register
 ***************************************************************************/
/* TUNER :: ANACTL29 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL29_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL29_reserved0_SHIFT                        8

/* TUNER :: ANACTL29 :: reserved_for_eco1 [07:04] */
#define BCHP_TUNER_ANACTL29_reserved_for_eco1_MASK                 0x000000f0
#define BCHP_TUNER_ANACTL29_reserved_for_eco1_SHIFT                4

/* TUNER :: ANACTL29 :: MIXPLL_LOCK [03:03] */
#define BCHP_TUNER_ANACTL29_MIXPLL_LOCK_MASK                       0x00000008
#define BCHP_TUNER_ANACTL29_MIXPLL_LOCK_SHIFT                      3

/* TUNER :: ANACTL29 :: MIXPLL_POPCAP [02:02] */
#define BCHP_TUNER_ANACTL29_MIXPLL_POPCAP_MASK                     0x00000004
#define BCHP_TUNER_ANACTL29_MIXPLL_POPCAP_SHIFT                    2

/* TUNER :: ANACTL29 :: DACPLL_LOCK [01:01] */
#define BCHP_TUNER_ANACTL29_DACPLL_LOCK_MASK                       0x00000002
#define BCHP_TUNER_ANACTL29_DACPLL_LOCK_SHIFT                      1

/* TUNER :: ANACTL29 :: DACPLL_POPCAP [00:00] */
#define BCHP_TUNER_ANACTL29_DACPLL_POPCAP_MASK                     0x00000001
#define BCHP_TUNER_ANACTL29_DACPLL_POPCAP_SHIFT                    0

/***************************************************************************
 *ANACTL30 - (empty)
 ***************************************************************************/
/* TUNER :: ANACTL30 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL30_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL30_reserved0_SHIFT                        8

/* TUNER :: ANACTL30 :: fill_in_here [07:00] */
#define BCHP_TUNER_ANACTL30_fill_in_here_MASK                      0x000000ff
#define BCHP_TUNER_ANACTL30_fill_in_here_SHIFT                     0

/***************************************************************************
 *ANACTL31 - (empty)
 ***************************************************************************/
/* TUNER :: ANACTL31 :: reserved0 [31:08] */
#define BCHP_TUNER_ANACTL31_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_ANACTL31_reserved0_SHIFT                        8

/* TUNER :: ANACTL31 :: fill_in_here [07:00] */
#define BCHP_TUNER_ANACTL31_fill_in_here_MASK                      0x000000ff
#define BCHP_TUNER_ANACTL31_fill_in_here_SHIFT                     0

/***************************************************************************
 *DIGCTL0 - Pre IF DC Offset Canceller Control
 ***************************************************************************/
/* TUNER :: DIGCTL0 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL0_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_DIGCTL0_reserved0_SHIFT                         8

/* TUNER :: DIGCTL0 :: PRDCFRZ [07:07] */
#define BCHP_TUNER_DIGCTL0_PRDCFRZ_MASK                            0x00000080
#define BCHP_TUNER_DIGCTL0_PRDCFRZ_SHIFT                           7

/* TUNER :: DIGCTL0 :: reserved_for_eco1 [06:05] */
#define BCHP_TUNER_DIGCTL0_reserved_for_eco1_MASK                  0x00000060
#define BCHP_TUNER_DIGCTL0_reserved_for_eco1_SHIFT                 5

/* TUNER :: DIGCTL0 :: UPDTADRT [04:04] */
#define BCHP_TUNER_DIGCTL0_UPDTADRT_MASK                           0x00000010
#define BCHP_TUNER_DIGCTL0_UPDTADRT_SHIFT                          4

/* TUNER :: DIGCTL0 :: reserved_for_eco2 [03:00] */
#define BCHP_TUNER_DIGCTL0_reserved_for_eco2_MASK                  0x0000000f
#define BCHP_TUNER_DIGCTL0_reserved_for_eco2_SHIFT                 0

/***************************************************************************
 *DIGCTL1 - DC Offset Canceller Decimation Rate Control
 ***************************************************************************/
/* TUNER :: DIGCTL1 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL1_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_DIGCTL1_reserved0_SHIFT                         8

/* TUNER :: DIGCTL1 :: reserved_for_eco1 [07:00] */
#define BCHP_TUNER_DIGCTL1_reserved_for_eco1_MASK                  0x000000ff
#define BCHP_TUNER_DIGCTL1_reserved_for_eco1_SHIFT                 0

/***************************************************************************
 *DIGCTL2 - Pre IF DC Offset Canceller Control
 ***************************************************************************/
/* TUNER :: DIGCTL2 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL2_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_DIGCTL2_reserved0_SHIFT                         8

/* TUNER :: DIGCTL2 :: reserved_for_eco1 [07:05] */
#define BCHP_TUNER_DIGCTL2_reserved_for_eco1_MASK                  0x000000e0
#define BCHP_TUNER_DIGCTL2_reserved_for_eco1_SHIFT                 5

/* TUNER :: DIGCTL2 :: PRDCTPSL [04:04] */
#define BCHP_TUNER_DIGCTL2_PRDCTPSL_MASK                           0x00000010
#define BCHP_TUNER_DIGCTL2_PRDCTPSL_SHIFT                          4

/* TUNER :: DIGCTL2 :: reserved_for_eco2 [03:03] */
#define BCHP_TUNER_DIGCTL2_reserved_for_eco2_MASK                  0x00000008
#define BCHP_TUNER_DIGCTL2_reserved_for_eco2_SHIFT                 3

/* TUNER :: DIGCTL2 :: PRDCINV [02:02] */
#define BCHP_TUNER_DIGCTL2_PRDCINV_MASK                            0x00000004
#define BCHP_TUNER_DIGCTL2_PRDCINV_SHIFT                           2

/* TUNER :: DIGCTL2 :: PRDCEDG [01:01] */
#define BCHP_TUNER_DIGCTL2_PRDCEDG_MASK                            0x00000002
#define BCHP_TUNER_DIGCTL2_PRDCEDG_SHIFT                           1

/* TUNER :: DIGCTL2 :: reserved_for_eco3 [00:00] */
#define BCHP_TUNER_DIGCTL2_reserved_for_eco3_MASK                  0x00000001
#define BCHP_TUNER_DIGCTL2_reserved_for_eco3_SHIFT                 0

/***************************************************************************
 *DIGCTL3 - Post IF DC Offset Canceller Control
 ***************************************************************************/
/* TUNER :: DIGCTL3 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL3_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_DIGCTL3_reserved0_SHIFT                         8

/* TUNER :: DIGCTL3 :: PODCFRZ [07:07] */
#define BCHP_TUNER_DIGCTL3_PODCFRZ_MASK                            0x00000080
#define BCHP_TUNER_DIGCTL3_PODCFRZ_SHIFT                           7

/* TUNER :: DIGCTL3 :: reserved_for_eco1 [06:00] */
#define BCHP_TUNER_DIGCTL3_reserved_for_eco1_MASK                  0x0000007f
#define BCHP_TUNER_DIGCTL3_reserved_for_eco1_SHIFT                 0

/***************************************************************************
 *DIGCTL4 - Post IF DC Offset Canceller Control
 ***************************************************************************/
/* TUNER :: DIGCTL4 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL4_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_DIGCTL4_reserved0_SHIFT                         8

/* TUNER :: DIGCTL4 :: reserved_for_eco1 [07:05] */
#define BCHP_TUNER_DIGCTL4_reserved_for_eco1_MASK                  0x000000e0
#define BCHP_TUNER_DIGCTL4_reserved_for_eco1_SHIFT                 5

/* TUNER :: DIGCTL4 :: PRDCTPSL [04:04] */
#define BCHP_TUNER_DIGCTL4_PRDCTPSL_MASK                           0x00000010
#define BCHP_TUNER_DIGCTL4_PRDCTPSL_SHIFT                          4

/* TUNER :: DIGCTL4 :: reserved_for_eco2 [03:03] */
#define BCHP_TUNER_DIGCTL4_reserved_for_eco2_MASK                  0x00000008
#define BCHP_TUNER_DIGCTL4_reserved_for_eco2_SHIFT                 3

/* TUNER :: DIGCTL4 :: PSDCINV [02:02] */
#define BCHP_TUNER_DIGCTL4_PSDCINV_MASK                            0x00000004
#define BCHP_TUNER_DIGCTL4_PSDCINV_SHIFT                           2

/* TUNER :: DIGCTL4 :: unused [01:01] */
#define BCHP_TUNER_DIGCTL4_unused_MASK                             0x00000002
#define BCHP_TUNER_DIGCTL4_unused_SHIFT                            1

/* TUNER :: DIGCTL4 :: reserved_for_eco3 [00:00] */
#define BCHP_TUNER_DIGCTL4_reserved_for_eco3_MASK                  0x00000001
#define BCHP_TUNER_DIGCTL4_reserved_for_eco3_SHIFT                 0

/***************************************************************************
 *DIGCTL5 - AGC Control
 ***************************************************************************/
/* TUNER :: DIGCTL5 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL5_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_DIGCTL5_reserved0_SHIFT                         8

/* TUNER :: DIGCTL5 :: IFAGCINSL [07:06] */
#define BCHP_TUNER_DIGCTL5_IFAGCINSL_MASK                          0x000000c0
#define BCHP_TUNER_DIGCTL5_IFAGCINSL_SHIFT                         6

/* TUNER :: DIGCTL5 :: RFAGCINSL [05:04] */
#define BCHP_TUNER_DIGCTL5_RFAGCINSL_MASK                          0x00000030
#define BCHP_TUNER_DIGCTL5_RFAGCINSL_SHIFT                         4

/* TUNER :: DIGCTL5 :: AGCHYSRT [03:00] */
#define BCHP_TUNER_DIGCTL5_AGCHYSRT_MASK                           0x0000000f
#define BCHP_TUNER_DIGCTL5_AGCHYSRT_SHIFT                          0

/***************************************************************************
 *DIGCTL6 - AGC Control
 ***************************************************************************/
/* TUNER :: DIGCTL6 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL6_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_DIGCTL6_reserved0_SHIFT                         8

/* TUNER :: DIGCTL6 :: AGCGLMT [07:07] */
#define BCHP_TUNER_DIGCTL6_AGCGLMT_MASK                            0x00000080
#define BCHP_TUNER_DIGCTL6_AGCGLMT_SHIFT                           7

/* TUNER :: DIGCTL6 :: IFAGCGBP [06:06] */
#define BCHP_TUNER_DIGCTL6_IFAGCGBP_MASK                           0x00000040
#define BCHP_TUNER_DIGCTL6_IFAGCGBP_SHIFT                          6

/* TUNER :: DIGCTL6 :: RFAGCGBP [05:05] */
#define BCHP_TUNER_DIGCTL6_RFAGCGBP_MASK                           0x00000020
#define BCHP_TUNER_DIGCTL6_RFAGCGBP_SHIFT                          5

/* TUNER :: DIGCTL6 :: AGCGTC [04:04] */
#define BCHP_TUNER_DIGCTL6_AGCGTC_MASK                             0x00000010
#define BCHP_TUNER_DIGCTL6_AGCGTC_SHIFT                            4

/* TUNER :: DIGCTL6 :: IFAGCINV [03:03] */
#define BCHP_TUNER_DIGCTL6_IFAGCINV_MASK                           0x00000008
#define BCHP_TUNER_DIGCTL6_IFAGCINV_SHIFT                          3

/* TUNER :: DIGCTL6 :: RFAGCINV [02:02] */
#define BCHP_TUNER_DIGCTL6_RFAGCINV_MASK                           0x00000004
#define BCHP_TUNER_DIGCTL6_RFAGCINV_SHIFT                          2

/* TUNER :: DIGCTL6 :: IFAGCHDS [01:01] */
#define BCHP_TUNER_DIGCTL6_IFAGCHDS_MASK                           0x00000002
#define BCHP_TUNER_DIGCTL6_IFAGCHDS_SHIFT                          1

/* TUNER :: DIGCTL6 :: RFAGCHDS [00:00] */
#define BCHP_TUNER_DIGCTL6_RFAGCHDS_MASK                           0x00000001
#define BCHP_TUNER_DIGCTL6_RFAGCHDS_SHIFT                          0

/***************************************************************************
 *DIGCTL7 - LO DDFS Control
 ***************************************************************************/
/* TUNER :: DIGCTL7 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL7_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_DIGCTL7_reserved0_SHIFT                         8

/* TUNER :: DIGCTL7 :: DFSCKSL [07:07] */
#define BCHP_TUNER_DIGCTL7_DFSCKSL_MASK                            0x00000080
#define BCHP_TUNER_DIGCTL7_DFSCKSL_SHIFT                           7

/* TUNER :: DIGCTL7 :: CLSHFT [06:04] */
#define BCHP_TUNER_DIGCTL7_CLSHFT_MASK                             0x00000070
#define BCHP_TUNER_DIGCTL7_CLSHFT_SHIFT                            4

/* TUNER :: DIGCTL7 :: LOCLEN [03:03] */
#define BCHP_TUNER_DIGCTL7_LOCLEN_MASK                             0x00000008
#define BCHP_TUNER_DIGCTL7_LOCLEN_SHIFT                            3

/* TUNER :: DIGCTL7 :: LOCLINV [02:02] */
#define BCHP_TUNER_DIGCTL7_LOCLINV_MASK                            0x00000004
#define BCHP_TUNER_DIGCTL7_LOCLINV_SHIFT                           2

/* TUNER :: DIGCTL7 :: DDFSTPEN [01:01] */
#define BCHP_TUNER_DIGCTL7_DDFSTPEN_MASK                           0x00000002
#define BCHP_TUNER_DIGCTL7_DDFSTPEN_SHIFT                          1

/* TUNER :: DIGCTL7 :: DDFSRST [00:00] */
#define BCHP_TUNER_DIGCTL7_DDFSRST_MASK                            0x00000001
#define BCHP_TUNER_DIGCTL7_DDFSRST_SHIFT                           0

/***************************************************************************
 *DIGCTL8 - DC Canceller Gain Delta Control
 ***************************************************************************/
/* TUNER :: DIGCTL8 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL8_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_DIGCTL8_reserved0_SHIFT                         8

/* TUNER :: DIGCTL8 :: DCGNDLTM [07:04] */
#define BCHP_TUNER_DIGCTL8_DCGNDLTM_MASK                           0x000000f0
#define BCHP_TUNER_DIGCTL8_DCGNDLTM_SHIFT                          4

/* TUNER :: DIGCTL8 :: DCGNDLGN [03:00] */
#define BCHP_TUNER_DIGCTL8_DCGNDLGN_MASK                           0x0000000f
#define BCHP_TUNER_DIGCTL8_DCGNDLGN_SHIFT                          0

/***************************************************************************
 *DIGCTL9 - DC Canceller Gain Delta Control
 ***************************************************************************/
/* TUNER :: DIGCTL9 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL9_reserved0_MASK                          0xffffff00
#define BCHP_TUNER_DIGCTL9_reserved0_SHIFT                         8

/* TUNER :: DIGCTL9 :: INDIQDLTEN [07:07] */
#define BCHP_TUNER_DIGCTL9_INDIQDLTEN_MASK                         0x00000080
#define BCHP_TUNER_DIGCTL9_INDIQDLTEN_SHIFT                        7

/* TUNER :: DIGCTL9 :: reserved_for_eco1 [06:05] */
#define BCHP_TUNER_DIGCTL9_reserved_for_eco1_MASK                  0x00000060
#define BCHP_TUNER_DIGCTL9_reserved_for_eco1_SHIFT                 5

/* TUNER :: DIGCTL9 :: AGCDLTEN [04:04] */
#define BCHP_TUNER_DIGCTL9_AGCDLTEN_MASK                           0x00000010
#define BCHP_TUNER_DIGCTL9_AGCDLTEN_SHIFT                          4

/* TUNER :: DIGCTL9 :: reserved_for_eco2 [03:01] */
#define BCHP_TUNER_DIGCTL9_reserved_for_eco2_MASK                  0x0000000e
#define BCHP_TUNER_DIGCTL9_reserved_for_eco2_SHIFT                 1

/* TUNER :: DIGCTL9 :: GNDLTRST [00:00] */
#define BCHP_TUNER_DIGCTL9_GNDLTRST_MASK                           0x00000001
#define BCHP_TUNER_DIGCTL9_GNDLTRST_SHIFT                          0

/***************************************************************************
 *DIGCTL10 - Test Control
 ***************************************************************************/
/* TUNER :: DIGCTL10 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL10_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_DIGCTL10_reserved0_SHIFT                        8

/* TUNER :: DIGCTL10 :: reserved_for_eco1 [07:05] */
#define BCHP_TUNER_DIGCTL10_reserved_for_eco1_MASK                 0x000000e0
#define BCHP_TUNER_DIGCTL10_reserved_for_eco1_SHIFT                5

/* TUNER :: DIGCTL10 :: DDFSTSTEN [04:04] */
#define BCHP_TUNER_DIGCTL10_DDFSTSTEN_MASK                         0x00000010
#define BCHP_TUNER_DIGCTL10_DDFSTSTEN_SHIFT                        4

/* TUNER :: DIGCTL10 :: PRDCADBYP [03:03] */
#define BCHP_TUNER_DIGCTL10_PRDCADBYP_MASK                         0x00000008
#define BCHP_TUNER_DIGCTL10_PRDCADBYP_SHIFT                        3

/* TUNER :: DIGCTL10 :: TPSEL [02:00] */
#define BCHP_TUNER_DIGCTL10_TPSEL_MASK                             0x00000007
#define BCHP_TUNER_DIGCTL10_TPSEL_SHIFT                            0

/***************************************************************************
 *DIGCTL11 - Test and Bypass Control
 ***************************************************************************/
/* TUNER :: DIGCTL11 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL11_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_DIGCTL11_reserved0_SHIFT                        8

/* TUNER :: DIGCTL11 :: SBSYNDSBL [07:07] */
#define BCHP_TUNER_DIGCTL11_SBSYNDSBL_MASK                         0x00000080
#define BCHP_TUNER_DIGCTL11_SBSYNDSBL_SHIFT                        7

/* TUNER :: DIGCTL11 :: FRCBCKEN [06:06] */
#define BCHP_TUNER_DIGCTL11_FRCBCKEN_MASK                          0x00000040
#define BCHP_TUNER_DIGCTL11_FRCBCKEN_SHIFT                         6

/* TUNER :: DIGCTL11 :: DCDACKBY [05:05] */
#define BCHP_TUNER_DIGCTL11_DCDACKBY_MASK                          0x00000020
#define BCHP_TUNER_DIGCTL11_DCDACKBY_SHIFT                         5

/* TUNER :: DIGCTL11 :: DDFSCKBY [04:04] */
#define BCHP_TUNER_DIGCTL11_DDFSCKBY_MASK                          0x00000010
#define BCHP_TUNER_DIGCTL11_DDFSCKBY_SHIFT                         4

/* TUNER :: DIGCTL11 :: reserved_for_eco1 [03:03] */
#define BCHP_TUNER_DIGCTL11_reserved_for_eco1_MASK                 0x00000008
#define BCHP_TUNER_DIGCTL11_reserved_for_eco1_SHIFT                3

/* TUNER :: DIGCTL11 :: LODACKBY [02:02] */
#define BCHP_TUNER_DIGCTL11_LODACKBY_MASK                          0x00000004
#define BCHP_TUNER_DIGCTL11_LODACKBY_SHIFT                         2

/* TUNER :: DIGCTL11 :: reserved_for_eco2 [01:01] */
#define BCHP_TUNER_DIGCTL11_reserved_for_eco2_MASK                 0x00000002
#define BCHP_TUNER_DIGCTL11_reserved_for_eco2_SHIFT                1

/* TUNER :: DIGCTL11 :: TUNRST [00:00] */
#define BCHP_TUNER_DIGCTL11_TUNRST_MASK                            0x00000001
#define BCHP_TUNER_DIGCTL11_TUNRST_SHIFT                           0

/***************************************************************************
 *DIGCTL12 - A/D Clock Divider
 ***************************************************************************/
/* TUNER :: DIGCTL12 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL12_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_DIGCTL12_reserved0_SHIFT                        8

/* TUNER :: DIGCTL12 :: ADCKDIV [07:00] */
#define BCHP_TUNER_DIGCTL12_ADCKDIV_MASK                           0x000000ff
#define BCHP_TUNER_DIGCTL12_ADCKDIV_SHIFT                          0

/***************************************************************************
 *DIGCTL13 - A/D Clock Duty Cycle Control
 ***************************************************************************/
/* TUNER :: DIGCTL13 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL13_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_DIGCTL13_reserved0_SHIFT                        8

/* TUNER :: DIGCTL13 :: reserved_for_eco1 [07:03] */
#define BCHP_TUNER_DIGCTL13_reserved_for_eco1_MASK                 0x000000f8
#define BCHP_TUNER_DIGCTL13_reserved_for_eco1_SHIFT                3

/* TUNER :: DIGCTL13 :: ADCKDTY [02:00] */
#define BCHP_TUNER_DIGCTL13_ADCKDTY_MASK                           0x00000007
#define BCHP_TUNER_DIGCTL13_ADCKDTY_SHIFT                          0

/***************************************************************************
 *DIGCTL14 - Clock Power Down Control
 ***************************************************************************/
/* TUNER :: DIGCTL14 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL14_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_DIGCTL14_reserved0_SHIFT                        8

/* TUNER :: DIGCTL14 :: reserved_for_eco1 [07:05] */
#define BCHP_TUNER_DIGCTL14_reserved_for_eco1_MASK                 0x000000e0
#define BCHP_TUNER_DIGCTL14_reserved_for_eco1_SHIFT                5

/* TUNER :: DIGCTL14 :: FILCALDDFSPWRDN [04:04] */
#define BCHP_TUNER_DIGCTL14_FILCALDDFSPWRDN_MASK                   0x00000010
#define BCHP_TUNER_DIGCTL14_FILCALDDFSPWRDN_SHIFT                  4

/* TUNER :: DIGCTL14 :: FILCALDACPWRDN [03:03] */
#define BCHP_TUNER_DIGCTL14_FILCALDACPWRDN_MASK                    0x00000008
#define BCHP_TUNER_DIGCTL14_FILCALDACPWRDN_SHIFT                   3

/* TUNER :: DIGCTL14 :: DELSIGFSPWRDN [02:02] */
#define BCHP_TUNER_DIGCTL14_DELSIGFSPWRDN_MASK                     0x00000004
#define BCHP_TUNER_DIGCTL14_DELSIGFSPWRDN_SHIFT                    2

/* TUNER :: DIGCTL14 :: DCDACKPWRDN [01:01] */
#define BCHP_TUNER_DIGCTL14_DCDACKPWRDN_MASK                       0x00000002
#define BCHP_TUNER_DIGCTL14_DCDACKPWRDN_SHIFT                      1

/* TUNER :: DIGCTL14 :: DDFSCKPWRDN [00:00] */
#define BCHP_TUNER_DIGCTL14_DDFSCKPWRDN_MASK                       0x00000001
#define BCHP_TUNER_DIGCTL14_DDFSCKPWRDN_SHIFT                      0

/***************************************************************************
 *DIGCTL15 - Pre DCO Loop Coefficients
 ***************************************************************************/
/* TUNER :: DIGCTL15 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL15_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_DIGCTL15_reserved0_SHIFT                        8

/* TUNER :: DIGCTL15 :: PREDCOK1 [07:04] */
#define BCHP_TUNER_DIGCTL15_PREDCOK1_MASK                          0x000000f0
#define BCHP_TUNER_DIGCTL15_PREDCOK1_SHIFT                         4

/* TUNER :: DIGCTL15 :: PREDCOK0 [03:00] */
#define BCHP_TUNER_DIGCTL15_PREDCOK0_MASK                          0x0000000f
#define BCHP_TUNER_DIGCTL15_PREDCOK0_SHIFT                         0

/***************************************************************************
 *DIGCTL16 - Post DCO Loop Coefficients
 ***************************************************************************/
/* TUNER :: DIGCTL16 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL16_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_DIGCTL16_reserved0_SHIFT                        8

/* TUNER :: DIGCTL16 :: POSTDCOK1 [07:04] */
#define BCHP_TUNER_DIGCTL16_POSTDCOK1_MASK                         0x000000f0
#define BCHP_TUNER_DIGCTL16_POSTDCOK1_SHIFT                        4

/* TUNER :: DIGCTL16 :: POSTDCOK0 [03:00] */
#define BCHP_TUNER_DIGCTL16_POSTDCOK0_MASK                         0x0000000f
#define BCHP_TUNER_DIGCTL16_POSTDCOK0_SHIFT                        0

/***************************************************************************
 *DIGCTL17 - Tuner IF LPF Calibration Control
 ***************************************************************************/
/* TUNER :: DIGCTL17 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL17_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_DIGCTL17_reserved0_SHIFT                        8

/* TUNER :: DIGCTL17 :: reserved_for_eco1 [07:07] */
#define BCHP_TUNER_DIGCTL17_reserved_for_eco1_MASK                 0x00000080
#define BCHP_TUNER_DIGCTL17_reserved_for_eco1_SHIFT                7

/* TUNER :: DIGCTL17 :: FILCAL_DDFS_SHIFT [06:05] */
#define BCHP_TUNER_DIGCTL17_FILCAL_DDFS_SHIFT_MASK                 0x00000060
#define BCHP_TUNER_DIGCTL17_FILCAL_DDFS_SHIFT_SHIFT                5

/* TUNER :: DIGCTL17 :: FILCAL_DDFS_OB [04:04] */
#define BCHP_TUNER_DIGCTL17_FILCAL_DDFS_OB_MASK                    0x00000010
#define BCHP_TUNER_DIGCTL17_FILCAL_DDFS_OB_SHIFT                   4

/* TUNER :: DIGCTL17 :: FILCAL_DDFS_CLK_BYP [03:03] */
#define BCHP_TUNER_DIGCTL17_FILCAL_DDFS_CLK_BYP_MASK               0x00000008
#define BCHP_TUNER_DIGCTL17_FILCAL_DDFS_CLK_BYP_SHIFT              3

/* TUNER :: DIGCTL17 :: FILCAL_DDFS_CLK_INV [02:02] */
#define BCHP_TUNER_DIGCTL17_FILCAL_DDFS_CLK_INV_MASK               0x00000004
#define BCHP_TUNER_DIGCTL17_FILCAL_DDFS_CLK_INV_SHIFT              2

/* TUNER :: DIGCTL17 :: FILCAL_DAC_CLK_BYP [01:01] */
#define BCHP_TUNER_DIGCTL17_FILCAL_DAC_CLK_BYP_MASK                0x00000002
#define BCHP_TUNER_DIGCTL17_FILCAL_DAC_CLK_BYP_SHIFT               1

/* TUNER :: DIGCTL17 :: FILCAL_DAC_CLK_INV [00:00] */
#define BCHP_TUNER_DIGCTL17_FILCAL_DAC_CLK_INV_MASK                0x00000001
#define BCHP_TUNER_DIGCTL17_FILCAL_DAC_CLK_INV_SHIFT               0

/***************************************************************************
 *DIGCTL18 - (empty)
 ***************************************************************************/
/* TUNER :: DIGCTL18 :: reserved0 [31:18] */
#define BCHP_TUNER_DIGCTL18_reserved0_MASK                         0xfffc0000
#define BCHP_TUNER_DIGCTL18_reserved0_SHIFT                        18

/* TUNER :: DIGCTL18 :: DACPLL_TUNE_SELECT [17:17] */
#define BCHP_TUNER_DIGCTL18_DACPLL_TUNE_SELECT_MASK                0x00020000
#define BCHP_TUNER_DIGCTL18_DACPLL_TUNE_SELECT_SHIFT               17

/* TUNER :: DIGCTL18 :: DACPLL_TUNE_ENABLE [16:16] */
#define BCHP_TUNER_DIGCTL18_DACPLL_TUNE_ENABLE_MASK                0x00010000
#define BCHP_TUNER_DIGCTL18_DACPLL_TUNE_ENABLE_SHIFT               16

/* TUNER :: DIGCTL18 :: DACPLL_DLY1 [15:00] */
#define BCHP_TUNER_DIGCTL18_DACPLL_DLY1_MASK                       0x0000ffff
#define BCHP_TUNER_DIGCTL18_DACPLL_DLY1_SHIFT                      0

/***************************************************************************
 *DIGCTL19 - (empty)
 ***************************************************************************/
/* TUNER :: DIGCTL19 :: reserved0 [31:19] */
#define BCHP_TUNER_DIGCTL19_reserved0_MASK                         0xfff80000
#define BCHP_TUNER_DIGCTL19_reserved0_SHIFT                        19

/* TUNER :: DIGCTL19 :: MIXPLL_PARMETER_SELECT [18:18] */
#define BCHP_TUNER_DIGCTL19_MIXPLL_PARMETER_SELECT_MASK            0x00040000
#define BCHP_TUNER_DIGCTL19_MIXPLL_PARMETER_SELECT_SHIFT           18

/* TUNER :: DIGCTL19 :: MIXPLL_TUNE_SELECT [17:17] */
#define BCHP_TUNER_DIGCTL19_MIXPLL_TUNE_SELECT_MASK                0x00020000
#define BCHP_TUNER_DIGCTL19_MIXPLL_TUNE_SELECT_SHIFT               17

/* TUNER :: DIGCTL19 :: MIXPLL_TUNE_ENABLE [16:16] */
#define BCHP_TUNER_DIGCTL19_MIXPLL_TUNE_ENABLE_MASK                0x00010000
#define BCHP_TUNER_DIGCTL19_MIXPLL_TUNE_ENABLE_SHIFT               16

/* TUNER :: DIGCTL19 :: MIXPLL_DLY1 [15:00] */
#define BCHP_TUNER_DIGCTL19_MIXPLL_DLY1_MASK                       0x0000ffff
#define BCHP_TUNER_DIGCTL19_MIXPLL_DLY1_SHIFT                      0

/***************************************************************************
 *DIGCTL20 - (empty)
 ***************************************************************************/
/* TUNER :: DIGCTL20 :: reserved0 [31:20] */
#define BCHP_TUNER_DIGCTL20_reserved0_MASK                         0xfff00000
#define BCHP_TUNER_DIGCTL20_reserved0_SHIFT                        20

/* TUNER :: DIGCTL20 :: MIXPLL_TUNE_DONE [19:19] */
#define BCHP_TUNER_DIGCTL20_MIXPLL_TUNE_DONE_MASK                  0x00080000
#define BCHP_TUNER_DIGCTL20_MIXPLL_TUNE_DONE_SHIFT                 19

/* TUNER :: DIGCTL20 :: DACPLL_TUNE_DONE [18:18] */
#define BCHP_TUNER_DIGCTL20_DACPLL_TUNE_DONE_MASK                  0x00040000
#define BCHP_TUNER_DIGCTL20_DACPLL_TUNE_DONE_SHIFT                 18

/* TUNER :: DIGCTL20 :: MIXPLL_TUNE [17:17] */
#define BCHP_TUNER_DIGCTL20_MIXPLL_TUNE_MASK                       0x00020000
#define BCHP_TUNER_DIGCTL20_MIXPLL_TUNE_SHIFT                      17

/* TUNER :: DIGCTL20 :: DACPLL_TUNE [16:16] */
#define BCHP_TUNER_DIGCTL20_DACPLL_TUNE_MASK                       0x00010000
#define BCHP_TUNER_DIGCTL20_DACPLL_TUNE_SHIFT                      16

/* TUNER :: DIGCTL20 :: reserved1 [15:14] */
#define BCHP_TUNER_DIGCTL20_reserved1_MASK                         0x0000c000
#define BCHP_TUNER_DIGCTL20_reserved1_SHIFT                        14

/* TUNER :: DIGCTL20 :: MIXPLL_CAP_CNTL [13:08] */
#define BCHP_TUNER_DIGCTL20_MIXPLL_CAP_CNTL_MASK                   0x00003f00
#define BCHP_TUNER_DIGCTL20_MIXPLL_CAP_CNTL_SHIFT                  8

/* TUNER :: DIGCTL20 :: DACPLL_CAP_CNTL [07:00] */
#define BCHP_TUNER_DIGCTL20_DACPLL_CAP_CNTL_MASK                   0x000000ff
#define BCHP_TUNER_DIGCTL20_DACPLL_CAP_CNTL_SHIFT                  0

/***************************************************************************
 *DIGCTL21 - (empty)
 ***************************************************************************/
/* TUNER :: DIGCTL21 :: reserved0 [31:19] */
#define BCHP_TUNER_DIGCTL21_reserved0_MASK                         0xfff80000
#define BCHP_TUNER_DIGCTL21_reserved0_SHIFT                        19

/* TUNER :: DIGCTL21 :: DACPLL_DLY2 [18:00] */
#define BCHP_TUNER_DIGCTL21_DACPLL_DLY2_MASK                       0x0007ffff
#define BCHP_TUNER_DIGCTL21_DACPLL_DLY2_SHIFT                      0

/***************************************************************************
 *DIGCTL22 - (empty)
 ***************************************************************************/
/* TUNER :: DIGCTL22 :: reserved0 [31:19] */
#define BCHP_TUNER_DIGCTL22_reserved0_MASK                         0xfff80000
#define BCHP_TUNER_DIGCTL22_reserved0_SHIFT                        19

/* TUNER :: DIGCTL22 :: MIXPLL_DLY2 [18:00] */
#define BCHP_TUNER_DIGCTL22_MIXPLL_DLY2_MASK                       0x0007ffff
#define BCHP_TUNER_DIGCTL22_MIXPLL_DLY2_SHIFT                      0

/***************************************************************************
 *DIGCTL23 - (empty)
 ***************************************************************************/
/* TUNER :: DIGCTL23 :: reserved0 [31:24] */
#define BCHP_TUNER_DIGCTL23_reserved0_MASK                         0xff000000
#define BCHP_TUNER_DIGCTL23_reserved0_SHIFT                        24

/* TUNER :: DIGCTL23 :: MIXPLL_CMOS_RESET_DLY [23:16] */
#define BCHP_TUNER_DIGCTL23_MIXPLL_CMOS_RESET_DLY_MASK             0x00ff0000
#define BCHP_TUNER_DIGCTL23_MIXPLL_CMOS_RESET_DLY_SHIFT            16

/* TUNER :: DIGCTL23 :: MIXPLL_MAN_RESET_DLY [15:08] */
#define BCHP_TUNER_DIGCTL23_MIXPLL_MAN_RESET_DLY_MASK              0x0000ff00
#define BCHP_TUNER_DIGCTL23_MIXPLL_MAN_RESET_DLY_SHIFT             8

/* TUNER :: DIGCTL23 :: MIXPLL_CML_RESET_DLY [07:00] */
#define BCHP_TUNER_DIGCTL23_MIXPLL_CML_RESET_DLY_MASK              0x000000ff
#define BCHP_TUNER_DIGCTL23_MIXPLL_CML_RESET_DLY_SHIFT             0

/***************************************************************************
 *DIGCTL24 - (empty)
 ***************************************************************************/
/* TUNER :: DIGCTL24 :: reserved0 [31:13] */
#define BCHP_TUNER_DIGCTL24_reserved0_MASK                         0xffffe000
#define BCHP_TUNER_DIGCTL24_reserved0_SHIFT                        13

/* TUNER :: DIGCTL24 :: MIXPLL_QPbiasCNT2 [12:08] */
#define BCHP_TUNER_DIGCTL24_MIXPLL_QPbiasCNT2_MASK                 0x00001f00
#define BCHP_TUNER_DIGCTL24_MIXPLL_QPbiasCNT2_SHIFT                8

/* TUNER :: DIGCTL24 :: reserved1 [07:02] */
#define BCHP_TUNER_DIGCTL24_reserved1_MASK                         0x000000fc
#define BCHP_TUNER_DIGCTL24_reserved1_SHIFT                        2

/* TUNER :: DIGCTL24 :: MIXPLL_RCNTL [01:00] */
#define BCHP_TUNER_DIGCTL24_MIXPLL_RCNTL_MASK                      0x00000003
#define BCHP_TUNER_DIGCTL24_MIXPLL_RCNTL_SHIFT                     0

/***************************************************************************
 *DIGCTL25 - (empty)
 ***************************************************************************/
/* TUNER :: DIGCTL25 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL25_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_DIGCTL25_reserved0_SHIFT                        8

/* TUNER :: DIGCTL25 :: fill_in_here [07:00] */
#define BCHP_TUNER_DIGCTL25_fill_in_here_MASK                      0x000000ff
#define BCHP_TUNER_DIGCTL25_fill_in_here_SHIFT                     0

/***************************************************************************
 *DIGCTL26 - (empty)
 ***************************************************************************/
/* TUNER :: DIGCTL26 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL26_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_DIGCTL26_reserved0_SHIFT                        8

/* TUNER :: DIGCTL26 :: fill_in_here [07:00] */
#define BCHP_TUNER_DIGCTL26_fill_in_here_MASK                      0x000000ff
#define BCHP_TUNER_DIGCTL26_fill_in_here_SHIFT                     0

/***************************************************************************
 *DIGCTL27 - (empty)
 ***************************************************************************/
/* TUNER :: DIGCTL27 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL27_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_DIGCTL27_reserved0_SHIFT                        8

/* TUNER :: DIGCTL27 :: fill_in_here [07:00] */
#define BCHP_TUNER_DIGCTL27_fill_in_here_MASK                      0x000000ff
#define BCHP_TUNER_DIGCTL27_fill_in_here_SHIFT                     0

/***************************************************************************
 *DIGCTL28 - (empty)
 ***************************************************************************/
/* TUNER :: DIGCTL28 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL28_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_DIGCTL28_reserved0_SHIFT                        8

/* TUNER :: DIGCTL28 :: fill_in_here [07:00] */
#define BCHP_TUNER_DIGCTL28_fill_in_here_MASK                      0x000000ff
#define BCHP_TUNER_DIGCTL28_fill_in_here_SHIFT                     0

/***************************************************************************
 *DIGCTL29 - (empty)
 ***************************************************************************/
/* TUNER :: DIGCTL29 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL29_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_DIGCTL29_reserved0_SHIFT                        8

/* TUNER :: DIGCTL29 :: fill_in_here [07:00] */
#define BCHP_TUNER_DIGCTL29_fill_in_here_MASK                      0x000000ff
#define BCHP_TUNER_DIGCTL29_fill_in_here_SHIFT                     0

/***************************************************************************
 *DIGCTL30 - (empty)
 ***************************************************************************/
/* TUNER :: DIGCTL30 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL30_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_DIGCTL30_reserved0_SHIFT                        8

/* TUNER :: DIGCTL30 :: fill_in_here [07:00] */
#define BCHP_TUNER_DIGCTL30_fill_in_here_MASK                      0x000000ff
#define BCHP_TUNER_DIGCTL30_fill_in_here_SHIFT                     0

/***************************************************************************
 *DIGCTL31 - (empty)
 ***************************************************************************/
/* TUNER :: DIGCTL31 :: reserved0 [31:08] */
#define BCHP_TUNER_DIGCTL31_reserved0_MASK                         0xffffff00
#define BCHP_TUNER_DIGCTL31_reserved0_SHIFT                        8

/* TUNER :: DIGCTL31 :: fill_in_here [07:00] */
#define BCHP_TUNER_DIGCTL31_fill_in_here_MASK                      0x000000ff
#define BCHP_TUNER_DIGCTL31_fill_in_here_SHIFT                     0

/***************************************************************************
 *MB0 - Pre IF PGA DC Canceller Integrator Write
 ***************************************************************************/
/* TUNER :: MB0 :: PRDCINT_Q [31:16] */
#define BCHP_TUNER_MB0_PRDCINT_Q_MASK                              0xffff0000
#define BCHP_TUNER_MB0_PRDCINT_Q_SHIFT                             16

/* TUNER :: MB0 :: PRDCINT_I [15:00] */
#define BCHP_TUNER_MB0_PRDCINT_I_MASK                              0x0000ffff
#define BCHP_TUNER_MB0_PRDCINT_I_SHIFT                             0

/***************************************************************************
 *MB1 - Reserved
 ***************************************************************************/
/* TUNER :: MB1 :: post_dco_lp_out_read_q [31:16] */
#define BCHP_TUNER_MB1_post_dco_lp_out_read_q_MASK                 0xffff0000
#define BCHP_TUNER_MB1_post_dco_lp_out_read_q_SHIFT                16

/* TUNER :: MB1 :: post_dco_lp_out_read_i [15:00] */
#define BCHP_TUNER_MB1_post_dco_lp_out_read_i_MASK                 0x0000ffff
#define BCHP_TUNER_MB1_post_dco_lp_out_read_i_SHIFT                0

/***************************************************************************
 *MB2 - LO DDFS Frequency Control Word
 ***************************************************************************/
/* TUNER :: MB2 :: FCW [31:08] */
#define BCHP_TUNER_MB2_FCW_MASK                                    0xffffff00
#define BCHP_TUNER_MB2_FCW_SHIFT                                   8

/* TUNER :: MB2 :: reserved0 [07:01] */
#define BCHP_TUNER_MB2_reserved0_MASK                              0x000000fe
#define BCHP_TUNER_MB2_reserved0_SHIFT                             1

/* TUNER :: MB2 :: ITUNENBL [00:00] */
#define BCHP_TUNER_MB2_ITUNENBL_MASK                               0x00000001
#define BCHP_TUNER_MB2_ITUNENBL_SHIFT                              0

/***************************************************************************
 *MB3 - Pre IF PGA DC Canceller ADC/DAC Read-only Register
 ***************************************************************************/
/* TUNER :: MB3 :: FILCAL_FCW [31:16] */
#define BCHP_TUNER_MB3_FILCAL_FCW_MASK                             0xffff0000
#define BCHP_TUNER_MB3_FILCAL_FCW_SHIFT                            16

/* TUNER :: MB3 :: reserved0 [15:00] */
#define BCHP_TUNER_MB3_reserved0_MASK                              0x0000ffff
#define BCHP_TUNER_MB3_reserved0_SHIFT                             0

/***************************************************************************
 *MB4 - Post IF PGA DC Canceller DAC Read-only Register
 ***************************************************************************/
/* TUNER :: MB4 :: reserved0 [31:27] */
#define BCHP_TUNER_MB4_reserved0_MASK                              0xf8000000
#define BCHP_TUNER_MB4_reserved0_SHIFT                             27

/* TUNER :: MB4 :: PSTDAC_Q [26:16] */
#define BCHP_TUNER_MB4_PSTDAC_Q_MASK                               0x07ff0000
#define BCHP_TUNER_MB4_PSTDAC_Q_SHIFT                              16

/* TUNER :: MB4 :: reserved1 [15:11] */
#define BCHP_TUNER_MB4_reserved1_MASK                              0x0000f800
#define BCHP_TUNER_MB4_reserved1_SHIFT                             11

/* TUNER :: MB4 :: PSTDAC_I [10:00] */
#define BCHP_TUNER_MB4_PSTDAC_I_MASK                               0x000007ff
#define BCHP_TUNER_MB4_PSTDAC_I_SHIFT                              0

/***************************************************************************
 *MB5 - AGC, PGA and DC Canceller Gain Delta Read-only Register
 ***************************************************************************/
/* TUNER :: MB5 :: IFPGA [31:24] */
#define BCHP_TUNER_MB5_IFPGA_MASK                                  0xff000000
#define BCHP_TUNER_MB5_IFPGA_SHIFT                                 24

/* TUNER :: MB5 :: RFPGA [23:16] */
#define BCHP_TUNER_MB5_RFPGA_MASK                                  0x00ff0000
#define BCHP_TUNER_MB5_RFPGA_SHIFT                                 16

/* TUNER :: MB5 :: DCGNDLT_Q [15:12] */
#define BCHP_TUNER_MB5_DCGNDLT_Q_MASK                              0x0000f000
#define BCHP_TUNER_MB5_DCGNDLT_Q_SHIFT                             12

/* TUNER :: MB5 :: DCGNDLT_I [11:08] */
#define BCHP_TUNER_MB5_DCGNDLT_I_MASK                              0x00000f00
#define BCHP_TUNER_MB5_DCGNDLT_I_SHIFT                             8

/* TUNER :: MB5 :: reserved0 [07:00] */
#define BCHP_TUNER_MB5_reserved0_MASK                              0x000000ff
#define BCHP_TUNER_MB5_reserved0_SHIFT                             0

/***************************************************************************
 *MB6 - Reserved
 ***************************************************************************/
/* TUNER :: MB6 :: reserved0 [31:00] */
#define BCHP_TUNER_MB6_reserved0_MASK                              0xffffffff
#define BCHP_TUNER_MB6_reserved0_SHIFT                             0

/***************************************************************************
 *MB7 - Reserved
 ***************************************************************************/
/* TUNER :: MB7 :: reserved0 [31:00] */
#define BCHP_TUNER_MB7_reserved0_MASK                              0xffffffff
#define BCHP_TUNER_MB7_reserved0_SHIFT                             0

/***************************************************************************
 *AGC_GAIN_CTL - RF/IF PGA Gain Control Register
 ***************************************************************************/
/* TUNER :: AGC_GAIN_CTL :: USE_MICRO_RF_GAIN [31:31] */
#define BCHP_TUNER_AGC_GAIN_CTL_USE_MICRO_RF_GAIN_MASK             0x80000000
#define BCHP_TUNER_AGC_GAIN_CTL_USE_MICRO_RF_GAIN_SHIFT            31

/* TUNER :: AGC_GAIN_CTL :: USE_MICRO_IF_GAIN [30:30] */
#define BCHP_TUNER_AGC_GAIN_CTL_USE_MICRO_IF_GAIN_MASK             0x40000000
#define BCHP_TUNER_AGC_GAIN_CTL_USE_MICRO_IF_GAIN_SHIFT            30

/* TUNER :: AGC_GAIN_CTL :: reserved0 [29:16] */
#define BCHP_TUNER_AGC_GAIN_CTL_reserved0_MASK                     0x3fff0000
#define BCHP_TUNER_AGC_GAIN_CTL_reserved0_SHIFT                    16

/* TUNER :: AGC_GAIN_CTL :: RF_GAIN_MICRO [15:08] */
#define BCHP_TUNER_AGC_GAIN_CTL_RF_GAIN_MICRO_MASK                 0x0000ff00
#define BCHP_TUNER_AGC_GAIN_CTL_RF_GAIN_MICRO_SHIFT                8

/* TUNER :: AGC_GAIN_CTL :: IF_GAIN_MICRO [07:00] */
#define BCHP_TUNER_AGC_GAIN_CTL_IF_GAIN_MICRO_MASK                 0x000000ff
#define BCHP_TUNER_AGC_GAIN_CTL_IF_GAIN_MICRO_SHIFT                0

/***************************************************************************
 *DC_OFF_CTL - Post IF PGA DC Canceller Offset Control Register
 ***************************************************************************/
/* TUNER :: DC_OFF_CTL :: USE_MICRO_DC_OFF [31:31] */
#define BCHP_TUNER_DC_OFF_CTL_USE_MICRO_DC_OFF_MASK                0x80000000
#define BCHP_TUNER_DC_OFF_CTL_USE_MICRO_DC_OFF_SHIFT               31

/* TUNER :: DC_OFF_CTL :: reserved0 [30:27] */
#define BCHP_TUNER_DC_OFF_CTL_reserved0_MASK                       0x78000000
#define BCHP_TUNER_DC_OFF_CTL_reserved0_SHIFT                      27

/* TUNER :: DC_OFF_CTL :: Q_DC_OFF_MICRO [26:16] */
#define BCHP_TUNER_DC_OFF_CTL_Q_DC_OFF_MICRO_MASK                  0x07ff0000
#define BCHP_TUNER_DC_OFF_CTL_Q_DC_OFF_MICRO_SHIFT                 16

/* TUNER :: DC_OFF_CTL :: reserved1 [15:11] */
#define BCHP_TUNER_DC_OFF_CTL_reserved1_MASK                       0x0000f800
#define BCHP_TUNER_DC_OFF_CTL_reserved1_SHIFT                      11

/* TUNER :: DC_OFF_CTL :: I_DC_OFF_MICRO [10:00] */
#define BCHP_TUNER_DC_OFF_CTL_I_DC_OFF_MICRO_MASK                  0x000007ff
#define BCHP_TUNER_DC_OFF_CTL_I_DC_OFF_MICRO_SHIFT                 0

#endif /* #ifndef BCHP_TUNER_H__ */

/* End of File */
