Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Nov  7 15:33:35 2025
| Host         : design-lab running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga
| Device       : 7vx690t-ffg1761
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
LUTAR-1    Warning           LUT drives async reset alert                               9           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  4           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                 2           
SYNTH-16   Warning           Address collision                                          1           
TIMING-16  Warning           Large setup violation                                      567         
TIMING-18  Warning           Missing input or output delay                              4           
XDCH-2     Warning           Same min and max delay values on IO port                   42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.551    -4180.052                    879                33015        0.047        0.000                      0                32891        0.661        0.000                       0                 14592  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                              ------------         ----------      --------------
clk_200mhz                                                                                                                         {0.000 2.500}        5.000           200.000         
  clk_125mhz_mmcm_out                                                                                                              {0.000 4.000}        8.000           125.000         
  mmcm_clkfb                                                                                                                       {0.000 2.500}        5.000           200.000         
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {0.000 1.551}        3.103           322.269         
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {0.000 1.551}        3.103           322.269         
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_mgt_refclk_p                                                                                                                   {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200mhz                                                                                                                                                                                                                                                                           1.100        0.000                       0                     1  
  clk_125mhz_mmcm_out                                                                                                                   -0.190       -1.088                     10                  473        0.108        0.000                      0                  473        2.286        0.000                       0                   231  
  mmcm_clkfb                                                                                                                                                                                                                                                                         4.063        0.000                       0                     2  
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK        0.205        0.000                      0                 3683        0.070        0.000                      0                 3683        0.661        0.000                       0                  1418  
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        0.988        0.000                      0                 1331        0.094        0.000                      0                 1331        0.661        0.000                       0                   775  
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.119        0.000                      0                 1487        0.108        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.203        0.000                      0                 1487        0.106        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.233        0.000                      0                 1487        0.084        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_mgt_refclk_p                                                                                                                       -38.551    -3102.269                    674                22917        0.047        0.000                      0                22856        2.526        0.000                       0                  9849  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                         To Clock                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                         --------                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sfp_mgt_refclk_p                                                                                                                   clk_125mhz_mmcm_out                                                                                                                     -8.911     -690.589                    112                  112        1.427        0.000                      0                  112  
sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK        2.469        0.000                      0                   12                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        5.658        0.000                      0                   20                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.452        0.000                      0                    2                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.425        0.000                      0                    2                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.514        0.000                      0                    2                                                                        
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_mgt_refclk_p                                                                                                                         2.467        0.000                      0                    5                                                                        
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_mgt_refclk_p                                                                                                                         2.441        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                         From Clock                                                                                                                         To Clock                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                         ----------                                                                                                                         --------                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                  sfp_mgt_refclk_p                                                                                                                   clk_125mhz_mmcm_out                                                                                                                     -5.954     -386.107                     83                   83        1.439        0.000                      0                   83  
**async_default**                                                                                                                  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        2.266        0.000                      0                    1        0.329        0.000                      0                    1  
**async_default**                                                                                                                  sfp_mgt_refclk_p                                                                                                                   sfp_mgt_refclk_p                                                                                                                         4.605        0.000                      0                    1        0.863        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                         From Clock                                                                                                                         To Clock                                                                                                                         
----------                                                                                                                         ----------                                                                                                                         --------                                                                                                                         
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                                                                                                                                                   
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                                                                                                                                                      
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                clk_125mhz_mmcm_out                                                                                                                
(none)                                                                                                                                                                                                                                                                sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                                                                                                                                                                sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                                                                                                                                                                sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_mgt_refclk_p                                                                                                                   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            mmcm_clkfb                          
(none)            sfp_mgt_refclk_p                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz
  To Clock:  clk_200mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200mhz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_200mhz_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Setup :           10  Failing Endpoints,  Worst Slack       -0.190ns,  Total Violation       -1.088ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.190ns  (required time - arrival time)
  Source:                 blink_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 0.490ns (6.008%)  route 7.665ns (93.992%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 12.746 - 8.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.261     5.271    clk_125mhz_int
    SLICE_X113Y321       FDCE                                         r  blink_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y321       FDCE (Prop_fdce_C_Q)         0.198     5.469 f  blink_cnt_reg[5]/Q
                         net (fo=2, routed)           3.403     8.873    blink_cnt[5]
    SLICE_X174Y482       LUT5 (Prop_lut5_I3_O)        0.120     8.993 f  blink_cnt[23]_i_7/O
                         net (fo=1, routed)           0.463     9.456    blink_cnt[23]_i_7_n_0
    SLICE_X174Y489       LUT6 (Prop_lut6_I5_O)        0.043     9.499 f  blink_cnt[23]_i_6/O
                         net (fo=1, routed)           0.097     9.596    blink_cnt[23]_i_6_n_0
    SLICE_X174Y489       LUT6 (Prop_lut6_I0_O)        0.043     9.639 r  blink_cnt[23]_i_5/O
                         net (fo=1, routed)           0.173     9.812    blink_cnt[23]_i_5_n_0
    SLICE_X174Y488       LUT6 (Prop_lut6_I4_O)        0.043     9.855 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          3.529    13.384    blink_cnt[23]_i_3_n_0
    SLICE_X110Y343       LUT2 (Prop_lut2_I1_O)        0.043    13.427 r  blink_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    13.427    p_0_in__0[6]
    SLICE_X110Y343       FDCE                                         r  blink_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.076    12.746    clk_125mhz_int
    SLICE_X110Y343       FDCE                                         r  blink_cnt_reg[6]/C
                         clock pessimism              0.491    13.237    
                         clock uncertainty           -0.064    13.173    
    SLICE_X110Y343       FDCE (Setup_fdce_C_D)        0.064    13.237    blink_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.237    
                         arrival time                         -13.427    
  -------------------------------------------------------------------
                         slack                                 -0.190    

Slack (VIOLATED) :        -0.173ns  (required time - arrival time)
  Source:                 blink_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 0.490ns (6.008%)  route 7.665ns (93.992%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 12.746 - 8.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.261     5.271    clk_125mhz_int
    SLICE_X113Y321       FDCE                                         r  blink_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y321       FDCE (Prop_fdce_C_Q)         0.198     5.469 f  blink_cnt_reg[5]/Q
                         net (fo=2, routed)           3.403     8.873    blink_cnt[5]
    SLICE_X174Y482       LUT5 (Prop_lut5_I3_O)        0.120     8.993 f  blink_cnt[23]_i_7/O
                         net (fo=1, routed)           0.463     9.456    blink_cnt[23]_i_7_n_0
    SLICE_X174Y489       LUT6 (Prop_lut6_I5_O)        0.043     9.499 f  blink_cnt[23]_i_6/O
                         net (fo=1, routed)           0.097     9.596    blink_cnt[23]_i_6_n_0
    SLICE_X174Y489       LUT6 (Prop_lut6_I0_O)        0.043     9.639 r  blink_cnt[23]_i_5/O
                         net (fo=1, routed)           0.173     9.812    blink_cnt[23]_i_5_n_0
    SLICE_X174Y488       LUT6 (Prop_lut6_I4_O)        0.043     9.855 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          3.529    13.384    blink_cnt[23]_i_3_n_0
    SLICE_X110Y343       LUT2 (Prop_lut2_I1_O)        0.043    13.427 r  blink_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    13.427    p_0_in__0[7]
    SLICE_X110Y343       FDCE                                         r  blink_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.076    12.746    clk_125mhz_int
    SLICE_X110Y343       FDCE                                         r  blink_cnt_reg[7]/C
                         clock pessimism              0.491    13.237    
                         clock uncertainty           -0.064    13.173    
    SLICE_X110Y343       FDCE (Setup_fdce_C_D)        0.081    13.254    blink_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                         -13.427    
  -------------------------------------------------------------------
                         slack                                 -0.173    

Slack (VIOLATED) :        -0.154ns  (required time - arrival time)
  Source:                 blink_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 0.490ns (6.077%)  route 7.573ns (93.923%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 12.754 - 8.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.261     5.271    clk_125mhz_int
    SLICE_X113Y321       FDCE                                         r  blink_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y321       FDCE (Prop_fdce_C_Q)         0.198     5.469 f  blink_cnt_reg[5]/Q
                         net (fo=2, routed)           3.403     8.873    blink_cnt[5]
    SLICE_X174Y482       LUT5 (Prop_lut5_I3_O)        0.120     8.993 f  blink_cnt[23]_i_7/O
                         net (fo=1, routed)           0.463     9.456    blink_cnt[23]_i_7_n_0
    SLICE_X174Y489       LUT6 (Prop_lut6_I5_O)        0.043     9.499 f  blink_cnt[23]_i_6/O
                         net (fo=1, routed)           0.097     9.596    blink_cnt[23]_i_6_n_0
    SLICE_X174Y489       LUT6 (Prop_lut6_I0_O)        0.043     9.639 r  blink_cnt[23]_i_5/O
                         net (fo=1, routed)           0.173     9.812    blink_cnt[23]_i_5_n_0
    SLICE_X174Y488       LUT6 (Prop_lut6_I4_O)        0.043     9.855 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          3.437    13.291    blink_cnt[23]_i_3_n_0
    SLICE_X102Y342       LUT2 (Prop_lut2_I1_O)        0.043    13.334 r  blink_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    13.334    p_0_in__0[2]
    SLICE_X102Y342       FDCE                                         r  blink_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.084    12.754    clk_125mhz_int
    SLICE_X102Y342       FDCE                                         r  blink_cnt_reg[2]/C
                         clock pessimism              0.426    13.180    
                         clock uncertainty           -0.064    13.116    
    SLICE_X102Y342       FDCE (Setup_fdce_C_D)        0.064    13.180    blink_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.180    
                         arrival time                         -13.334    
  -------------------------------------------------------------------
                         slack                                 -0.154    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 blink_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 0.494ns (6.124%)  route 7.573ns (93.876%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 12.754 - 8.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.261     5.271    clk_125mhz_int
    SLICE_X113Y321       FDCE                                         r  blink_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y321       FDCE (Prop_fdce_C_Q)         0.198     5.469 f  blink_cnt_reg[5]/Q
                         net (fo=2, routed)           3.403     8.873    blink_cnt[5]
    SLICE_X174Y482       LUT5 (Prop_lut5_I3_O)        0.120     8.993 f  blink_cnt[23]_i_7/O
                         net (fo=1, routed)           0.463     9.456    blink_cnt[23]_i_7_n_0
    SLICE_X174Y489       LUT6 (Prop_lut6_I5_O)        0.043     9.499 f  blink_cnt[23]_i_6/O
                         net (fo=1, routed)           0.097     9.596    blink_cnt[23]_i_6_n_0
    SLICE_X174Y489       LUT6 (Prop_lut6_I0_O)        0.043     9.639 r  blink_cnt[23]_i_5/O
                         net (fo=1, routed)           0.173     9.812    blink_cnt[23]_i_5_n_0
    SLICE_X174Y488       LUT6 (Prop_lut6_I4_O)        0.043     9.855 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          3.437    13.291    blink_cnt[23]_i_3_n_0
    SLICE_X102Y342       LUT2 (Prop_lut2_I1_O)        0.047    13.338 r  blink_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    13.338    p_0_in__0[3]
    SLICE_X102Y342       FDCE                                         r  blink_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.084    12.754    clk_125mhz_int
    SLICE_X102Y342       FDCE                                         r  blink_cnt_reg[3]/C
                         clock pessimism              0.426    13.180    
                         clock uncertainty           -0.064    13.116    
    SLICE_X102Y342       FDCE (Setup_fdce_C_D)        0.081    13.197    blink_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                         -13.338    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.104ns  (required time - arrival time)
  Source:                 blink_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 0.490ns (6.073%)  route 7.579ns (93.927%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 12.745 - 8.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.261     5.271    clk_125mhz_int
    SLICE_X113Y321       FDCE                                         r  blink_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y321       FDCE (Prop_fdce_C_Q)         0.198     5.469 f  blink_cnt_reg[5]/Q
                         net (fo=2, routed)           3.403     8.873    blink_cnt[5]
    SLICE_X174Y482       LUT5 (Prop_lut5_I3_O)        0.120     8.993 f  blink_cnt[23]_i_7/O
                         net (fo=1, routed)           0.463     9.456    blink_cnt[23]_i_7_n_0
    SLICE_X174Y489       LUT6 (Prop_lut6_I5_O)        0.043     9.499 f  blink_cnt[23]_i_6/O
                         net (fo=1, routed)           0.097     9.596    blink_cnt[23]_i_6_n_0
    SLICE_X174Y489       LUT6 (Prop_lut6_I0_O)        0.043     9.639 r  blink_cnt[23]_i_5/O
                         net (fo=1, routed)           0.173     9.812    blink_cnt[23]_i_5_n_0
    SLICE_X174Y488       LUT6 (Prop_lut6_I4_O)        0.043     9.855 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          3.442    13.297    blink_cnt[23]_i_3_n_0
    SLICE_X110Y341       LUT2 (Prop_lut2_I1_O)        0.043    13.340 r  blink_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    13.340    p_0_in__0[8]
    SLICE_X110Y341       FDCE                                         r  blink_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.075    12.745    clk_125mhz_int
    SLICE_X110Y341       FDCE                                         r  blink_cnt_reg[8]/C
                         clock pessimism              0.491    13.236    
                         clock uncertainty           -0.064    13.172    
    SLICE_X110Y341       FDCE (Setup_fdce_C_D)        0.064    13.236    blink_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.236    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                 -0.104    

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 blink_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 1.030ns (12.887%)  route 6.962ns (87.113%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 12.741 - 8.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.279     5.289    clk_125mhz_int
    SLICE_X102Y341       FDCE                                         r  blink_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y341       FDCE (Prop_fdce_C_Q)         0.232     5.521 r  blink_cnt_reg[1]/Q
                         net (fo=2, routed)           3.416     8.937    blink_cnt[1]
    SLICE_X175Y488       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.370     9.307 r  blink_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.307    blink_cnt_reg[4]_i_2_n_0
    SLICE_X175Y489       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.356 r  blink_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.356    blink_cnt_reg[8]_i_2_n_0
    SLICE_X175Y490       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.405 r  blink_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.405    blink_cnt_reg[12]_i_2_n_0
    SLICE_X175Y491       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.454 r  blink_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.454    blink_cnt_reg[16]_i_2_n_0
    SLICE_X175Y492       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.503 r  blink_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    blink_cnt_reg[20]_i_2_n_0
    SLICE_X175Y493       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     9.610 r  blink_cnt_reg[23]_i_2/O[2]
                         net (fo=1, routed)           3.546    13.157    blink_cnt0[23]
    SLICE_X116Y329       LUT2 (Prop_lut2_I0_O)        0.125    13.282 r  blink_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000    13.282    p_0_in__0[23]
    SLICE_X116Y329       FDCE                                         r  blink_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.071    12.741    clk_125mhz_int
    SLICE_X116Y329       FDCE                                         r  blink_cnt_reg[23]/C
                         clock pessimism              0.426    13.167    
                         clock uncertainty           -0.064    13.103    
    SLICE_X116Y329       FDCE (Setup_fdce_C_D)        0.081    13.184    blink_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                         -13.282    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 blink_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 0.490ns (6.073%)  route 7.579ns (93.927%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 12.745 - 8.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.261     5.271    clk_125mhz_int
    SLICE_X113Y321       FDCE                                         r  blink_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y321       FDCE (Prop_fdce_C_Q)         0.198     5.469 f  blink_cnt_reg[5]/Q
                         net (fo=2, routed)           3.403     8.873    blink_cnt[5]
    SLICE_X174Y482       LUT5 (Prop_lut5_I3_O)        0.120     8.993 f  blink_cnt[23]_i_7/O
                         net (fo=1, routed)           0.463     9.456    blink_cnt[23]_i_7_n_0
    SLICE_X174Y489       LUT6 (Prop_lut6_I5_O)        0.043     9.499 f  blink_cnt[23]_i_6/O
                         net (fo=1, routed)           0.097     9.596    blink_cnt[23]_i_6_n_0
    SLICE_X174Y489       LUT6 (Prop_lut6_I0_O)        0.043     9.639 r  blink_cnt[23]_i_5/O
                         net (fo=1, routed)           0.173     9.812    blink_cnt[23]_i_5_n_0
    SLICE_X174Y488       LUT6 (Prop_lut6_I4_O)        0.043     9.855 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          3.442    13.297    blink_cnt[23]_i_3_n_0
    SLICE_X110Y341       LUT2 (Prop_lut2_I1_O)        0.043    13.340 r  blink_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    13.340    p_0_in__0[9]
    SLICE_X110Y341       FDCE                                         r  blink_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.075    12.745    clk_125mhz_int
    SLICE_X110Y341       FDCE                                         r  blink_cnt_reg[9]/C
                         clock pessimism              0.491    13.236    
                         clock uncertainty           -0.064    13.172    
    SLICE_X110Y341       FDCE (Setup_fdce_C_D)        0.081    13.253    blink_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 blink_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        8.042ns  (logic 0.490ns (6.093%)  route 7.552ns (93.907%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 12.736 - 8.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.261     5.271    clk_125mhz_int
    SLICE_X113Y321       FDCE                                         r  blink_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y321       FDCE (Prop_fdce_C_Q)         0.198     5.469 f  blink_cnt_reg[5]/Q
                         net (fo=2, routed)           3.403     8.873    blink_cnt[5]
    SLICE_X174Y482       LUT5 (Prop_lut5_I3_O)        0.120     8.993 f  blink_cnt[23]_i_7/O
                         net (fo=1, routed)           0.463     9.456    blink_cnt[23]_i_7_n_0
    SLICE_X174Y489       LUT6 (Prop_lut6_I5_O)        0.043     9.499 f  blink_cnt[23]_i_6/O
                         net (fo=1, routed)           0.097     9.596    blink_cnt[23]_i_6_n_0
    SLICE_X174Y489       LUT6 (Prop_lut6_I0_O)        0.043     9.639 r  blink_cnt[23]_i_5/O
                         net (fo=1, routed)           0.173     9.812    blink_cnt[23]_i_5_n_0
    SLICE_X174Y488       LUT6 (Prop_lut6_I4_O)        0.043     9.855 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          3.415    13.270    blink_cnt[23]_i_3_n_0
    SLICE_X113Y321       LUT2 (Prop_lut2_I1_O)        0.043    13.313 r  blink_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    13.313    p_0_in__0[4]
    SLICE_X113Y321       FDCE                                         r  blink_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.066    12.736    clk_125mhz_int
    SLICE_X113Y321       FDCE                                         r  blink_cnt_reg[4]/C
                         clock pessimism              0.535    13.271    
                         clock uncertainty           -0.064    13.207    
    SLICE_X113Y321       FDCE (Setup_fdce_C_D)        0.033    13.240    blink_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                         -13.313    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 blink_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        8.051ns  (logic 0.499ns (6.198%)  route 7.552ns (93.802%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 12.736 - 8.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.261     5.271    clk_125mhz_int
    SLICE_X113Y321       FDCE                                         r  blink_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y321       FDCE (Prop_fdce_C_Q)         0.198     5.469 f  blink_cnt_reg[5]/Q
                         net (fo=2, routed)           3.403     8.873    blink_cnt[5]
    SLICE_X174Y482       LUT5 (Prop_lut5_I3_O)        0.120     8.993 f  blink_cnt[23]_i_7/O
                         net (fo=1, routed)           0.463     9.456    blink_cnt[23]_i_7_n_0
    SLICE_X174Y489       LUT6 (Prop_lut6_I5_O)        0.043     9.499 f  blink_cnt[23]_i_6/O
                         net (fo=1, routed)           0.097     9.596    blink_cnt[23]_i_6_n_0
    SLICE_X174Y489       LUT6 (Prop_lut6_I0_O)        0.043     9.639 r  blink_cnt[23]_i_5/O
                         net (fo=1, routed)           0.173     9.812    blink_cnt[23]_i_5_n_0
    SLICE_X174Y488       LUT6 (Prop_lut6_I4_O)        0.043     9.855 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          3.415    13.270    blink_cnt[23]_i_3_n_0
    SLICE_X113Y321       LUT2 (Prop_lut2_I1_O)        0.052    13.322 r  blink_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    13.322    p_0_in__0[5]
    SLICE_X113Y321       FDCE                                         r  blink_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.066    12.736    clk_125mhz_int
    SLICE_X113Y321       FDCE                                         r  blink_cnt_reg[5]/C
                         clock pessimism              0.535    13.271    
                         clock uncertainty           -0.064    13.207    
    SLICE_X113Y321       FDCE (Setup_fdce_C_D)        0.052    13.259    blink_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.006ns  (required time - arrival time)
  Source:                 blink_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        7.851ns  (logic 1.021ns (13.005%)  route 6.830ns (86.995%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 12.740 - 8.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.279     5.289    clk_125mhz_int
    SLICE_X102Y341       FDCE                                         r  blink_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y341       FDCE (Prop_fdce_C_Q)         0.232     5.521 r  blink_cnt_reg[1]/Q
                         net (fo=2, routed)           3.416     8.937    blink_cnt[1]
    SLICE_X175Y488       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.370     9.307 r  blink_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.307    blink_cnt_reg[4]_i_2_n_0
    SLICE_X175Y489       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.356 r  blink_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.356    blink_cnt_reg[8]_i_2_n_0
    SLICE_X175Y490       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.405 r  blink_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.405    blink_cnt_reg[12]_i_2_n_0
    SLICE_X175Y491       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.454 r  blink_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.454    blink_cnt_reg[16]_i_2_n_0
    SLICE_X175Y492       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     9.607 r  blink_cnt_reg[20]_i_2/O[1]
                         net (fo=1, routed)           3.414    13.021    blink_cnt0[18]
    SLICE_X113Y332       LUT2 (Prop_lut2_I0_O)        0.119    13.140 r  blink_cnt[18]_i_1/O
                         net (fo=1, routed)           0.000    13.140    p_0_in__0[18]
    SLICE_X113Y332       FDCE                                         r  blink_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.070    12.740    clk_125mhz_int
    SLICE_X113Y332       FDCE                                         r  blink_cnt_reg[18]/C
                         clock pessimism              0.426    13.166    
                         clock uncertainty           -0.064    13.102    
    SLICE_X113Y332       FDCE (Setup_fdce_C_D)        0.032    13.134    blink_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         13.134    
                         arrival time                         -13.140    
  -------------------------------------------------------------------
                         slack                                 -0.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_125mhz_inst/sync_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.591     2.711    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y258        FDPE (Prop_fdpe_C_Q)         0.100     2.811 r  sync_reset_125mhz_inst/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.866    sync_reset_125mhz_inst/sync_reg_reg_n_0_[0]
    SLICE_X55Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.799     3.131    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.420     2.711    
    SLICE_X55Y258        FDPE (Hold_fdpe_C_D)         0.047     2.758    sync_reset_125mhz_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.758    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/mode_stop_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/FSM_onehot_state_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.776%)  route 0.083ns (39.224%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.710     2.830    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X59Y105        FDRE                                         r  si5324_i2c_master_inst/mode_stop_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDRE (Prop_fdre_C_Q)         0.100     2.930 f  si5324_i2c_master_inst/mode_stop_reg_reg/Q
                         net (fo=4, routed)           0.083     3.013    si5324_i2c_master_inst/mode_stop_reg
    SLICE_X58Y105        LUT4 (Prop_lut4_I0_O)        0.028     3.041 r  si5324_i2c_master_inst/FSM_onehot_state_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     3.041    si5324_i2c_master_inst/FSM_onehot_state_reg[11]_i_2_n_0
    SLICE_X58Y105        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.953     3.285    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X58Y105        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[11]/C
                         clock pessimism             -0.444     2.841    
    SLICE_X58Y105        FDRE (Hold_fdre_C_D)         0.087     2.928    si5324_i2c_master_inst/FSM_onehot_state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/delay_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.187%)  route 0.122ns (48.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.712     2.832    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y104        FDRE                                         r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.100     2.932 f  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.122     3.054    si5324_i2c_master_inst/phy_state_reg[1]
    SLICE_X54Y104        LUT6 (Prop_lut6_I4_O)        0.028     3.082 r  si5324_i2c_master_inst/delay_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.082    si5324_i2c_master_inst/delay_reg[8]_i_1_n_0
    SLICE_X54Y104        FDRE                                         r  si5324_i2c_master_inst/delay_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.957     3.289    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y104        FDRE                                         r  si5324_i2c_master_inst/delay_reg_reg[8]/C
                         clock pessimism             -0.420     2.869    
    SLICE_X54Y104        FDRE (Hold_fdre_C_D)         0.087     2.956    si5324_i2c_master_inst/delay_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/address_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/address_ptr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.036%)  route 0.096ns (42.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.282ns
    Source Clock Delay      (SCD):    2.828ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.708     2.828    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y113        FDRE                                         r  si5324_i2c_init_inst/address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.100     2.928 r  si5324_i2c_init_inst/address_reg_reg[0]/Q
                         net (fo=12, routed)          0.096     3.025    si5324_i2c_init_inst/address_reg[0]
    SLICE_X56Y113        LUT2 (Prop_lut2_I0_O)        0.028     3.053 r  si5324_i2c_init_inst/data_ptr_reg[1]_i_1/O
                         net (fo=2, routed)           0.000     3.053    si5324_i2c_init_inst/data_ptr_reg[1]_i_1_n_0
    SLICE_X56Y113        FDRE                                         r  si5324_i2c_init_inst/address_ptr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.950     3.282    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X56Y113        FDRE                                         r  si5324_i2c_init_inst/address_ptr_reg_reg[1]/C
                         clock pessimism             -0.443     2.839    
    SLICE_X56Y113        FDRE (Hold_fdre_C_D)         0.087     2.926    si5324_i2c_init_inst/address_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.575%)  route 0.107ns (45.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    2.829ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.709     2.829    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y112        FDRE                                         r  si5324_i2c_init_inst/state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y112        FDRE (Prop_fdre_C_Q)         0.100     2.929 f  si5324_i2c_init_inst/state_reg_reg[2]/Q
                         net (fo=22, routed)          0.107     3.036    si5324_i2c_init_inst/state_reg[2]
    SLICE_X56Y112        LUT6 (Prop_lut6_I1_O)        0.028     3.064 r  si5324_i2c_init_inst/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.064    si5324_i2c_init_inst/state_reg[0]_i_1_n_0
    SLICE_X56Y112        FDRE                                         r  si5324_i2c_init_inst/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.951     3.283    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X56Y112        FDRE                                         r  si5324_i2c_init_inst/state_reg_reg[0]/C
                         clock pessimism             -0.443     2.840    
    SLICE_X56Y112        FDRE (Hold_fdre_C_D)         0.087     2.927    si5324_i2c_init_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.064    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/last_sda_i_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/bus_active_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.919%)  route 0.114ns (47.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.715     2.835    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y103        FDRE                                         r  si5324_i2c_master_inst/last_sda_i_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.100     2.935 r  si5324_i2c_master_inst/last_sda_i_reg_reg/Q
                         net (fo=1, routed)           0.114     3.049    si5324_i2c_master_inst/last_sda_i_reg
    SLICE_X54Y103        LUT4 (Prop_lut4_I0_O)        0.028     3.077 r  si5324_i2c_master_inst/bus_active_reg_i_1/O
                         net (fo=1, routed)           0.000     3.077    si5324_i2c_master_inst/bus_active_reg_i_1_n_0
    SLICE_X54Y103        FDRE                                         r  si5324_i2c_master_inst/bus_active_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.957     3.289    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y103        FDRE                                         r  si5324_i2c_master_inst/bus_active_reg_reg/C
                         clock pessimism             -0.440     2.849    
    SLICE_X54Y103        FDRE (Hold_fdre_C_D)         0.087     2.936    si5324_i2c_master_inst/bus_active_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/cur_address_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/cmd_address_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.146ns (60.110%)  route 0.097ns (39.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.710     2.830    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X56Y110        FDRE                                         r  si5324_i2c_init_inst/cur_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.118     2.948 r  si5324_i2c_init_inst/cur_address_reg_reg[2]/Q
                         net (fo=1, routed)           0.097     3.045    si5324_i2c_init_inst/cur_address_reg[2]
    SLICE_X56Y108        LUT5 (Prop_lut5_I4_O)        0.028     3.073 r  si5324_i2c_init_inst/cmd_address_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.073    si5324_i2c_init_inst/cmd_address_reg[2]_i_1_n_0
    SLICE_X56Y108        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.954     3.286    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X56Y108        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[2]/C
                         clock pessimism             -0.441     2.845    
    SLICE_X56Y108        FDRE (Hold_fdre_C_D)         0.087     2.932    si5324_i2c_init_inst/cmd_address_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/cmd_address_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/addr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.460%)  route 0.098ns (49.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.711     2.831    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y108        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.100     2.931 r  si5324_i2c_init_inst/cmd_address_reg_reg[1]/Q
                         net (fo=2, routed)           0.098     3.029    si5324_i2c_master_inst/addr_reg_reg[6]_1[1]
    SLICE_X56Y107        FDRE                                         r  si5324_i2c_master_inst/addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.954     3.286    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y107        FDRE                                         r  si5324_i2c_master_inst/addr_reg_reg[1]/C
                         clock pessimism             -0.441     2.845    
    SLICE_X56Y107        FDRE (Hold_fdre_C_D)         0.037     2.882    si5324_i2c_master_inst/addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/FSM_onehot_state_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/bit_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.155ns (56.692%)  route 0.118ns (43.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.712     2.832    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y106        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.091     2.923 r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[8]/Q
                         net (fo=5, routed)           0.118     3.042    si5324_i2c_master_inst/FSM_onehot_state_reg_reg_n_0_[8]
    SLICE_X58Y106        LUT6 (Prop_lut6_I3_O)        0.064     3.106 r  si5324_i2c_master_inst/bit_count_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     3.106    si5324_i2c_master_inst/bit_count_next[3]
    SLICE_X58Y106        FDRE                                         r  si5324_i2c_master_inst/bit_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.953     3.285    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X58Y106        FDRE                                         r  si5324_i2c_master_inst/bit_count_reg_reg[3]/C
                         clock pessimism             -0.420     2.865    
    SLICE_X58Y106        FDRE (Hold_fdre_C_D)         0.087     2.952    si5324_i2c_master_inst/bit_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.952    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/cmd_address_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/addr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.014%)  route 0.100ns (45.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.711     2.831    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X56Y109        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.118     2.949 r  si5324_i2c_init_inst/cmd_address_reg_reg[5]/Q
                         net (fo=2, routed)           0.100     3.050    si5324_i2c_master_inst/addr_reg_reg[6]_1[5]
    SLICE_X56Y107        FDRE                                         r  si5324_i2c_master_inst/addr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.954     3.286    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y107        FDRE                                         r  si5324_i2c_master_inst/addr_reg_reg[5]/C
                         clock pessimism             -0.441     2.845    
    SLICE_X56Y107        FDRE (Hold_fdre_C_D)         0.040     2.885    si5324_i2c_master_inst/addr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.349         8.000       6.650      BUFGCTRL_X0Y17       clk_125mhz_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0    n/a            0.937         8.000       7.063      MMCME2_ADV_X1Y8      clk_mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X111Y331       blink_5hz_reg/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X116Y323       blink_cnt_reg[12]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X107Y338       blink_cnt_reg[13]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X168Y282       blink_cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y8      clk_mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X111Y331       blink_5hz_reg/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X111Y331       blink_5hz_reg/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X116Y323       blink_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X116Y323       blink_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X107Y338       blink_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X107Y338       blink_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X168Y282       blink_cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X168Y282       blink_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X103Y345       blink_cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X103Y345       blink_cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X111Y331       blink_5hz_reg/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X111Y331       blink_5hz_reg/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X102Y341       blink_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X102Y341       blink_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X107Y338       blink_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X107Y338       blink_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X116Y323       blink_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X116Y323       blink_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X116Y323       blink_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X116Y323       blink_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfb
  To Clock:  mmcm_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.637ns (21.993%)  route 2.259ns (78.007%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     2.097    <hidden>
    SLICE_X191Y498       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y498       FDRE (Prop_fdre_C_Q)         0.198     2.295 r  <hidden>
                         net (fo=13, routed)          0.735     3.030    <hidden>
    SLICE_X187Y496       LUT4 (Prop_lut4_I1_O)        0.126     3.156 r  <hidden>
                         net (fo=1, routed)           0.676     3.833    <hidden>
    SLICE_X195Y496       LUT5 (Prop_lut5_I4_O)        0.139     3.972 r  <hidden>
                         net (fo=1, routed)           0.591     4.563    <hidden>
    SLICE_X197Y494       LUT6 (Prop_lut6_I1_O)        0.131     4.694 f  <hidden>
                         net (fo=2, routed)           0.257     4.950    <hidden>
    SLICE_X198Y494       LUT6 (Prop_lut6_I1_O)        0.043     4.993 r  <hidden>
                         net (fo=1, routed)           0.000     4.993    <hidden>
    SLICE_X198Y494       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     5.048    <hidden>
    SLICE_X198Y494       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X198Y494       FDRE (Setup_fdre_C_D)        0.033     5.199    <hidden>
  -------------------------------------------------------------------
                         required time                          5.199    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.637ns (22.204%)  route 2.232ns (77.796%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     2.097    <hidden>
    SLICE_X191Y498       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y498       FDRE (Prop_fdre_C_Q)         0.198     2.295 r  <hidden>
                         net (fo=13, routed)          0.735     3.030    <hidden>
    SLICE_X187Y496       LUT4 (Prop_lut4_I1_O)        0.126     3.156 f  <hidden>
                         net (fo=1, routed)           0.676     3.833    <hidden>
    SLICE_X195Y496       LUT5 (Prop_lut5_I4_O)        0.139     3.972 f  <hidden>
                         net (fo=1, routed)           0.591     4.563    <hidden>
    SLICE_X197Y494       LUT6 (Prop_lut6_I1_O)        0.131     4.694 r  <hidden>
                         net (fo=2, routed)           0.229     4.923    <hidden>
    SLICE_X198Y494       LUT5 (Prop_lut5_I2_O)        0.043     4.966 r  <hidden>
                         net (fo=1, routed)           0.000     4.966    <hidden>
    SLICE_X198Y494       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     5.048    <hidden>
    SLICE_X198Y494       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X198Y494       FDRE (Setup_fdre_C_D)        0.031     5.197    <hidden>
  -------------------------------------------------------------------
                         required time                          5.197    
                         arrival time                          -4.966    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.512ns (18.121%)  route 2.313ns (81.879%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     2.097    <hidden>
    SLICE_X190Y495       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y495       FDRE (Prop_fdre_C_Q)         0.254     2.351 r  <hidden>
                         net (fo=9, routed)           0.637     2.988    <hidden>
    SLICE_X176Y495       LUT5 (Prop_lut5_I0_O)        0.043     3.031 r  <hidden>
                         net (fo=4, routed)           0.216     3.247    <hidden>
    SLICE_X177Y496       LUT6 (Prop_lut6_I0_O)        0.043     3.290 f  <hidden>
                         net (fo=5, routed)           0.386     3.676    <hidden>
    SLICE_X187Y498       LUT4 (Prop_lut4_I3_O)        0.043     3.719 r  <hidden>
                         net (fo=3, routed)           0.577     4.296    <hidden>
    SLICE_X197Y494       LUT4 (Prop_lut4_I3_O)        0.043     4.339 f  <hidden>
                         net (fo=2, routed)           0.242     4.582    <hidden>
    SLICE_X197Y493       LUT3 (Prop_lut3_I2_O)        0.043     4.625 f  <hidden>
                         net (fo=2, routed)           0.255     4.879    <hidden>
    SLICE_X195Y493       LUT6 (Prop_lut6_I2_O)        0.043     4.922 r  <hidden>
                         net (fo=1, routed)           0.000     4.922    <hidden>
    SLICE_X195Y493       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.743     5.045    <hidden>
    SLICE_X195Y493       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.198    
                         clock uncertainty           -0.035     5.163    
    SLICE_X195Y493       FDRE (Setup_fdre_C_D)        0.032     5.195    <hidden>
  -------------------------------------------------------------------
                         required time                          5.195    
                         arrival time                          -4.922    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.483ns (21.882%)  route 1.724ns (78.118%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 4.996 - 3.103 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     2.097    <hidden>
    SLICE_X190Y498       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y498       FDRE (Prop_fdre_C_Q)         0.254     2.351 r  <hidden>
                         net (fo=15, routed)          0.583     2.934    <hidden>
    SLICE_X188Y497       LUT5 (Prop_lut5_I3_O)        0.048     2.982 r  <hidden>
                         net (fo=4, routed)           0.169     3.151    <hidden>
    SLICE_X190Y497       LUT6 (Prop_lut6_I1_O)        0.132     3.283 f  <hidden>
                         net (fo=6, routed)           0.479     3.761    <hidden>
    SLICE_X193Y492       LUT2 (Prop_lut2_I1_O)        0.049     3.810 r  <hidden>
                         net (fo=7, routed)           0.494     4.304    <hidden>
    SLICE_X187Y496       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.694     4.996    <hidden>
    SLICE_X187Y496       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.149    
                         clock uncertainty           -0.035     5.114    
    SLICE_X187Y496       FDRE (Setup_fdre_C_R)       -0.381     4.733    <hidden>
  -------------------------------------------------------------------
                         required time                          4.733    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.483ns (21.882%)  route 1.724ns (78.118%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 4.996 - 3.103 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     2.097    <hidden>
    SLICE_X190Y498       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y498       FDRE (Prop_fdre_C_Q)         0.254     2.351 r  <hidden>
                         net (fo=15, routed)          0.583     2.934    <hidden>
    SLICE_X188Y497       LUT5 (Prop_lut5_I3_O)        0.048     2.982 r  <hidden>
                         net (fo=4, routed)           0.169     3.151    <hidden>
    SLICE_X190Y497       LUT6 (Prop_lut6_I1_O)        0.132     3.283 f  <hidden>
                         net (fo=6, routed)           0.479     3.761    <hidden>
    SLICE_X193Y492       LUT2 (Prop_lut2_I1_O)        0.049     3.810 r  <hidden>
                         net (fo=7, routed)           0.494     4.304    <hidden>
    SLICE_X187Y496       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.694     4.996    <hidden>
    SLICE_X187Y496       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.149    
                         clock uncertainty           -0.035     5.114    
    SLICE_X187Y496       FDSE (Setup_fdse_C_S)       -0.381     4.733    <hidden>
  -------------------------------------------------------------------
                         required time                          4.733    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.483ns (21.882%)  route 1.724ns (78.118%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 4.996 - 3.103 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     2.097    <hidden>
    SLICE_X190Y498       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y498       FDRE (Prop_fdre_C_Q)         0.254     2.351 r  <hidden>
                         net (fo=15, routed)          0.583     2.934    <hidden>
    SLICE_X188Y497       LUT5 (Prop_lut5_I3_O)        0.048     2.982 r  <hidden>
                         net (fo=4, routed)           0.169     3.151    <hidden>
    SLICE_X190Y497       LUT6 (Prop_lut6_I1_O)        0.132     3.283 f  <hidden>
                         net (fo=6, routed)           0.479     3.761    <hidden>
    SLICE_X193Y492       LUT2 (Prop_lut2_I1_O)        0.049     3.810 r  <hidden>
                         net (fo=7, routed)           0.494     4.304    <hidden>
    SLICE_X187Y496       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.694     4.996    <hidden>
    SLICE_X187Y496       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.149    
                         clock uncertainty           -0.035     5.114    
    SLICE_X187Y496       FDSE (Setup_fdse_C_S)       -0.381     4.733    <hidden>
  -------------------------------------------------------------------
                         required time                          4.733    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.483ns (22.350%)  route 1.678ns (77.650%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 4.996 - 3.103 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     2.097    <hidden>
    SLICE_X190Y498       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y498       FDRE (Prop_fdre_C_Q)         0.254     2.351 r  <hidden>
                         net (fo=15, routed)          0.583     2.934    <hidden>
    SLICE_X188Y497       LUT5 (Prop_lut5_I3_O)        0.048     2.982 r  <hidden>
                         net (fo=4, routed)           0.169     3.151    <hidden>
    SLICE_X190Y497       LUT6 (Prop_lut6_I1_O)        0.132     3.283 f  <hidden>
                         net (fo=6, routed)           0.479     3.761    <hidden>
    SLICE_X193Y492       LUT2 (Prop_lut2_I1_O)        0.049     3.810 r  <hidden>
                         net (fo=7, routed)           0.448     4.258    <hidden>
    SLICE_X187Y495       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.694     4.996    <hidden>
    SLICE_X187Y495       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.149    
                         clock uncertainty           -0.035     5.114    
    SLICE_X187Y495       FDSE (Setup_fdse_C_S)       -0.381     4.733    <hidden>
  -------------------------------------------------------------------
                         required time                          4.733    
                         arrival time                          -4.258    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.483ns (22.179%)  route 1.695ns (77.821%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 4.996 - 3.103 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     2.097    <hidden>
    SLICE_X190Y498       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y498       FDRE (Prop_fdre_C_Q)         0.254     2.351 r  <hidden>
                         net (fo=15, routed)          0.583     2.934    <hidden>
    SLICE_X188Y497       LUT5 (Prop_lut5_I3_O)        0.048     2.982 r  <hidden>
                         net (fo=4, routed)           0.169     3.151    <hidden>
    SLICE_X190Y497       LUT6 (Prop_lut6_I1_O)        0.132     3.283 f  <hidden>
                         net (fo=6, routed)           0.479     3.761    <hidden>
    SLICE_X193Y492       LUT2 (Prop_lut2_I1_O)        0.049     3.810 r  <hidden>
                         net (fo=7, routed)           0.464     4.275    <hidden>
    SLICE_X186Y497       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.694     4.996    <hidden>
    SLICE_X186Y497       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.149    
                         clock uncertainty           -0.035     5.114    
    SLICE_X186Y497       FDSE (Setup_fdse_C_S)       -0.357     4.757    <hidden>
  -------------------------------------------------------------------
                         required time                          4.757    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.483ns (22.179%)  route 1.695ns (77.821%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 4.996 - 3.103 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     2.097    <hidden>
    SLICE_X190Y498       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y498       FDRE (Prop_fdre_C_Q)         0.254     2.351 r  <hidden>
                         net (fo=15, routed)          0.583     2.934    <hidden>
    SLICE_X188Y497       LUT5 (Prop_lut5_I3_O)        0.048     2.982 r  <hidden>
                         net (fo=4, routed)           0.169     3.151    <hidden>
    SLICE_X190Y497       LUT6 (Prop_lut6_I1_O)        0.132     3.283 f  <hidden>
                         net (fo=6, routed)           0.479     3.761    <hidden>
    SLICE_X193Y492       LUT2 (Prop_lut2_I1_O)        0.049     3.810 r  <hidden>
                         net (fo=7, routed)           0.464     4.275    <hidden>
    SLICE_X186Y497       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.694     4.996    <hidden>
    SLICE_X186Y497       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.149    
                         clock uncertainty           -0.035     5.114    
    SLICE_X186Y497       FDSE (Setup_fdse_C_S)       -0.357     4.757    <hidden>
  -------------------------------------------------------------------
                         required time                          4.757    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.483ns (22.179%)  route 1.695ns (77.821%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 4.996 - 3.103 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     2.097    <hidden>
    SLICE_X190Y498       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y498       FDRE (Prop_fdre_C_Q)         0.254     2.351 r  <hidden>
                         net (fo=15, routed)          0.583     2.934    <hidden>
    SLICE_X188Y497       LUT5 (Prop_lut5_I3_O)        0.048     2.982 r  <hidden>
                         net (fo=4, routed)           0.169     3.151    <hidden>
    SLICE_X190Y497       LUT6 (Prop_lut6_I1_O)        0.132     3.283 f  <hidden>
                         net (fo=6, routed)           0.479     3.761    <hidden>
    SLICE_X193Y492       LUT2 (Prop_lut2_I1_O)        0.049     3.810 r  <hidden>
                         net (fo=7, routed)           0.464     4.275    <hidden>
    SLICE_X186Y497       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.694     4.996    <hidden>
    SLICE_X186Y497       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.149    
                         clock uncertainty           -0.035     5.114    
    SLICE_X186Y497       FDSE (Setup_fdse_C_S)       -0.357     4.757    <hidden>
  -------------------------------------------------------------------
                         required time                          4.757    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  0.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.157%)  route 0.100ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.411     4.052    <hidden>
    SLICE_X176Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y488       FDRE (Prop_fdre_C_Q)         0.118     4.170 r  <hidden>
                         net (fo=1, routed)           0.100     4.270    <hidden>
    SLICE_X174Y487       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.564     4.305    <hidden>
    SLICE_X174Y487       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.085    
    SLICE_X174Y487       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.200    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.200    
                         arrival time                           4.270    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.363%)  route 0.142ns (58.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.410     4.051    <hidden>
    SLICE_X179Y486       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y486       FDSE (Prop_fdse_C_Q)         0.100     4.151 r  <hidden>
                         net (fo=1, routed)           0.142     4.293    <hidden>
    SLICE_X176Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.564     4.305    <hidden>
    SLICE_X176Y486       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.085    
    SLICE_X176Y486       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.216    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.216    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.865%)  route 0.139ns (58.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.411     4.052    <hidden>
    SLICE_X183Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y486       FDRE (Prop_fdre_C_Q)         0.100     4.152 r  <hidden>
                         net (fo=1, routed)           0.139     4.291    <hidden>
    SLICE_X180Y484       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.564     4.305    <hidden>
    SLICE_X180Y484       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.085    
    SLICE_X180Y484       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.214    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.214    
                         arrival time                           4.291    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.966%)  route 0.096ns (49.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.410     4.051    <hidden>
    SLICE_X181Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y484       FDRE (Prop_fdre_C_Q)         0.100     4.151 r  <hidden>
                         net (fo=1, routed)           0.096     4.247    <hidden>
    SLICE_X180Y482       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.562     4.303    <hidden>
    SLICE_X180Y482       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.061    
    SLICE_X180Y482       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.169    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.169    
                         arrival time                           4.247    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.984%)  route 0.144ns (59.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.412     4.053    <hidden>
    SLICE_X179Y488       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y488       FDSE (Prop_fdse_C_Q)         0.100     4.153 r  <hidden>
                         net (fo=1, routed)           0.144     4.297    <hidden>
    SLICE_X176Y487       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.565     4.306    <hidden>
    SLICE_X176Y487       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.086    
    SLICE_X176Y487       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.215    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.215    
                         arrival time                           4.297    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.957%)  route 0.144ns (59.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.410     4.051    <hidden>
    SLICE_X181Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y485       FDRE (Prop_fdre_C_Q)         0.100     4.151 r  <hidden>
                         net (fo=1, routed)           0.144     4.295    <hidden>
    SLICE_X176Y484       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.563     4.304    <hidden>
    SLICE_X176Y484       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.084    
    SLICE_X176Y484       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.213    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.213    
                         arrival time                           4.295    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.446%)  route 0.147ns (59.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.411     4.052    <hidden>
    SLICE_X182Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y486       FDRE (Prop_fdre_C_Q)         0.100     4.152 r  <hidden>
                         net (fo=1, routed)           0.147     4.299    <hidden>
    SLICE_X180Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.565     4.306    <hidden>
    SLICE_X180Y486       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.086    
    SLICE_X180Y486       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.217    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.217    
                         arrival time                           4.299    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (64.944%)  route 0.054ns (35.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.445     0.983    <hidden>
    SLICE_X197Y495       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y495       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  <hidden>
                         net (fo=1, routed)           0.054     1.137    <hidden>
    SLICE_X196Y495       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.601     1.239    <hidden>
    SLICE_X196Y495       FDRE                                         r  <hidden>
                         clock pessimism             -0.245     0.994    
    SLICE_X196Y495       FDRE (Hold_fdre_C_D)         0.059     1.053    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.206%)  route 0.149ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.412     4.053    <hidden>
    SLICE_X179Y488       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y488       FDSE (Prop_fdse_C_Q)         0.100     4.153 r  <hidden>
                         net (fo=1, routed)           0.149     4.302    <hidden>
    SLICE_X174Y487       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.564     4.305    <hidden>
    SLICE_X174Y487       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.085    
    SLICE_X174Y487       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.217    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.217    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.774%)  route 0.128ns (56.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.410     4.051    <hidden>
    SLICE_X181Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y484       FDRE (Prop_fdre_C_Q)         0.100     4.151 r  <hidden>
                         net (fo=1, routed)           0.128     4.279    <hidden>
    SLICE_X180Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.563     4.304    <hidden>
    SLICE_X180Y483       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.062    
    SLICE_X180Y483       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.193    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.193    
                         arrival time                           4.279    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y108        sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X207Y492       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X211Y495       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X207Y499       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[19]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X214Y494       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[3]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X214Y494       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[9]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X209Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y482       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y482       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y482       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y482       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y482       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y482       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y482       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y482       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y482       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y482       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y482       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y482       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y482       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y482       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y482       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y482       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y482       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y482       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y482       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y482       <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.358ns (20.485%)  route 1.390ns (79.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 7.022 - 3.103 ) 
    Source Clock Delay      (SCD):    4.537ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.979     4.537    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y469       FDRE (Prop_fdre_C_Q)         0.232     4.769 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=22, routed)          1.031     5.800    <hidden>
    SLICE_X218Y465       LUT5 (Prop_lut5_I4_O)        0.126     5.926 r  <hidden>
                         net (fo=7, routed)           0.359     6.285    <hidden>
    SLICE_X218Y465       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.569     7.022    <hidden>
    SLICE_X218Y465       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.603    
                         clock uncertainty           -0.035     7.568    
    SLICE_X218Y465       FDRE (Setup_fdre_C_R)       -0.295     7.273    <hidden>
  -------------------------------------------------------------------
                         required time                          7.273    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.358ns (20.485%)  route 1.390ns (79.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 7.022 - 3.103 ) 
    Source Clock Delay      (SCD):    4.537ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.979     4.537    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y469       FDRE (Prop_fdre_C_Q)         0.232     4.769 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=22, routed)          1.031     5.800    <hidden>
    SLICE_X218Y465       LUT5 (Prop_lut5_I4_O)        0.126     5.926 r  <hidden>
                         net (fo=7, routed)           0.359     6.285    <hidden>
    SLICE_X218Y465       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.569     7.022    <hidden>
    SLICE_X218Y465       FDSE                                         r  <hidden>
                         clock pessimism              0.581     7.603    
                         clock uncertainty           -0.035     7.568    
    SLICE_X218Y465       FDSE (Setup_fdse_C_S)       -0.295     7.273    <hidden>
  -------------------------------------------------------------------
                         required time                          7.273    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.358ns (21.478%)  route 1.309ns (78.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 7.023 - 3.103 ) 
    Source Clock Delay      (SCD):    4.537ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.979     4.537    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y469       FDRE (Prop_fdre_C_Q)         0.232     4.769 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=22, routed)          1.031     5.800    <hidden>
    SLICE_X218Y465       LUT5 (Prop_lut5_I4_O)        0.126     5.926 r  <hidden>
                         net (fo=7, routed)           0.278     6.204    <hidden>
    SLICE_X218Y464       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.570     7.023    <hidden>
    SLICE_X218Y464       FDSE                                         r  <hidden>
                         clock pessimism              0.581     7.604    
                         clock uncertainty           -0.035     7.569    
    SLICE_X218Y464       FDSE (Setup_fdse_C_S)       -0.295     7.274    <hidden>
  -------------------------------------------------------------------
                         required time                          7.274    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.358ns (21.478%)  route 1.309ns (78.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 7.023 - 3.103 ) 
    Source Clock Delay      (SCD):    4.537ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.979     4.537    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y469       FDRE (Prop_fdre_C_Q)         0.232     4.769 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=22, routed)          1.031     5.800    <hidden>
    SLICE_X218Y465       LUT5 (Prop_lut5_I4_O)        0.126     5.926 r  <hidden>
                         net (fo=7, routed)           0.278     6.204    <hidden>
    SLICE_X218Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.570     7.023    <hidden>
    SLICE_X218Y464       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.604    
                         clock uncertainty           -0.035     7.569    
    SLICE_X218Y464       FDRE (Setup_fdre_C_R)       -0.295     7.274    <hidden>
  -------------------------------------------------------------------
                         required time                          7.274    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.358ns (21.478%)  route 1.309ns (78.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 7.023 - 3.103 ) 
    Source Clock Delay      (SCD):    4.537ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.979     4.537    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y469       FDRE (Prop_fdre_C_Q)         0.232     4.769 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=22, routed)          1.031     5.800    <hidden>
    SLICE_X218Y465       LUT5 (Prop_lut5_I4_O)        0.126     5.926 r  <hidden>
                         net (fo=7, routed)           0.278     6.204    <hidden>
    SLICE_X218Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.570     7.023    <hidden>
    SLICE_X218Y464       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.604    
                         clock uncertainty           -0.035     7.569    
    SLICE_X218Y464       FDRE (Setup_fdre_C_R)       -0.295     7.274    <hidden>
  -------------------------------------------------------------------
                         required time                          7.274    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.358ns (21.478%)  route 1.309ns (78.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 7.023 - 3.103 ) 
    Source Clock Delay      (SCD):    4.537ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.979     4.537    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y469       FDRE (Prop_fdre_C_Q)         0.232     4.769 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=22, routed)          1.031     5.800    <hidden>
    SLICE_X218Y465       LUT5 (Prop_lut5_I4_O)        0.126     5.926 r  <hidden>
                         net (fo=7, routed)           0.278     6.204    <hidden>
    SLICE_X218Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.570     7.023    <hidden>
    SLICE_X218Y464       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.604    
                         clock uncertainty           -0.035     7.569    
    SLICE_X218Y464       FDRE (Setup_fdre_C_R)       -0.295     7.274    <hidden>
  -------------------------------------------------------------------
                         required time                          7.274    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.358ns (21.478%)  route 1.309ns (78.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 7.023 - 3.103 ) 
    Source Clock Delay      (SCD):    4.537ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.979     4.537    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y469       FDRE (Prop_fdre_C_Q)         0.232     4.769 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=22, routed)          1.031     5.800    <hidden>
    SLICE_X218Y465       LUT5 (Prop_lut5_I4_O)        0.126     5.926 r  <hidden>
                         net (fo=7, routed)           0.278     6.204    <hidden>
    SLICE_X218Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.570     7.023    <hidden>
    SLICE_X218Y464       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.604    
                         clock uncertainty           -0.035     7.569    
    SLICE_X218Y464       FDRE (Setup_fdre_C_R)       -0.295     7.274    <hidden>
  -------------------------------------------------------------------
                         required time                          7.274    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.259ns (12.880%)  route 1.752ns (87.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 7.021 - 3.103 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.991     4.549    <hidden>
    SLICE_X218Y465       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y465       FDSE (Prop_fdse_C_Q)         0.216     4.765 r  <hidden>
                         net (fo=39, routed)          1.752     6.517    <hidden>
    SLICE_X212Y464       LUT6 (Prop_lut6_I1_O)        0.043     6.560 r  <hidden>
                         net (fo=1, routed)           0.000     6.560    <hidden>
    SLICE_X212Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.568     7.021    <hidden>
    SLICE_X212Y464       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.602    
                         clock uncertainty           -0.035     7.567    
    SLICE_X212Y464       FDRE (Setup_fdre_C_D)        0.065     7.632    <hidden>
  -------------------------------------------------------------------
                         required time                          7.632    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.259ns (12.966%)  route 1.739ns (87.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 7.020 - 3.103 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.992     4.550    <hidden>
    SLICE_X218Y464       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y464       FDSE (Prop_fdse_C_Q)         0.216     4.766 r  <hidden>
                         net (fo=40, routed)          1.739     6.505    <hidden>
    SLICE_X208Y465       LUT6 (Prop_lut6_I4_O)        0.043     6.548 r  <hidden>
                         net (fo=1, routed)           0.000     6.548    <hidden>
    SLICE_X208Y465       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.567     7.020    <hidden>
    SLICE_X208Y465       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.601    
                         clock uncertainty           -0.035     7.566    
    SLICE_X208Y465       FDRE (Setup_fdre_C_D)        0.066     7.632    <hidden>
  -------------------------------------------------------------------
                         required time                          7.632    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.259ns (12.977%)  route 1.737ns (87.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 7.021 - 3.103 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.991     4.549    <hidden>
    SLICE_X218Y465       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y465       FDSE (Prop_fdse_C_Q)         0.216     4.765 r  <hidden>
                         net (fo=39, routed)          1.737     6.502    <hidden>
    SLICE_X212Y464       LUT6 (Prop_lut6_I1_O)        0.043     6.545 r  <hidden>
                         net (fo=1, routed)           0.000     6.545    <hidden>
    SLICE_X212Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.568     7.021    <hidden>
    SLICE_X212Y464       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.602    
                         clock uncertainty           -0.035     7.567    
    SLICE_X212Y464       FDRE (Setup_fdre_C_D)        0.066     7.633    <hidden>
  -------------------------------------------------------------------
                         required time                          7.633    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                  1.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[22]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.118ns (17.472%)  route 0.557ns (82.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.932     2.460    <hidden>
    SLICE_X220Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y447       FDRE (Prop_fdre_C_Q)         0.118     2.578 r  <hidden>
                         net (fo=1, routed)           0.557     3.135    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[9]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[22]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.451     3.080    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.169     2.911    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[22])
                                                      0.130     3.041    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[1]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.100ns (14.712%)  route 0.580ns (85.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    <hidden>
    SLICE_X221Y446       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y446       FDRE (Prop_fdre_C_Q)         0.100     2.559 r  <hidden>
                         net (fo=1, routed)           0.580     3.139    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[30]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.451     3.080    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.169     2.911    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[1])
                                                      0.130     3.041    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[23]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.100ns (14.714%)  route 0.580ns (85.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.932     2.460    <hidden>
    SLICE_X221Y448       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y448       FDRE (Prop_fdre_C_Q)         0.100     2.560 r  <hidden>
                         net (fo=1, routed)           0.580     3.140    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[8]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[23]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.451     3.080    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.169     2.911    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[23])
                                                      0.130     3.041    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[21]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.100ns (14.638%)  route 0.583ns (85.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    <hidden>
    SLICE_X219Y446       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y446       FDRE (Prop_fdre_C_Q)         0.100     2.559 r  <hidden>
                         net (fo=1, routed)           0.583     3.142    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[10]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.451     3.080    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.169     2.911    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[21])
                                                      0.130     3.041    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.142    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXSEQUENCE[1]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.091ns (14.119%)  route 0.553ns (85.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.932     2.460    <hidden>
    SLICE_X221Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y449       FDRE (Prop_fdre_C_Q)         0.091     2.551 r  <hidden>
                         net (fo=1, routed)           0.553     3.105    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txc[3]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXSEQUENCE[1]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.451     3.080    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.169     2.911    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXSEQUENCE[1])
                                                      0.092     3.003    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[8]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.100ns (14.577%)  route 0.586ns (85.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    <hidden>
    SLICE_X218Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y445       FDRE (Prop_fdre_C_Q)         0.100     2.559 r  <hidden>
                         net (fo=1, routed)           0.586     3.145    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[23]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.451     3.080    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.169     2.911    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[8])
                                                      0.130     3.041    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.128ns (71.417%)  route 0.051ns (28.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    <hidden>
    SLICE_X218Y446       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y446       FDRE (Prop_fdre_C_Q)         0.100     2.559 r  <hidden>
                         net (fo=1, routed)           0.051     2.610    <hidden>
    SLICE_X219Y446       LUT6 (Prop_lut6_I2_O)        0.028     2.638 r  <hidden>
                         net (fo=1, routed)           0.000     2.638    <hidden>
    SLICE_X219Y446       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.201     2.830    <hidden>
    SLICE_X219Y446       FDRE                                         r  <hidden>
                         clock pessimism             -0.360     2.470    
    SLICE_X219Y446       FDRE (Hold_fdre_C_D)         0.061     2.531    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.128ns (71.417%)  route 0.051ns (28.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.992     2.520    <hidden>
    SLICE_X198Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y476       FDRE (Prop_fdre_C_Q)         0.100     2.620 r  <hidden>
                         net (fo=1, routed)           0.051     2.671    <hidden>
    SLICE_X199Y476       LUT6 (Prop_lut6_I2_O)        0.028     2.699 r  <hidden>
                         net (fo=1, routed)           0.000     2.699    <hidden>
    SLICE_X199Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.277     2.906    <hidden>
    SLICE_X199Y476       FDRE                                         r  <hidden>
                         clock pessimism             -0.375     2.531    
    SLICE_X199Y476       FDRE (Hold_fdre_C_D)         0.061     2.592    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[9]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.100ns (14.509%)  route 0.589ns (85.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    <hidden>
    SLICE_X221Y446       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y446       FDRE (Prop_fdre_C_Q)         0.100     2.559 r  <hidden>
                         net (fo=1, routed)           0.589     3.148    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[22]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.451     3.080    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.169     2.911    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[9])
                                                      0.130     3.041    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.877ns
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.961     2.489    <hidden>
    SLICE_X185Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y477       FDRE (Prop_fdre_C_Q)         0.100     2.589 r  <hidden>
                         net (fo=1, routed)           0.055     2.644    <hidden>
    SLICE_X185Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.248     2.877    <hidden>
    SLICE_X185Y477       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.489    
    SLICE_X185Y477       FDRE (Hold_fdre_C_D)         0.047     2.536    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.349         3.103       1.753      BUFGCTRL_X0Y16       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/I
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X188Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X188Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X190Y493       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X190Y493       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X190Y493       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X190Y493       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X190Y493       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X190Y493       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X187Y486       <hidden>
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X187Y486       <hidden>
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X188Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X188Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X188Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X188Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X188Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X188Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.552       1.202      SLICE_X190Y493       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X190Y493       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.552       1.202      SLICE_X190Y493       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X190Y493       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.717ns (24.403%)  route 2.221ns (75.597%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 5.047 - 3.103 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.786     2.138    <hidden>
    SLICE_X215Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y475       FDRE (Prop_fdre_C_Q)         0.198     2.336 r  <hidden>
                         net (fo=3, routed)           0.391     2.727    <hidden>
    SLICE_X217Y477       LUT2 (Prop_lut2_I0_O)        0.121     2.848 r  <hidden>
                         net (fo=1, routed)           0.337     3.185    <hidden>
    SLICE_X217Y477       LUT6 (Prop_lut6_I0_O)        0.043     3.228 f  <hidden>
                         net (fo=3, routed)           0.419     3.648    <hidden>
    SLICE_X219Y478       LUT4 (Prop_lut4_I0_O)        0.050     3.698 r  <hidden>
                         net (fo=3, routed)           0.339     4.037    <hidden>
    SLICE_X218Y480       LUT4 (Prop_lut4_I3_O)        0.126     4.163 f  <hidden>
                         net (fo=2, routed)           0.440     4.603    <hidden>
    SLICE_X213Y481       LUT3 (Prop_lut3_I2_O)        0.050     4.653 f  <hidden>
                         net (fo=2, routed)           0.294     4.947    <hidden>
    SLICE_X213Y482       LUT5 (Prop_lut5_I1_O)        0.129     5.076 r  <hidden>
                         net (fo=1, routed)           0.000     5.076    <hidden>
    SLICE_X213Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     5.047    <hidden>
    SLICE_X213Y482       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.200    
                         clock uncertainty           -0.035     5.165    
    SLICE_X213Y482       FDRE (Setup_fdre_C_D)        0.031     5.196    <hidden>
  -------------------------------------------------------------------
                         required time                          5.196    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.717ns (24.858%)  route 2.167ns (75.142%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 5.047 - 3.103 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.786     2.138    <hidden>
    SLICE_X215Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y475       FDRE (Prop_fdre_C_Q)         0.198     2.336 r  <hidden>
                         net (fo=3, routed)           0.391     2.727    <hidden>
    SLICE_X217Y477       LUT2 (Prop_lut2_I0_O)        0.121     2.848 r  <hidden>
                         net (fo=1, routed)           0.337     3.185    <hidden>
    SLICE_X217Y477       LUT6 (Prop_lut6_I0_O)        0.043     3.228 f  <hidden>
                         net (fo=3, routed)           0.419     3.648    <hidden>
    SLICE_X219Y478       LUT4 (Prop_lut4_I0_O)        0.050     3.698 r  <hidden>
                         net (fo=3, routed)           0.339     4.037    <hidden>
    SLICE_X218Y480       LUT4 (Prop_lut4_I3_O)        0.126     4.163 f  <hidden>
                         net (fo=2, routed)           0.440     4.603    <hidden>
    SLICE_X213Y481       LUT3 (Prop_lut3_I2_O)        0.050     4.653 f  <hidden>
                         net (fo=2, routed)           0.241     4.893    <hidden>
    SLICE_X213Y482       LUT6 (Prop_lut6_I2_O)        0.129     5.022 r  <hidden>
                         net (fo=1, routed)           0.000     5.022    <hidden>
    SLICE_X213Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     5.047    <hidden>
    SLICE_X213Y482       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.200    
                         clock uncertainty           -0.035     5.165    
    SLICE_X213Y482       FDRE (Setup_fdre_C_D)        0.032     5.197    <hidden>
  -------------------------------------------------------------------
                         required time                          5.197    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.624ns (22.216%)  route 2.185ns (77.784%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 5.047 - 3.103 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.786     2.138    <hidden>
    SLICE_X215Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y475       FDRE (Prop_fdre_C_Q)         0.198     2.336 r  <hidden>
                         net (fo=3, routed)           0.391     2.727    <hidden>
    SLICE_X217Y477       LUT2 (Prop_lut2_I0_O)        0.121     2.848 r  <hidden>
                         net (fo=1, routed)           0.337     3.185    <hidden>
    SLICE_X217Y477       LUT6 (Prop_lut6_I0_O)        0.043     3.228 f  <hidden>
                         net (fo=3, routed)           0.419     3.648    <hidden>
    SLICE_X219Y478       LUT4 (Prop_lut4_I0_O)        0.050     3.698 r  <hidden>
                         net (fo=3, routed)           0.414     4.111    <hidden>
    SLICE_X218Y478       LUT6 (Prop_lut6_I0_O)        0.126     4.237 r  <hidden>
                         net (fo=1, routed)           0.248     4.485    <hidden>
    SLICE_X218Y480       LUT6 (Prop_lut6_I4_O)        0.043     4.528 f  <hidden>
                         net (fo=2, routed)           0.376     4.904    <hidden>
    SLICE_X213Y482       LUT6 (Prop_lut6_I1_O)        0.043     4.947 r  <hidden>
                         net (fo=1, routed)           0.000     4.947    <hidden>
    SLICE_X213Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     5.047    <hidden>
    SLICE_X213Y482       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.200    
                         clock uncertainty           -0.035     5.165    
    SLICE_X213Y482       FDRE (Setup_fdre_C_D)        0.033     5.198    <hidden>
  -------------------------------------------------------------------
                         required time                          5.198    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.345ns (18.380%)  route 1.532ns (81.620%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y494       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/Q
                         net (fo=2, routed)           0.550     2.924    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]
    SLICE_X216Y494       LUT4 (Prop_lut4_I1_O)        0.043     2.967 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_13/O
                         net (fo=1, routed)           0.359     3.326    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_13_n_0
    SLICE_X216Y494       LUT5 (Prop_lut5_I4_O)        0.043     3.369 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.253     3.622    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y493       LUT6 (Prop_lut6_I1_O)        0.043     3.665 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.370     4.035    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X217Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X217Y496       FDRE (Setup_fdre_C_R)       -0.295     4.908    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.345ns (18.380%)  route 1.532ns (81.620%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y494       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/Q
                         net (fo=2, routed)           0.550     2.924    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]
    SLICE_X216Y494       LUT4 (Prop_lut4_I1_O)        0.043     2.967 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_13/O
                         net (fo=1, routed)           0.359     3.326    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_13_n_0
    SLICE_X216Y494       LUT5 (Prop_lut5_I4_O)        0.043     3.369 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.253     3.622    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y493       LUT6 (Prop_lut6_I1_O)        0.043     3.665 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.370     4.035    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X217Y496       FDSE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y496       FDSE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[17]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X217Y496       FDSE (Setup_fdse_C_S)       -0.295     4.908    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[17]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.345ns (18.380%)  route 1.532ns (81.620%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y494       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/Q
                         net (fo=2, routed)           0.550     2.924    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]
    SLICE_X216Y494       LUT4 (Prop_lut4_I1_O)        0.043     2.967 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_13/O
                         net (fo=1, routed)           0.359     3.326    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_13_n_0
    SLICE_X216Y494       LUT5 (Prop_lut5_I4_O)        0.043     3.369 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.253     3.622    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y493       LUT6 (Prop_lut6_I1_O)        0.043     3.665 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.370     4.035    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X217Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[18]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X217Y496       FDRE (Setup_fdre_C_R)       -0.295     4.908    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[18]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.345ns (18.380%)  route 1.532ns (81.620%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y494       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/Q
                         net (fo=2, routed)           0.550     2.924    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]
    SLICE_X216Y494       LUT4 (Prop_lut4_I1_O)        0.043     2.967 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_13/O
                         net (fo=1, routed)           0.359     3.326    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_13_n_0
    SLICE_X216Y494       LUT5 (Prop_lut5_I4_O)        0.043     3.369 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.253     3.622    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y493       LUT6 (Prop_lut6_I1_O)        0.043     3.665 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.370     4.035    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X217Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X217Y496       FDRE (Setup_fdre_C_R)       -0.295     4.908    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.345ns (18.449%)  route 1.525ns (81.551%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 5.056 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y494       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/Q
                         net (fo=2, routed)           0.550     2.924    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]
    SLICE_X216Y494       LUT4 (Prop_lut4_I1_O)        0.043     2.967 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_13/O
                         net (fo=1, routed)           0.359     3.326    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_13_n_0
    SLICE_X216Y494       LUT5 (Prop_lut5_I4_O)        0.043     3.369 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.253     3.622    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y493       LUT6 (Prop_lut6_I1_O)        0.043     3.665 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.363     4.028    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X217Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     5.056    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                         clock pessimism              0.181     5.237    
                         clock uncertainty           -0.035     5.202    
    SLICE_X217Y492       FDRE (Setup_fdre_C_R)       -0.295     4.907    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -4.028    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.345ns (18.449%)  route 1.525ns (81.551%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 5.056 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y494       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/Q
                         net (fo=2, routed)           0.550     2.924    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]
    SLICE_X216Y494       LUT4 (Prop_lut4_I1_O)        0.043     2.967 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_13/O
                         net (fo=1, routed)           0.359     3.326    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_13_n_0
    SLICE_X216Y494       LUT5 (Prop_lut5_I4_O)        0.043     3.369 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.253     3.622    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y493       LUT6 (Prop_lut6_I1_O)        0.043     3.665 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.363     4.028    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X217Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     5.056    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/C
                         clock pessimism              0.181     5.237    
                         clock uncertainty           -0.035     5.202    
    SLICE_X217Y492       FDRE (Setup_fdre_C_R)       -0.295     4.907    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -4.028    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.345ns (18.449%)  route 1.525ns (81.551%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 5.056 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y494       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/Q
                         net (fo=2, routed)           0.550     2.924    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]
    SLICE_X216Y494       LUT4 (Prop_lut4_I1_O)        0.043     2.967 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_13/O
                         net (fo=1, routed)           0.359     3.326    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_13_n_0
    SLICE_X216Y494       LUT5 (Prop_lut5_I4_O)        0.043     3.369 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.253     3.622    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y493       LUT6 (Prop_lut6_I1_O)        0.043     3.665 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.363     4.028    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X217Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     5.056    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/C
                         clock pessimism              0.181     5.237    
                         clock uncertainty           -0.035     5.202    
    SLICE_X217Y492       FDRE (Setup_fdre_C_R)       -0.295     4.907    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -4.028    
  -------------------------------------------------------------------
                         slack                                  0.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    <hidden>
    SLICE_X211Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y489       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  <hidden>
                         net (fo=1, routed)           0.055     1.144    <hidden>
    SLICE_X211Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    <hidden>
    SLICE_X211Y489       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.989    
    SLICE_X211Y489       FDRE (Hold_fdre_C_D)         0.047     1.036    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    <hidden>
    SLICE_X209Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y480       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  <hidden>
                         net (fo=1, routed)           0.055     1.136    <hidden>
    SLICE_X209Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    <hidden>
    SLICE_X209Y480       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.981    
    SLICE_X209Y480       FDRE (Hold_fdre_C_D)         0.047     1.028    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.435     0.973    <hidden>
    SLICE_X205Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y476       FDRE (Prop_fdre_C_Q)         0.100     1.073 r  <hidden>
                         net (fo=1, routed)           0.055     1.128    <hidden>
    SLICE_X205Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.588     1.226    <hidden>
    SLICE_X205Y476       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.973    
    SLICE_X205Y476       FDRE (Hold_fdre_C_D)         0.047     1.020    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y497       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y497       FDPE (Prop_fdpe_C_Q)         0.100     1.093 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.148    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X217Y497       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y497       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.257     0.993    
    SLICE_X217Y497       FDPE (Hold_fdpe_C_D)         0.047     1.040    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y495       FDCE (Prop_fdce_C_Q)         0.100     1.092 r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.147    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X219Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.257     0.992    
    SLICE_X219Y495       FDCE (Hold_fdce_C_D)         0.047     1.039    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/CLK
    SLICE_X219Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y488       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.145    sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X219Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/CLK
    SLICE_X219Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.257     0.990    
    SLICE_X219Y488       FDRE (Hold_fdre_C_D)         0.047     1.037    sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.448     0.986    <hidden>
    SLICE_X209Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y487       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  <hidden>
                         net (fo=1, routed)           0.055     1.141    <hidden>
    SLICE_X209Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X209Y487       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.986    
    SLICE_X209Y487       FDRE (Hold_fdre_C_D)         0.047     1.033    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    <hidden>
    SLICE_X209Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y486       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  <hidden>
                         net (fo=1, routed)           0.055     1.140    <hidden>
    SLICE_X209Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X209Y486       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.985    
    SLICE_X209Y486       FDRE (Hold_fdre_C_D)         0.047     1.032    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    <hidden>
    SLICE_X211Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y486       FDRE (Prop_fdre_C_Q)         0.100     1.087 r  <hidden>
                         net (fo=1, routed)           0.055     1.142    <hidden>
    SLICE_X211Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X211Y486       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.987    
    SLICE_X211Y486       FDRE (Hold_fdre_C_D)         0.047     1.034    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    <hidden>
    SLICE_X207Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y484       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  <hidden>
                         net (fo=1, routed)           0.055     1.140    <hidden>
    SLICE_X207Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X207Y484       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.985    
    SLICE_X207Y484       FDRE (Hold_fdre_C_D)         0.047     1.032    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y109        sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y492       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X217Y485       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y488       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[20]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y493       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y492       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y493       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y492       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y492       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X217Y485       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X217Y485       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y488       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[20]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y488       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[20]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y493       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X218Y493       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y492       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y492       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X221Y488       sfp_2_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y488       sfp_2_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X216Y495       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X216Y495       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X218Y492       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X218Y492       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X218Y492       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X218Y492       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X220Y483       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y483       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.813ns (28.565%)  route 2.033ns (71.435%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 5.050 - 3.103 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.797     2.149    <hidden>
    SLICE_X213Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y464       FDRE (Prop_fdre_C_Q)         0.198     2.347 r  <hidden>
                         net (fo=3, routed)           0.433     2.780    <hidden>
    SLICE_X210Y464       LUT5 (Prop_lut5_I0_O)        0.125     2.905 r  <hidden>
                         net (fo=1, routed)           0.094     2.999    <hidden>
    SLICE_X210Y464       LUT6 (Prop_lut6_I1_O)        0.127     3.126 f  <hidden>
                         net (fo=3, routed)           0.548     3.674    <hidden>
    SLICE_X214Y463       LUT4 (Prop_lut4_I1_O)        0.051     3.725 r  <hidden>
                         net (fo=3, routed)           0.310     4.035    <hidden>
    SLICE_X218Y463       LUT4 (Prop_lut4_I3_O)        0.129     4.164 f  <hidden>
                         net (fo=2, routed)           0.306     4.470    <hidden>
    SLICE_X216Y465       LUT3 (Prop_lut3_I2_O)        0.051     4.521 f  <hidden>
                         net (fo=2, routed)           0.342     4.863    <hidden>
    SLICE_X215Y466       LUT5 (Prop_lut5_I1_O)        0.132     4.995 r  <hidden>
                         net (fo=1, routed)           0.000     4.995    <hidden>
    SLICE_X215Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     5.050    <hidden>
    SLICE_X215Y466       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.203    
                         clock uncertainty           -0.035     5.168    
    SLICE_X215Y466       FDRE (Setup_fdre_C_D)        0.031     5.199    <hidden>
  -------------------------------------------------------------------
                         required time                          5.199    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.813ns (29.757%)  route 1.919ns (70.243%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 5.050 - 3.103 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.797     2.149    <hidden>
    SLICE_X213Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y464       FDRE (Prop_fdre_C_Q)         0.198     2.347 r  <hidden>
                         net (fo=3, routed)           0.433     2.780    <hidden>
    SLICE_X210Y464       LUT5 (Prop_lut5_I0_O)        0.125     2.905 r  <hidden>
                         net (fo=1, routed)           0.094     2.999    <hidden>
    SLICE_X210Y464       LUT6 (Prop_lut6_I1_O)        0.127     3.126 f  <hidden>
                         net (fo=3, routed)           0.548     3.674    <hidden>
    SLICE_X214Y463       LUT4 (Prop_lut4_I1_O)        0.051     3.725 r  <hidden>
                         net (fo=3, routed)           0.310     4.035    <hidden>
    SLICE_X218Y463       LUT4 (Prop_lut4_I3_O)        0.129     4.164 f  <hidden>
                         net (fo=2, routed)           0.306     4.470    <hidden>
    SLICE_X216Y465       LUT3 (Prop_lut3_I2_O)        0.051     4.521 f  <hidden>
                         net (fo=2, routed)           0.228     4.749    <hidden>
    SLICE_X215Y466       LUT6 (Prop_lut6_I2_O)        0.132     4.881 r  <hidden>
                         net (fo=1, routed)           0.000     4.881    <hidden>
    SLICE_X215Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     5.050    <hidden>
    SLICE_X215Y466       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.203    
                         clock uncertainty           -0.035     5.168    
    SLICE_X215Y466       FDRE (Setup_fdre_C_D)        0.032     5.200    <hidden>
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.716ns (26.891%)  route 1.947ns (73.109%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.797     2.149    <hidden>
    SLICE_X213Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y464       FDRE (Prop_fdre_C_Q)         0.198     2.347 r  <hidden>
                         net (fo=3, routed)           0.433     2.780    <hidden>
    SLICE_X210Y464       LUT5 (Prop_lut5_I0_O)        0.125     2.905 r  <hidden>
                         net (fo=1, routed)           0.094     2.999    <hidden>
    SLICE_X210Y464       LUT6 (Prop_lut6_I1_O)        0.127     3.126 f  <hidden>
                         net (fo=3, routed)           0.548     3.674    <hidden>
    SLICE_X214Y463       LUT4 (Prop_lut4_I1_O)        0.051     3.725 r  <hidden>
                         net (fo=3, routed)           0.378     4.104    <hidden>
    SLICE_X214Y463       LUT6 (Prop_lut6_I0_O)        0.129     4.233 r  <hidden>
                         net (fo=1, routed)           0.322     4.555    <hidden>
    SLICE_X215Y463       LUT6 (Prop_lut6_I4_O)        0.043     4.598 f  <hidden>
                         net (fo=2, routed)           0.171     4.769    <hidden>
    SLICE_X217Y463       LUT6 (Prop_lut6_I1_O)        0.043     4.812 r  <hidden>
                         net (fo=1, routed)           0.000     4.812    <hidden>
    SLICE_X217Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     5.053    <hidden>
    SLICE_X217Y463       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.206    
                         clock uncertainty           -0.035     5.171    
    SLICE_X217Y463       FDRE (Setup_fdre_C_D)        0.031     5.202    <hidden>
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.350ns (18.591%)  route 1.533ns (81.409%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y462       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y462       FDRE (Prop_fdre_C_Q)         0.216     2.370 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev_reg[0]/Q
                         net (fo=1, routed)           0.531     2.901    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev[0]
    SLICE_X218Y462       LUT6 (Prop_lut6_I1_O)        0.043     2.944 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.182     3.126    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X220Y462       LUT6 (Prop_lut6_I1_O)        0.043     3.169 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.479     3.647    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X219Y473       LUT4 (Prop_lut4_I3_O)        0.048     3.695 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.341     4.037    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X219Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/C
                         clock pessimism              0.153     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X219Y475       FDRE (Setup_fdre_C_CE)      -0.277     4.883    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]
  -------------------------------------------------------------------
                         required time                          4.883    
                         arrival time                          -4.037    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.350ns (18.591%)  route 1.533ns (81.409%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y462       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y462       FDRE (Prop_fdre_C_Q)         0.216     2.370 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev_reg[0]/Q
                         net (fo=1, routed)           0.531     2.901    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev[0]
    SLICE_X218Y462       LUT6 (Prop_lut6_I1_O)        0.043     2.944 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.182     3.126    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X220Y462       LUT6 (Prop_lut6_I1_O)        0.043     3.169 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.479     3.647    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X219Y473       LUT4 (Prop_lut4_I3_O)        0.048     3.695 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.341     4.037    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X219Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/C
                         clock pessimism              0.153     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X219Y475       FDRE (Setup_fdre_C_CE)      -0.277     4.883    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]
  -------------------------------------------------------------------
                         required time                          4.883    
                         arrival time                          -4.037    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.350ns (18.591%)  route 1.533ns (81.409%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y462       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y462       FDRE (Prop_fdre_C_Q)         0.216     2.370 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev_reg[0]/Q
                         net (fo=1, routed)           0.531     2.901    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev[0]
    SLICE_X218Y462       LUT6 (Prop_lut6_I1_O)        0.043     2.944 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.182     3.126    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X220Y462       LUT6 (Prop_lut6_I1_O)        0.043     3.169 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.479     3.647    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X219Y473       LUT4 (Prop_lut4_I3_O)        0.048     3.695 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.341     4.037    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X219Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/C
                         clock pessimism              0.153     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X219Y475       FDRE (Setup_fdre_C_CE)      -0.277     4.883    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]
  -------------------------------------------------------------------
                         required time                          4.883    
                         arrival time                          -4.037    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.350ns (18.591%)  route 1.533ns (81.409%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y462       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y462       FDRE (Prop_fdre_C_Q)         0.216     2.370 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev_reg[0]/Q
                         net (fo=1, routed)           0.531     2.901    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev[0]
    SLICE_X218Y462       LUT6 (Prop_lut6_I1_O)        0.043     2.944 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.182     3.126    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X220Y462       LUT6 (Prop_lut6_I1_O)        0.043     3.169 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.479     3.647    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X219Y473       LUT4 (Prop_lut4_I3_O)        0.048     3.695 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.341     4.037    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X219Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/C
                         clock pessimism              0.153     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X219Y475       FDRE (Setup_fdre_C_CE)      -0.277     4.883    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]
  -------------------------------------------------------------------
                         required time                          4.883    
                         arrival time                          -4.037    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.350ns (18.591%)  route 1.533ns (81.409%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y462       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y462       FDRE (Prop_fdre_C_Q)         0.216     2.370 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev_reg[0]/Q
                         net (fo=1, routed)           0.531     2.901    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_prev[0]
    SLICE_X218Y462       LUT6 (Prop_lut6_I1_O)        0.043     2.944 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.182     3.126    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X220Y462       LUT6 (Prop_lut6_I1_O)        0.043     3.169 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.479     3.647    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X219Y473       LUT4 (Prop_lut4_I3_O)        0.048     3.695 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.341     4.037    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X219Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
                         clock pessimism              0.153     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X219Y475       FDRE (Setup_fdre_C_CE)      -0.277     4.883    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]
  -------------------------------------------------------------------
                         required time                          4.883    
                         arrival time                          -4.037    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.389ns (22.226%)  route 1.361ns (77.774%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.043 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y477       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y477       FDRE (Prop_fdre_C_Q)         0.254     2.396 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/Q
                         net (fo=2, routed)           0.349     2.745    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]
    SLICE_X221Y477       LUT4 (Prop_lut4_I2_O)        0.043     2.788 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.422     3.210    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X221Y475       LUT5 (Prop_lut5_I2_O)        0.043     3.253 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.231     3.484    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y475       LUT5 (Prop_lut5_I1_O)        0.049     3.533 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.359     3.892    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X218Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     5.043    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/C
                         clock pessimism              0.153     5.196    
                         clock uncertainty           -0.035     5.161    
    SLICE_X218Y473       FDRE (Setup_fdre_C_R)       -0.381     4.780    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]
  -------------------------------------------------------------------
                         required time                          4.780    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.389ns (22.226%)  route 1.361ns (77.774%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.043 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y477       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y477       FDRE (Prop_fdre_C_Q)         0.254     2.396 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/Q
                         net (fo=2, routed)           0.349     2.745    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]
    SLICE_X221Y477       LUT4 (Prop_lut4_I2_O)        0.043     2.788 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.422     3.210    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_0
    SLICE_X221Y475       LUT5 (Prop_lut5_I2_O)        0.043     3.253 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.231     3.484    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y475       LUT5 (Prop_lut5_I1_O)        0.049     3.533 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.359     3.892    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X218Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     5.043    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/C
                         clock pessimism              0.153     5.196    
                         clock uncertainty           -0.035     5.161    
    SLICE_X218Y473       FDRE (Setup_fdre_C_R)       -0.381     4.780    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]
  -------------------------------------------------------------------
                         required time                          4.780    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                  0.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y461       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y461       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.145    <hidden>
    SLICE_X221Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    <hidden>
    SLICE_X221Y461       FDRE                                         r  <hidden>
                         clock pessimism             -0.257     0.990    
    SLICE_X221Y461       FDRE (Hold_fdre_C_D)         0.049     1.039    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.435     0.973    <hidden>
    SLICE_X203Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y473       FDRE (Prop_fdre_C_Q)         0.100     1.073 r  <hidden>
                         net (fo=1, routed)           0.055     1.128    <hidden>
    SLICE_X203Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.588     1.226    <hidden>
    SLICE_X203Y473       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.973    
    SLICE_X203Y473       FDRE (Hold_fdre_C_D)         0.047     1.020    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X219Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y472       FDPE (Prop_fdpe_C_Q)         0.100     1.081 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.136    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X219Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X219Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.255     0.981    
    SLICE_X219Y472       FDPE (Hold_fdpe_C_D)         0.047     1.028    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.442     0.980    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y470       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y470       FDCE (Prop_fdce_C_Q)         0.100     1.080 r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.135    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X207Y470       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y470       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.254     0.980    
    SLICE_X207Y470       FDCE (Hold_fdce_C_D)         0.047     1.027    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.442     0.980    sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/CLK
    SLICE_X215Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y473       FDRE (Prop_fdre_C_Q)         0.100     1.080 r  sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.135    sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X215Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/CLK
    SLICE_X215Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.254     0.980    
    SLICE_X215Y473       FDRE (Hold_fdre_C_D)         0.047     1.027    sfp_3_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    <hidden>
    SLICE_X211Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y468       FDRE (Prop_fdre_C_Q)         0.100     1.084 r  <hidden>
                         net (fo=1, routed)           0.055     1.139    <hidden>
    SLICE_X211Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    <hidden>
    SLICE_X211Y468       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.984    
    SLICE_X211Y468       FDRE (Hold_fdre_C_D)         0.047     1.031    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.438     0.976    <hidden>
    SLICE_X203Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y470       FDRE (Prop_fdre_C_Q)         0.100     1.076 r  <hidden>
                         net (fo=1, routed)           0.055     1.131    <hidden>
    SLICE_X203Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.592     1.230    <hidden>
    SLICE_X203Y470       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.976    
    SLICE_X203Y470       FDRE (Hold_fdre_C_D)         0.047     1.023    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.437     0.975    <hidden>
    SLICE_X203Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y471       FDRE (Prop_fdre_C_Q)         0.100     1.075 r  <hidden>
                         net (fo=1, routed)           0.055     1.130    <hidden>
    SLICE_X203Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.591     1.229    <hidden>
    SLICE_X203Y471       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.975    
    SLICE_X203Y471       FDRE (Hold_fdre_C_D)         0.047     1.022    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.438     0.976    <hidden>
    SLICE_X205Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y470       FDRE (Prop_fdre_C_Q)         0.100     1.076 r  <hidden>
                         net (fo=1, routed)           0.055     1.131    <hidden>
    SLICE_X205Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.592     1.230    <hidden>
    SLICE_X205Y470       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.976    
    SLICE_X205Y470       FDRE (Hold_fdre_C_D)         0.047     1.023    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.436     0.974    <hidden>
    SLICE_X203Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y472       FDRE (Prop_fdre_C_Q)         0.100     1.074 r  <hidden>
                         net (fo=1, routed)           0.055     1.129    <hidden>
    SLICE_X203Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.590     1.228    <hidden>
    SLICE_X203Y472       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.974    
    SLICE_X203Y472       FDRE (Hold_fdre_C_D)         0.047     1.021    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y110        sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y465       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y468       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y463       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[22]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y474       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y473       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y475       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X221Y465       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y465       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X220Y468       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X220Y468       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y463       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[22]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X220Y463       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[22]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y474       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y474       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y473       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y473       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X221Y471       sfp_3_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y471       sfp_3_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X207Y468       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X207Y468       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X214Y472       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X214Y472       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X207Y468       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X207Y468       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X220Y467       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X220Y467       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.512ns (18.167%)  route 2.306ns (81.833%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    <hidden>
    SLICE_X206Y450       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y450       FDRE (Prop_fdre_C_Q)         0.254     2.408 r  <hidden>
                         net (fo=4, routed)           0.340     2.748    <hidden>
    SLICE_X208Y449       LUT2 (Prop_lut2_I1_O)        0.043     2.791 r  <hidden>
                         net (fo=1, routed)           0.386     3.177    <hidden>
    SLICE_X207Y449       LUT6 (Prop_lut6_I0_O)        0.043     3.220 f  <hidden>
                         net (fo=3, routed)           0.587     3.806    <hidden>
    SLICE_X213Y449       LUT6 (Prop_lut6_I3_O)        0.043     3.849 r  <hidden>
                         net (fo=1, routed)           0.419     4.268    <hidden>
    SLICE_X211Y450       LUT6 (Prop_lut6_I0_O)        0.043     4.311 f  <hidden>
                         net (fo=2, routed)           0.341     4.652    <hidden>
    SLICE_X209Y450       LUT6 (Prop_lut6_I5_O)        0.043     4.695 f  <hidden>
                         net (fo=2, routed)           0.235     4.929    <hidden>
    SLICE_X209Y450       LUT6 (Prop_lut6_I1_O)        0.043     4.972 r  <hidden>
                         net (fo=1, routed)           0.000     4.972    <hidden>
    SLICE_X209Y450       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     5.055    <hidden>
    SLICE_X209Y450       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.208    
                         clock uncertainty           -0.035     5.173    
    SLICE_X209Y450       FDRE (Setup_fdre_C_D)        0.033     5.206    <hidden>
  -------------------------------------------------------------------
                         required time                          5.206    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.512ns (19.150%)  route 2.162ns (80.850%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    <hidden>
    SLICE_X206Y450       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y450       FDRE (Prop_fdre_C_Q)         0.254     2.408 r  <hidden>
                         net (fo=4, routed)           0.340     2.748    <hidden>
    SLICE_X208Y449       LUT2 (Prop_lut2_I1_O)        0.043     2.791 r  <hidden>
                         net (fo=1, routed)           0.386     3.177    <hidden>
    SLICE_X207Y449       LUT6 (Prop_lut6_I0_O)        0.043     3.220 r  <hidden>
                         net (fo=3, routed)           0.587     3.806    <hidden>
    SLICE_X213Y449       LUT6 (Prop_lut6_I3_O)        0.043     3.849 f  <hidden>
                         net (fo=1, routed)           0.419     4.268    <hidden>
    SLICE_X211Y450       LUT6 (Prop_lut6_I0_O)        0.043     4.311 r  <hidden>
                         net (fo=2, routed)           0.341     4.652    <hidden>
    SLICE_X209Y450       LUT6 (Prop_lut6_I5_O)        0.043     4.695 r  <hidden>
                         net (fo=2, routed)           0.090     4.785    <hidden>
    SLICE_X209Y450       LUT5 (Prop_lut5_I2_O)        0.043     4.828 r  <hidden>
                         net (fo=1, routed)           0.000     4.828    <hidden>
    SLICE_X209Y450       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     5.055    <hidden>
    SLICE_X209Y450       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.208    
                         clock uncertainty           -0.035     5.173    
    SLICE_X209Y450       FDRE (Setup_fdre_C_D)        0.033     5.206    <hidden>
  -------------------------------------------------------------------
                         required time                          5.206    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.698ns (27.037%)  route 1.884ns (72.963%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.804     2.156    <hidden>
    SLICE_X212Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y451       FDRE (Prop_fdre_C_Q)         0.232     2.388 r  <hidden>
                         net (fo=10, routed)          0.540     2.928    <hidden>
    SLICE_X210Y449       LUT4 (Prop_lut4_I2_O)        0.125     3.053 r  <hidden>
                         net (fo=2, routed)           0.370     3.423    <hidden>
    SLICE_X210Y449       LUT6 (Prop_lut6_I1_O)        0.127     3.550 f  <hidden>
                         net (fo=1, routed)           0.411     3.960    <hidden>
    SLICE_X210Y450       LUT4 (Prop_lut4_I0_O)        0.043     4.003 f  <hidden>
                         net (fo=2, routed)           0.315     4.319    <hidden>
    SLICE_X208Y450       LUT3 (Prop_lut3_I2_O)        0.045     4.364 f  <hidden>
                         net (fo=2, routed)           0.248     4.612    <hidden>
    SLICE_X209Y450       LUT6 (Prop_lut6_I2_O)        0.126     4.738 r  <hidden>
                         net (fo=1, routed)           0.000     4.738    <hidden>
    SLICE_X209Y450       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     5.055    <hidden>
    SLICE_X209Y450       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.208    
                         clock uncertainty           -0.035     5.173    
    SLICE_X209Y450       FDRE (Setup_fdre_C_D)        0.032     5.205    <hidden>
  -------------------------------------------------------------------
                         required time                          5.205    
                         arrival time                          -4.738    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.444ns (21.532%)  route 1.618ns (78.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 5.054 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y455       FDRE (Prop_fdre_C_Q)         0.232     2.390 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/Q
                         net (fo=3, routed)           0.518     2.908    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[2]
    SLICE_X221Y455       LUT6 (Prop_lut6_I3_O)        0.119     3.027 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.217     3.244    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X221Y455       LUT6 (Prop_lut6_I1_O)        0.043     3.287 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.514     3.801    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X219Y457       LUT4 (Prop_lut4_I3_O)        0.050     3.851 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.369     4.220    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X218Y460       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     5.054    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y460       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/C
                         clock pessimism              0.153     5.207    
                         clock uncertainty           -0.035     5.172    
    SLICE_X218Y460       FDRE (Setup_fdre_C_CE)      -0.277     4.895    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.444ns (21.532%)  route 1.618ns (78.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 5.054 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y455       FDRE (Prop_fdre_C_Q)         0.232     2.390 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/Q
                         net (fo=3, routed)           0.518     2.908    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[2]
    SLICE_X221Y455       LUT6 (Prop_lut6_I3_O)        0.119     3.027 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.217     3.244    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X221Y455       LUT6 (Prop_lut6_I1_O)        0.043     3.287 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.514     3.801    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X219Y457       LUT4 (Prop_lut4_I3_O)        0.050     3.851 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.369     4.220    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X218Y460       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     5.054    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y460       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/C
                         clock pessimism              0.153     5.207    
                         clock uncertainty           -0.035     5.172    
    SLICE_X218Y460       FDRE (Setup_fdre_C_CE)      -0.277     4.895    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.444ns (21.532%)  route 1.618ns (78.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 5.054 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y455       FDRE (Prop_fdre_C_Q)         0.232     2.390 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/Q
                         net (fo=3, routed)           0.518     2.908    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[2]
    SLICE_X221Y455       LUT6 (Prop_lut6_I3_O)        0.119     3.027 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.217     3.244    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X221Y455       LUT6 (Prop_lut6_I1_O)        0.043     3.287 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.514     3.801    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X219Y457       LUT4 (Prop_lut4_I3_O)        0.050     3.851 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.369     4.220    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X218Y460       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     5.054    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y460       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/C
                         clock pessimism              0.153     5.207    
                         clock uncertainty           -0.035     5.172    
    SLICE_X218Y460       FDRE (Setup_fdre_C_CE)      -0.277     4.895    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.444ns (21.532%)  route 1.618ns (78.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 5.054 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y455       FDRE (Prop_fdre_C_Q)         0.232     2.390 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/Q
                         net (fo=3, routed)           0.518     2.908    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[2]
    SLICE_X221Y455       LUT6 (Prop_lut6_I3_O)        0.119     3.027 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.217     3.244    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X221Y455       LUT6 (Prop_lut6_I1_O)        0.043     3.287 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.514     3.801    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X219Y457       LUT4 (Prop_lut4_I3_O)        0.050     3.851 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.369     4.220    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X218Y460       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     5.054    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y460       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
                         clock pessimism              0.153     5.207    
                         clock uncertainty           -0.035     5.172    
    SLICE_X218Y460       FDRE (Setup_fdre_C_CE)      -0.277     4.895    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.444ns (21.901%)  route 1.583ns (78.099%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y455       FDRE (Prop_fdre_C_Q)         0.232     2.390 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/Q
                         net (fo=3, routed)           0.518     2.908    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[2]
    SLICE_X221Y455       LUT6 (Prop_lut6_I3_O)        0.119     3.027 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.217     3.244    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X221Y455       LUT6 (Prop_lut6_I1_O)        0.043     3.287 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.514     3.801    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X219Y457       LUT4 (Prop_lut4_I3_O)        0.050     3.851 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.334     4.185    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X216Y459       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     5.055    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X216Y459       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/C
                         clock pessimism              0.153     5.208    
                         clock uncertainty           -0.035     5.173    
    SLICE_X216Y459       FDRE (Setup_fdre_C_CE)      -0.252     4.921    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.444ns (22.505%)  route 1.529ns (77.495%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y455       FDRE (Prop_fdre_C_Q)         0.232     2.390 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/Q
                         net (fo=3, routed)           0.518     2.908    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[2]
    SLICE_X221Y455       LUT6 (Prop_lut6_I3_O)        0.119     3.027 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.217     3.244    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X221Y455       LUT6 (Prop_lut6_I1_O)        0.043     3.287 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.514     3.801    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X219Y457       LUT4 (Prop_lut4_I3_O)        0.050     3.851 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.279     4.131    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X215Y459       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     5.055    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X215Y459       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/C
                         clock pessimism              0.153     5.208    
                         clock uncertainty           -0.035     5.173    
    SLICE_X215Y459       FDRE (Setup_fdre_C_CE)      -0.277     4.896    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]
  -------------------------------------------------------------------
                         required time                          4.896    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.444ns (22.505%)  route 1.529ns (77.495%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y455       FDRE (Prop_fdre_C_Q)         0.232     2.390 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[2]/Q
                         net (fo=3, routed)           0.518     2.908    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[2]
    SLICE_X221Y455       LUT6 (Prop_lut6_I3_O)        0.119     3.027 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.217     3.244    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X221Y455       LUT6 (Prop_lut6_I1_O)        0.043     3.287 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.514     3.801    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X219Y457       LUT4 (Prop_lut4_I3_O)        0.050     3.851 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.279     4.131    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X215Y459       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     5.055    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X215Y459       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/C
                         clock pessimism              0.153     5.208    
                         clock uncertainty           -0.035     5.173    
    SLICE_X215Y459       FDRE (Setup_fdre_C_CE)      -0.277     4.896    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]
  -------------------------------------------------------------------
                         required time                          4.896    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  0.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (64.944%)  route 0.054ns (35.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    <hidden>
    SLICE_X211Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y454       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  <hidden>
                         net (fo=1, routed)           0.054     1.145    <hidden>
    SLICE_X210Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    <hidden>
    SLICE_X210Y454       FDRE                                         r  <hidden>
                         clock pessimism             -0.245     1.002    
    SLICE_X210Y454       FDRE (Hold_fdre_C_D)         0.059     1.061    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.338%)  route 0.054ns (29.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    sfp_4_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/CLK
    SLICE_X207Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y456       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  sfp_4_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.054     1.143    sfp_4_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/signal_detect_rxusrclk2
    SLICE_X206Y456       LUT2 (Prop_lut2_I0_O)        0.028     1.171 r  sfp_4_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/signal_detect_comb_i_1/O
                         net (fo=1, routed)           0.000     1.171    sfp_4_pcs_pma_inst/inst/signal_detect_comb0
    SLICE_X206Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X206Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
                         clock pessimism             -0.245     1.000    
    SLICE_X206Y456       FDRE (Hold_fdre_C_D)         0.087     1.087    sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignore_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.874%)  route 0.076ns (37.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y454       FDSE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y454       FDSE (Prop_fdse_C_Q)         0.100     1.092 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]/Q
                         net (fo=4, routed)           0.076     1.168    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]
    SLICE_X220Y454       LUT6 (Prop_lut6_I1_O)        0.028     1.196 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignore_inv_i_1/O
                         net (fo=1, routed)           0.000     1.196    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignore_inv_i_1_n_0
    SLICE_X220Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignore_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignore_reg_inv/C
                         clock pessimism             -0.246     1.003    
    SLICE_X220Y454       FDRE (Hold_fdre_C_D)         0.087     1.090    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignore_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    <hidden>
    SLICE_X197Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y453       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  <hidden>
                         net (fo=1, routed)           0.055     1.138    <hidden>
    SLICE_X197Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X197Y453       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.983    
    SLICE_X197Y453       FDRE (Hold_fdre_C_D)         0.047     1.030    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    <hidden>
    SLICE_X195Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y453       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  <hidden>
                         net (fo=1, routed)           0.055     1.138    <hidden>
    SLICE_X195Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X195Y453       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.983    
    SLICE_X195Y453       FDRE (Hold_fdre_C_D)         0.047     1.030    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y456       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y456       FDPE (Prop_fdpe_C_Q)         0.100     1.091 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.146    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X213Y456       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y456       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.256     0.991    
    SLICE_X213Y456       FDPE (Hold_fdpe_C_D)         0.047     1.038    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y455       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y455       FDCE (Prop_fdce_C_Q)         0.100     1.089 r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.144    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X207Y455       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y455       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.256     0.989    
    SLICE_X207Y455       FDCE (Hold_fdce_C_D)         0.047     1.036    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.448     0.986    <hidden>
    SLICE_X203Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y452       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  <hidden>
                         net (fo=1, routed)           0.055     1.141    <hidden>
    SLICE_X203Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X203Y452       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.986    
    SLICE_X203Y452       FDRE (Hold_fdre_C_D)         0.047     1.033    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    <hidden>
    SLICE_X205Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y456       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  <hidden>
                         net (fo=1, routed)           0.055     1.140    <hidden>
    SLICE_X205Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X205Y456       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.985    
    SLICE_X205Y456       FDRE (Hold_fdre_C_D)         0.047     1.032    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    <hidden>
    SLICE_X203Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y457       FDRE (Prop_fdre_C_Q)         0.100     1.084 r  <hidden>
                         net (fo=1, routed)           0.055     1.139    <hidden>
    SLICE_X203Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    <hidden>
    SLICE_X203Y457       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.984    
    SLICE_X203Y457       FDRE (Hold_fdre_C_D)         0.047     1.031    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y111        sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y455       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X216Y457       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[19]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X216Y458       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[26]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y457       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y460       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X215Y459       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y455       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X219Y455       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X216Y457       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[19]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X216Y457       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[19]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X216Y458       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[26]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X216Y458       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[26]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y457       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y457       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y460       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y460       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X221Y459       sfp_4_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X221Y459       sfp_4_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X206Y453       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X206Y453       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X216Y456       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X216Y456       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X206Y453       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X206Y453       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X217Y456       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X217Y456       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Setup :          674  Failing Endpoints,  Worst Slack      -38.551ns,  Total Violation    -3102.269ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.551ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.921ns  (logic 26.474ns (58.935%)  route 18.447ns (41.065%))
  Logic Levels:           324  (CARRY4=289 LUT2=1 LUT3=24 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 11.153 - 6.400 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.505     5.975    core_inst/coreclk_out
    SLICE_X156Y360       FDRE                                         r  core_inst/pkt_n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y360       FDRE (Prop_fdre_C_Q)         0.254     6.229 r  core_inst/pkt_n_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     6.380    core_inst/pkt_n_reg_reg[1]
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.294     6.674 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000     6.674    core_inst/tx_fifo_axis_tdata_reg[11]_i_226_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.723 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     6.723    core_inst/tx_fifo_axis_tdata_reg[11]_i_383_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.772 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_552/CO[3]
                         net (fo=1, routed)           0.000     6.772    core_inst/tx_fifo_axis_tdata_reg[11]_i_552_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.821 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000     6.821    core_inst/tx_fifo_axis_tdata_reg[11]_i_721_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.870 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000     6.870    core_inst/tx_fifo_axis_tdata_reg[11]_i_890_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.919 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1059/CO[3]
                         net (fo=1, routed)           0.000     6.919    core_inst/tx_fifo_axis_tdata_reg[11]_i_1059_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.968 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1228/CO[3]
                         net (fo=1, routed)           0.000     6.968    core_inst/tx_fifo_axis_tdata_reg[11]_i_1228_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.075 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1397/O[2]
                         net (fo=2, routed)           0.227     7.302    core_inst/p_0_in__0[31]
    SLICE_X156Y368       LUT2 (Prop_lut2_I1_O)        0.118     7.420 r  core_inst/tx_fifo_axis_tdata[11]_i_1505/O
                         net (fo=1, routed)           0.000     7.420    core_inst/tx_fifo_axis_tdata[11]_i_1505_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_1435_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_1430_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     7.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_1425_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     7.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_1420_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_1415_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1410/CO[3]
                         net (fo=1, routed)           0.000     7.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_1410_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1405/CO[3]
                         net (fo=1, routed)           0.007     7.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_1405_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.015 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     8.015    core_inst/tx_fifo_axis_tdata_reg[11]_i_1402_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.137 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1401/CO[0]
                         net (fo=35, routed)          0.523     8.659    core_inst/tx_fifo_axis_tdata_reg[11]_i_1401_n_3
    SLICE_X154Y368       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     9.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_1392_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.082 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.082    core_inst/tx_fifo_axis_tdata_reg[11]_i_1387_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.132 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.132    core_inst/tx_fifo_axis_tdata_reg[11]_i_1382_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.182 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.182    core_inst/tx_fifo_axis_tdata_reg[11]_i_1377_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.232 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.232    core_inst/tx_fifo_axis_tdata_reg[11]_i_1372_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.282 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     9.282    core_inst/tx_fifo_axis_tdata_reg[11]_i_1367_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.332 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1362/CO[3]
                         net (fo=1, routed)           0.007     9.339    core_inst/tx_fifo_axis_tdata_reg[11]_i_1362_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1359/CO[3]
                         net (fo=1, routed)           0.000     9.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1359_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.463 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1358/CO[1]
                         net (fo=35, routed)          0.451     9.914    core_inst/tx_fifo_axis_tdata_reg[11]_i_1358_n_2
    SLICE_X155Y368       LUT3 (Prop_lut3_I0_O)        0.120    10.034 r  core_inst/tx_fifo_axis_tdata[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.034    core_inst/tx_fifo_axis_tdata[11]_i_1400_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.291 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.291    core_inst/tx_fifo_axis_tdata_reg[11]_i_1350_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.340    core_inst/tx_fifo_axis_tdata_reg[11]_i_1345_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1340_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.438 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.438    core_inst/tx_fifo_axis_tdata_reg[11]_i_1335_n_0
    SLICE_X155Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.487 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.487    core_inst/tx_fifo_axis_tdata_reg[11]_i_1330_n_0
    SLICE_X155Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    10.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_1325_n_0
    SLICE_X155Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1320/CO[3]
                         net (fo=1, routed)           0.007    10.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_1320_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1317/CO[3]
                         net (fo=1, routed)           0.000    10.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_1317_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.716 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1316/CO[1]
                         net (fo=35, routed)          0.551    11.267    core_inst/tx_fifo_axis_tdata_reg[11]_i_1316_n_2
    SLICE_X157Y368       LUT3 (Prop_lut3_I0_O)        0.118    11.385 r  core_inst/tx_fifo_axis_tdata[11]_i_1357/O
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata[11]_i_1357_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.642 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.642    core_inst/tx_fifo_axis_tdata_reg[11]_i_1308_n_0
    SLICE_X157Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.691 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.691    core_inst/tx_fifo_axis_tdata_reg[11]_i_1303_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.740 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.740    core_inst/tx_fifo_axis_tdata_reg[11]_i_1298_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.789 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.789    core_inst/tx_fifo_axis_tdata_reg[11]_i_1293_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.838 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.838    core_inst/tx_fifo_axis_tdata_reg[11]_i_1288_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.887 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    11.887    core_inst/tx_fifo_axis_tdata_reg[11]_i_1283_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.936 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1278/CO[3]
                         net (fo=1, routed)           0.007    11.943    core_inst/tx_fifo_axis_tdata_reg[11]_i_1278_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.992 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1275/CO[3]
                         net (fo=1, routed)           0.000    11.992    core_inst/tx_fifo_axis_tdata_reg[11]_i_1275_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.067 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1274/CO[1]
                         net (fo=35, routed)          0.504    12.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_1274_n_2
    SLICE_X159Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    12.925 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    12.925    core_inst/tx_fifo_axis_tdata_reg[11]_i_1266_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    12.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_1261_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.023 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.023    core_inst/tx_fifo_axis_tdata_reg[11]_i_1256_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.072 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.072    core_inst/tx_fifo_axis_tdata_reg[11]_i_1251_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.121 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.121    core_inst/tx_fifo_axis_tdata_reg[11]_i_1246_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.170 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1241/CO[3]
                         net (fo=1, routed)           0.007    13.177    core_inst/tx_fifo_axis_tdata_reg[11]_i_1241_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.226 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    13.226    core_inst/tx_fifo_axis_tdata_reg[11]_i_1236_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.275 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    13.275    core_inst/tx_fifo_axis_tdata_reg[11]_i_1233_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.350 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1232/CO[1]
                         net (fo=35, routed)          0.320    13.670    core_inst/tx_fifo_axis_tdata_reg[11]_i_1232_n_2
    SLICE_X158Y375       LUT3 (Prop_lut3_I0_O)        0.118    13.788 r  core_inst/tx_fifo_axis_tdata[11]_i_1273/O
                         net (fo=1, routed)           0.000    13.788    core_inst/tx_fifo_axis_tdata[11]_i_1273_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.034 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.034    core_inst/tx_fifo_axis_tdata_reg[11]_i_1223_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.084 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.084    core_inst/tx_fifo_axis_tdata_reg[11]_i_1218_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.134 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.134    core_inst/tx_fifo_axis_tdata_reg[11]_i_1213_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.184 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.184    core_inst/tx_fifo_axis_tdata_reg[11]_i_1208_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.234 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.234    core_inst/tx_fifo_axis_tdata_reg[11]_i_1203_n_0
    SLICE_X158Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.284 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    14.284    core_inst/tx_fifo_axis_tdata_reg[11]_i_1198_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.334 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    14.334    core_inst/tx_fifo_axis_tdata_reg[11]_i_1193_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.384 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    14.384    core_inst/tx_fifo_axis_tdata_reg[11]_i_1190_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1189/CO[1]
                         net (fo=35, routed)          0.428    14.885    core_inst/tx_fifo_axis_tdata_reg[11]_i_1189_n_2
    SLICE_X157Y377       LUT3 (Prop_lut3_I0_O)        0.120    15.005 r  core_inst/tx_fifo_axis_tdata[11]_i_1231/O
                         net (fo=1, routed)           0.000    15.005    core_inst/tx_fifo_axis_tdata[11]_i_1231_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    15.262 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.262    core_inst/tx_fifo_axis_tdata_reg[11]_i_1181_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.311 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.311    core_inst/tx_fifo_axis_tdata_reg[11]_i_1176_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.360 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.360    core_inst/tx_fifo_axis_tdata_reg[11]_i_1171_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.409 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.409    core_inst/tx_fifo_axis_tdata_reg[11]_i_1166_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.458    core_inst/tx_fifo_axis_tdata_reg[11]_i_1161_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.507 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    15.507    core_inst/tx_fifo_axis_tdata_reg[11]_i_1156_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.556 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    15.556    core_inst/tx_fifo_axis_tdata_reg[11]_i_1151_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    15.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_1148_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.680 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1147/CO[1]
                         net (fo=35, routed)          0.499    16.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_1147_n_2
    SLICE_X156Y379       LUT3 (Prop_lut3_I0_O)        0.118    16.297 r  core_inst/tx_fifo_axis_tdata[11]_i_1188/O
                         net (fo=1, routed)           0.000    16.297    core_inst/tx_fifo_axis_tdata[11]_i_1188_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_1139_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.593    core_inst/tx_fifo_axis_tdata_reg[11]_i_1134_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.643 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.643    core_inst/tx_fifo_axis_tdata_reg[11]_i_1129_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.693 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.693    core_inst/tx_fifo_axis_tdata_reg[11]_i_1124_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.743 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    16.743    core_inst/tx_fifo_axis_tdata_reg[11]_i_1119_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.793 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    16.793    core_inst/tx_fifo_axis_tdata_reg[11]_i_1114_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.843 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    16.843    core_inst/tx_fifo_axis_tdata_reg[11]_i_1109_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.893 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    16.893    core_inst/tx_fifo_axis_tdata_reg[11]_i_1106_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.967 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1105/CO[1]
                         net (fo=35, routed)          0.502    17.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_1105_n_2
    SLICE_X155Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    17.825 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    17.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_1097_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    17.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_1092_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.923 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.923    core_inst/tx_fifo_axis_tdata_reg[11]_i_1087_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.972 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    17.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1082_n_0
    SLICE_X155Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.021 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.021    core_inst/tx_fifo_axis_tdata_reg[11]_i_1077_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.070 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    18.070    core_inst/tx_fifo_axis_tdata_reg[11]_i_1072_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.119 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    18.119    core_inst/tx_fifo_axis_tdata_reg[11]_i_1067_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.168 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    18.168    core_inst/tx_fifo_axis_tdata_reg[11]_i_1064_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.243 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1063/CO[1]
                         net (fo=35, routed)          0.506    18.749    core_inst/tx_fifo_axis_tdata_reg[11]_i_1063_n_2
    SLICE_X159Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    19.103 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.103    core_inst/tx_fifo_axis_tdata_reg[11]_i_1054_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.152 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.152    core_inst/tx_fifo_axis_tdata_reg[11]_i_1049_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.201 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.201    core_inst/tx_fifo_axis_tdata_reg[11]_i_1044_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.250 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_1039_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.299 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.299    core_inst/tx_fifo_axis_tdata_reg[11]_i_1034_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.348 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    19.348    core_inst/tx_fifo_axis_tdata_reg[11]_i_1029_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.397 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    19.397    core_inst/tx_fifo_axis_tdata_reg[11]_i_1024_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.446 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1021/CO[3]
                         net (fo=1, routed)           0.000    19.446    core_inst/tx_fifo_axis_tdata_reg[11]_i_1021_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1020/CO[1]
                         net (fo=35, routed)          0.451    19.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1020_n_2
    SLICE_X158Y385       LUT3 (Prop_lut3_I0_O)        0.118    20.090 r  core_inst/tx_fifo_axis_tdata[11]_i_1062/O
                         net (fo=1, routed)           0.000    20.090    core_inst/tx_fifo_axis_tdata[11]_i_1062_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.336 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    20.336    core_inst/tx_fifo_axis_tdata_reg[11]_i_1012_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.386 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.386    core_inst/tx_fifo_axis_tdata_reg[11]_i_1007_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.436 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.436    core_inst/tx_fifo_axis_tdata_reg[11]_i_1002_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.486 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.486    core_inst/tx_fifo_axis_tdata_reg[11]_i_997_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_992_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.586 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000    20.586    core_inst/tx_fifo_axis_tdata_reg[11]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.636 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    20.636    core_inst/tx_fifo_axis_tdata_reg[11]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_979/CO[3]
                         net (fo=1, routed)           0.000    20.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_979_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.760 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_978/CO[1]
                         net (fo=35, routed)          0.498    21.258    core_inst/tx_fifo_axis_tdata_reg[11]_i_978_n_2
    SLICE_X157Y386       LUT3 (Prop_lut3_I0_O)        0.120    21.378 r  core_inst/tx_fifo_axis_tdata[11]_i_1019/O
                         net (fo=1, routed)           0.000    21.378    core_inst/tx_fifo_axis_tdata[11]_i_1019_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    21.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_970_n_0
    SLICE_X157Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.684 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.684    core_inst/tx_fifo_axis_tdata_reg[11]_i_965_n_0
    SLICE_X157Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.733 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_960/CO[3]
                         net (fo=1, routed)           0.000    21.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_960_n_0
    SLICE_X157Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.782 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_955/CO[3]
                         net (fo=1, routed)           0.000    21.782    core_inst/tx_fifo_axis_tdata_reg[11]_i_955_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.831 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_950/CO[3]
                         net (fo=1, routed)           0.000    21.831    core_inst/tx_fifo_axis_tdata_reg[11]_i_950_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.880 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.880    core_inst/tx_fifo_axis_tdata_reg[11]_i_945_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.929 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_940/CO[3]
                         net (fo=1, routed)           0.000    21.929    core_inst/tx_fifo_axis_tdata_reg[11]_i_940_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.978 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_937/CO[3]
                         net (fo=1, routed)           0.000    21.978    core_inst/tx_fifo_axis_tdata_reg[11]_i_937_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.053 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_936/CO[1]
                         net (fo=35, routed)          0.450    22.503    core_inst/tx_fifo_axis_tdata_reg[11]_i_936_n_2
    SLICE_X155Y390       LUT3 (Prop_lut3_I0_O)        0.118    22.621 r  core_inst/tx_fifo_axis_tdata[11]_i_977/O
                         net (fo=1, routed)           0.000    22.621    core_inst/tx_fifo_axis_tdata[11]_i_977_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    22.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_928_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.927 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_923/CO[3]
                         net (fo=1, routed)           0.000    22.927    core_inst/tx_fifo_axis_tdata_reg[11]_i_923_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.976 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_918/CO[3]
                         net (fo=1, routed)           0.000    22.976    core_inst/tx_fifo_axis_tdata_reg[11]_i_918_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.025 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.025    core_inst/tx_fifo_axis_tdata_reg[11]_i_913_n_0
    SLICE_X155Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_908_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.123 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    23.123    core_inst/tx_fifo_axis_tdata_reg[11]_i_903_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.172 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_898/CO[3]
                         net (fo=1, routed)           0.000    23.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_898_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.221 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_895/CO[3]
                         net (fo=1, routed)           0.000    23.221    core_inst/tx_fifo_axis_tdata_reg[11]_i_895_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.296 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_894/CO[1]
                         net (fo=35, routed)          0.475    23.771    core_inst/tx_fifo_axis_tdata_reg[11]_i_894_n_2
    SLICE_X154Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.889 r  core_inst/tx_fifo_axis_tdata[11]_i_935/O
                         net (fo=1, routed)           0.000    23.889    core_inst/tx_fifo_axis_tdata[11]_i_935_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.135 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.135    core_inst/tx_fifo_axis_tdata_reg[11]_i_885_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.185 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.185    core_inst/tx_fifo_axis_tdata_reg[11]_i_880_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.235 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[11]_i_875_n_0
    SLICE_X154Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.285    core_inst/tx_fifo_axis_tdata_reg[11]_i_870_n_0
    SLICE_X154Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.335 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.335    core_inst/tx_fifo_axis_tdata_reg[11]_i_865_n_0
    SLICE_X154Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    24.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_860_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_855/CO[3]
                         net (fo=1, routed)           0.000    24.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_855_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    24.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_852_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.559 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_851/CO[1]
                         net (fo=35, routed)          0.461    25.019    core_inst/tx_fifo_axis_tdata_reg[11]_i_851_n_2
    SLICE_X156Y393       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    25.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_843_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_838_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_833_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.535 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_828_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_823_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_818/CO[3]
                         net (fo=1, routed)           0.000    25.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_818_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.685 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_813/CO[3]
                         net (fo=1, routed)           0.001    25.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_813_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.736 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    25.736    core_inst/tx_fifo_axis_tdata_reg[11]_i_810_n_0
    SLICE_X156Y401       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.810 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_809/CO[1]
                         net (fo=35, routed)          0.440    26.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_809_n_2
    SLICE_X157Y396       LUT3 (Prop_lut3_I0_O)        0.120    26.370 r  core_inst/tx_fifo_axis_tdata[11]_i_850/O
                         net (fo=1, routed)           0.000    26.370    core_inst/tx_fifo_axis_tdata[11]_i_850_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.627 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.627    core_inst/tx_fifo_axis_tdata_reg[11]_i_801_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.676 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.676    core_inst/tx_fifo_axis_tdata_reg[11]_i_796_n_0
    SLICE_X157Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.725 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.725    core_inst/tx_fifo_axis_tdata_reg[11]_i_791_n_0
    SLICE_X157Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_786/CO[3]
                         net (fo=1, routed)           0.001    26.775    core_inst/tx_fifo_axis_tdata_reg[11]_i_786_n_0
    SLICE_X157Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_781_n_0
    SLICE_X157Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.873 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_776/CO[3]
                         net (fo=1, routed)           0.000    26.873    core_inst/tx_fifo_axis_tdata_reg[11]_i_776_n_0
    SLICE_X157Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.922 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_771/CO[3]
                         net (fo=1, routed)           0.000    26.922    core_inst/tx_fifo_axis_tdata_reg[11]_i_771_n_0
    SLICE_X157Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.971 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_768/CO[3]
                         net (fo=1, routed)           0.000    26.971    core_inst/tx_fifo_axis_tdata_reg[11]_i_768_n_0
    SLICE_X157Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.046 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_767/CO[1]
                         net (fo=35, routed)          0.501    27.546    core_inst/tx_fifo_axis_tdata_reg[11]_i_767_n_2
    SLICE_X159Y397       LUT3 (Prop_lut3_I0_O)        0.118    27.664 r  core_inst/tx_fifo_axis_tdata[11]_i_808/O
                         net (fo=1, routed)           0.000    27.664    core_inst/tx_fifo_axis_tdata[11]_i_808_n_0
    SLICE_X159Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.921 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.921    core_inst/tx_fifo_axis_tdata_reg[11]_i_759_n_0
    SLICE_X159Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.970 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.970    core_inst/tx_fifo_axis_tdata_reg[11]_i_754_n_0
    SLICE_X159Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.019 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_749/CO[3]
                         net (fo=1, routed)           0.001    28.020    core_inst/tx_fifo_axis_tdata_reg[11]_i_749_n_0
    SLICE_X159Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.069 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.069    core_inst/tx_fifo_axis_tdata_reg[11]_i_744_n_0
    SLICE_X159Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.118 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.118    core_inst/tx_fifo_axis_tdata_reg[11]_i_739_n_0
    SLICE_X159Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.167 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.167    core_inst/tx_fifo_axis_tdata_reg[11]_i_734_n_0
    SLICE_X159Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.216 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_729/CO[3]
                         net (fo=1, routed)           0.000    28.216    core_inst/tx_fifo_axis_tdata_reg[11]_i_729_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_726_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_725/CO[1]
                         net (fo=35, routed)          0.465    28.805    core_inst/tx_fifo_axis_tdata_reg[11]_i_725_n_2
    SLICE_X158Y400       LUT3 (Prop_lut3_I0_O)        0.118    28.923 r  core_inst/tx_fifo_axis_tdata[11]_i_766/O
                         net (fo=1, routed)           0.000    28.923    core_inst/tx_fifo_axis_tdata[11]_i_766_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    29.169 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.169    core_inst/tx_fifo_axis_tdata_reg[11]_i_716_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.219 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.219    core_inst/tx_fifo_axis_tdata_reg[11]_i_711_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.269 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.269    core_inst/tx_fifo_axis_tdata_reg[11]_i_706_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.319 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.319    core_inst/tx_fifo_axis_tdata_reg[11]_i_701_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.369 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.369    core_inst/tx_fifo_axis_tdata_reg[11]_i_696_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.419 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_691/CO[3]
                         net (fo=1, routed)           0.000    29.419    core_inst/tx_fifo_axis_tdata_reg[11]_i_691_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.469 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_686/CO[3]
                         net (fo=1, routed)           0.000    29.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_686_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.519 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_683/CO[3]
                         net (fo=1, routed)           0.000    29.519    core_inst/tx_fifo_axis_tdata_reg[11]_i_683_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_682/CO[1]
                         net (fo=35, routed)          0.495    30.088    core_inst/tx_fifo_axis_tdata_reg[11]_i_682_n_2
    SLICE_X156Y402       LUT3 (Prop_lut3_I0_O)        0.120    30.208 r  core_inst/tx_fifo_axis_tdata[11]_i_724/O
                         net (fo=1, routed)           0.000    30.208    core_inst/tx_fifo_axis_tdata[11]_i_724_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.454 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.454    core_inst/tx_fifo_axis_tdata_reg[11]_i_674_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.504 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[11]_i_669_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_664/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[11]_i_664_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[11]_i_659_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.654    core_inst/tx_fifo_axis_tdata_reg[11]_i_654_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.704 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_649/CO[3]
                         net (fo=1, routed)           0.000    30.704    core_inst/tx_fifo_axis_tdata_reg[11]_i_649_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.754 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_644/CO[3]
                         net (fo=1, routed)           0.000    30.754    core_inst/tx_fifo_axis_tdata_reg[11]_i_644_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.804 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_641/CO[3]
                         net (fo=1, routed)           0.000    30.804    core_inst/tx_fifo_axis_tdata_reg[11]_i_641_n_0
    SLICE_X156Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_640/CO[1]
                         net (fo=35, routed)          0.432    31.309    core_inst/tx_fifo_axis_tdata_reg[11]_i_640_n_2
    SLICE_X155Y406       LUT3 (Prop_lut3_I0_O)        0.120    31.429 r  core_inst/tx_fifo_axis_tdata[11]_i_681/O
                         net (fo=1, routed)           0.000    31.429    core_inst/tx_fifo_axis_tdata[11]_i_681_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_632_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.735 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.735    core_inst/tx_fifo_axis_tdata_reg[11]_i_627_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.784 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_622/CO[3]
                         net (fo=1, routed)           0.000    31.784    core_inst/tx_fifo_axis_tdata_reg[11]_i_622_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.833 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.833    core_inst/tx_fifo_axis_tdata_reg[11]_i_617_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.882 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.882    core_inst/tx_fifo_axis_tdata_reg[11]_i_612_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.931 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    31.931    core_inst/tx_fifo_axis_tdata_reg[11]_i_607_n_0
    SLICE_X155Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.980 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    31.980    core_inst/tx_fifo_axis_tdata_reg[11]_i_602_n_0
    SLICE_X155Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.029 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_599/CO[3]
                         net (fo=1, routed)           0.000    32.029    core_inst/tx_fifo_axis_tdata_reg[11]_i_599_n_0
    SLICE_X155Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.104 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_598/CO[1]
                         net (fo=35, routed)          0.481    32.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_598_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    32.703 r  core_inst/tx_fifo_axis_tdata[11]_i_639/O
                         net (fo=1, routed)           0.000    32.703    core_inst/tx_fifo_axis_tdata[11]_i_639_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.960 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.960    core_inst/tx_fifo_axis_tdata_reg[11]_i_590_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.009 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.009    core_inst/tx_fifo_axis_tdata_reg[11]_i_585_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.058 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.058    core_inst/tx_fifo_axis_tdata_reg[11]_i_580_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.107 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.107    core_inst/tx_fifo_axis_tdata_reg[11]_i_575_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.156 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.156    core_inst/tx_fifo_axis_tdata_reg[11]_i_570_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.205 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_565/CO[3]
                         net (fo=1, routed)           0.000    33.205    core_inst/tx_fifo_axis_tdata_reg[11]_i_565_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.254 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_560/CO[3]
                         net (fo=1, routed)           0.000    33.254    core_inst/tx_fifo_axis_tdata_reg[11]_i_560_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.303 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_557/CO[3]
                         net (fo=1, routed)           0.000    33.303    core_inst/tx_fifo_axis_tdata_reg[11]_i_557_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.378 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_556/CO[1]
                         net (fo=35, routed)          0.354    33.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_556_n_2
    SLICE_X159Y411       LUT3 (Prop_lut3_I0_O)        0.118    33.851 r  core_inst/tx_fifo_axis_tdata[11]_i_597/O
                         net (fo=1, routed)           0.000    33.851    core_inst/tx_fifo_axis_tdata[11]_i_597_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.108 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.108    core_inst/tx_fifo_axis_tdata_reg[11]_i_547_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.157 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.157    core_inst/tx_fifo_axis_tdata_reg[11]_i_542_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.206 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.206    core_inst/tx_fifo_axis_tdata_reg[11]_i_537_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.255 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.255    core_inst/tx_fifo_axis_tdata_reg[11]_i_532_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.304 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.304    core_inst/tx_fifo_axis_tdata_reg[11]_i_527_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.353 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    34.353    core_inst/tx_fifo_axis_tdata_reg[11]_i_522_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.402 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.402    core_inst/tx_fifo_axis_tdata_reg[11]_i_517_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.451 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_514/CO[3]
                         net (fo=1, routed)           0.000    34.451    core_inst/tx_fifo_axis_tdata_reg[11]_i_514_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.526 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_513/CO[1]
                         net (fo=35, routed)          0.465    34.991    core_inst/tx_fifo_axis_tdata_reg[11]_i_513_n_2
    SLICE_X158Y411       LUT3 (Prop_lut3_I0_O)        0.118    35.109 r  core_inst/tx_fifo_axis_tdata[11]_i_555/O
                         net (fo=1, routed)           0.000    35.109    core_inst/tx_fifo_axis_tdata[11]_i_555_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.355 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.355    core_inst/tx_fifo_axis_tdata_reg[11]_i_505_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.405 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.405    core_inst/tx_fifo_axis_tdata_reg[11]_i_500_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.455 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.455    core_inst/tx_fifo_axis_tdata_reg[11]_i_495_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.505 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.505    core_inst/tx_fifo_axis_tdata_reg[11]_i_490_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.555 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.555    core_inst/tx_fifo_axis_tdata_reg[11]_i_485_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_480/CO[3]
                         net (fo=1, routed)           0.000    35.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_480_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.655 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_475/CO[3]
                         net (fo=1, routed)           0.000    35.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_475_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.705 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_472/CO[3]
                         net (fo=1, routed)           0.000    35.705    core_inst/tx_fifo_axis_tdata_reg[11]_i_472_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.779 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_471/CO[1]
                         net (fo=35, routed)          0.388    36.166    core_inst/tx_fifo_axis_tdata_reg[11]_i_471_n_2
    SLICE_X157Y414       LUT3 (Prop_lut3_I0_O)        0.120    36.286 r  core_inst/tx_fifo_axis_tdata[11]_i_512/O
                         net (fo=1, routed)           0.000    36.286    core_inst/tx_fifo_axis_tdata[11]_i_512_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_463_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.592 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_458_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_453_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.690 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.690    core_inst/tx_fifo_axis_tdata_reg[11]_i_448_n_0
    SLICE_X157Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.739 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.739    core_inst/tx_fifo_axis_tdata_reg[11]_i_443_n_0
    SLICE_X157Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.788 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.788    core_inst/tx_fifo_axis_tdata_reg[11]_i_438_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.837 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    36.837    core_inst/tx_fifo_axis_tdata_reg[11]_i_433_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.886 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_430/CO[3]
                         net (fo=1, routed)           0.000    36.886    core_inst/tx_fifo_axis_tdata_reg[11]_i_430_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.961 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_429/CO[1]
                         net (fo=35, routed)          0.449    37.410    core_inst/tx_fifo_axis_tdata_reg[11]_i_429_n_2
    SLICE_X154Y415       LUT3 (Prop_lut3_I0_O)        0.118    37.528 r  core_inst/tx_fifo_axis_tdata[11]_i_470/O
                         net (fo=1, routed)           0.000    37.528    core_inst/tx_fifo_axis_tdata[11]_i_470_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    37.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_421/CO[3]
                         net (fo=1, routed)           0.000    37.774    core_inst/tx_fifo_axis_tdata_reg[11]_i_421_n_0
    SLICE_X154Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_416/CO[3]
                         net (fo=1, routed)           0.000    37.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_416_n_0
    SLICE_X154Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_411/CO[3]
                         net (fo=1, routed)           0.000    37.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_411_n_0
    SLICE_X154Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.924 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    37.924    core_inst/tx_fifo_axis_tdata_reg[11]_i_406_n_0
    SLICE_X154Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_401_n_0
    SLICE_X154Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.024 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.024    core_inst/tx_fifo_axis_tdata_reg[11]_i_396_n_0
    SLICE_X154Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_391_n_0
    SLICE_X154Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.124 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_388/CO[3]
                         net (fo=1, routed)           0.000    38.124    core_inst/tx_fifo_axis_tdata_reg[11]_i_388_n_0
    SLICE_X154Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.198 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_387/CO[1]
                         net (fo=35, routed)          0.456    38.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_387_n_2
    SLICE_X155Y416       LUT3 (Prop_lut3_I0_O)        0.120    38.775 r  core_inst/tx_fifo_axis_tdata[11]_i_428/O
                         net (fo=1, routed)           0.000    38.775    core_inst/tx_fifo_axis_tdata[11]_i_428_n_0
    SLICE_X155Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_378/CO[3]
                         net (fo=1, routed)           0.000    39.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_378_n_0
    SLICE_X155Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.081 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_373/CO[3]
                         net (fo=1, routed)           0.000    39.081    core_inst/tx_fifo_axis_tdata_reg[11]_i_373_n_0
    SLICE_X155Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.130 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_368/CO[3]
                         net (fo=1, routed)           0.000    39.130    core_inst/tx_fifo_axis_tdata_reg[11]_i_368_n_0
    SLICE_X155Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.179 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_363/CO[3]
                         net (fo=1, routed)           0.000    39.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_363_n_0
    SLICE_X155Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.228 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_358/CO[3]
                         net (fo=1, routed)           0.000    39.228    core_inst/tx_fifo_axis_tdata_reg[11]_i_358_n_0
    SLICE_X155Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.277 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_353/CO[3]
                         net (fo=1, routed)           0.000    39.277    core_inst/tx_fifo_axis_tdata_reg[11]_i_353_n_0
    SLICE_X155Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.326 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.326    core_inst/tx_fifo_axis_tdata_reg[11]_i_348_n_0
    SLICE_X155Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.375 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_345/CO[3]
                         net (fo=1, routed)           0.000    39.375    core_inst/tx_fifo_axis_tdata_reg[11]_i_345_n_0
    SLICE_X155Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.450 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_344/CO[1]
                         net (fo=35, routed)          0.451    39.901    core_inst/tx_fifo_axis_tdata_reg[11]_i_344_n_2
    SLICE_X156Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_336/CO[3]
                         net (fo=1, routed)           0.000    40.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_336_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.315 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_331/CO[3]
                         net (fo=1, routed)           0.000    40.315    core_inst/tx_fifo_axis_tdata_reg[11]_i_331_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.365 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.365    core_inst/tx_fifo_axis_tdata_reg[11]_i_326_n_0
    SLICE_X156Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.415 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.007    40.421    core_inst/tx_fifo_axis_tdata_reg[11]_i_321_n_0
    SLICE_X156Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.471 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.471    core_inst/tx_fifo_axis_tdata_reg[11]_i_316_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.521    core_inst/tx_fifo_axis_tdata_reg[11]_i_311_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.571 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_306/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_306_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[11]_i_303_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.695 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_302/CO[1]
                         net (fo=35, routed)          0.477    41.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_302_n_2
    SLICE_X157Y424       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.528 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_294/CO[3]
                         net (fo=1, routed)           0.007    41.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_294_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.584 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_289/CO[3]
                         net (fo=1, routed)           0.000    41.584    core_inst/tx_fifo_axis_tdata_reg[11]_i_289_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.633 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    41.633    core_inst/tx_fifo_axis_tdata_reg[11]_i_283_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.682 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    41.682    core_inst/tx_fifo_axis_tdata_reg[11]_i_274_n_0
    SLICE_X157Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.731 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.731    core_inst/tx_fifo_axis_tdata_reg[11]_i_263_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.780 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    41.780    core_inst/tx_fifo_axis_tdata_reg[11]_i_258_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.829 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.829    core_inst/tx_fifo_axis_tdata_reg[11]_i_253_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_250/CO[3]
                         net (fo=1, routed)           0.000    41.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_250_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.953 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_249/CO[1]
                         net (fo=35, routed)          0.341    42.294    core_inst/tx_fifo_axis_tdata_reg[11]_i_249_n_2
    SLICE_X156Y433       LUT3 (Prop_lut3_I0_O)        0.118    42.412 r  core_inst/tx_fifo_axis_tdata[11]_i_297/O
                         net (fo=1, routed)           0.000    42.412    core_inst/tx_fifo_axis_tdata[11]_i_297_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_234/CO[3]
                         net (fo=1, routed)           0.000    42.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_234_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_233/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_233_n_0
    SLICE_X156Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_221/CO[3]
                         net (fo=1, routed)           0.000    42.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_221_n_0
    SLICE_X156Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    42.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_206_n_0
    SLICE_X156Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    42.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_192_n_0
    SLICE_X156Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    42.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_187_n_0
    SLICE_X156Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    42.958    core_inst/tx_fifo_axis_tdata_reg[11]_i_184_n_0
    SLICE_X156Y440       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_183/CO[1]
                         net (fo=35, routed)          0.458    43.490    core_inst/tx_fifo_axis_tdata_reg[11]_i_183_n_2
    SLICE_X155Y433       LUT3 (Prop_lut3_I0_O)        0.120    43.610 r  core_inst/tx_fifo_axis_tdata[11]_i_246/O
                         net (fo=1, routed)           0.000    43.610    core_inst/tx_fifo_axis_tdata[11]_i_246_n_0
    SLICE_X155Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.867 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_166/CO[3]
                         net (fo=1, routed)           0.000    43.867    core_inst/tx_fifo_axis_tdata_reg[11]_i_166_n_0
    SLICE_X155Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.916 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    43.916    core_inst/tx_fifo_axis_tdata_reg[11]_i_161_n_0
    SLICE_X155Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.965 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    43.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_160_n_0
    SLICE_X155Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.014 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    44.014    core_inst/tx_fifo_axis_tdata_reg[11]_i_211_n_0
    SLICE_X155Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.063 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    44.063    core_inst/tx_fifo_axis_tdata_reg[11]_i_138_n_0
    SLICE_X155Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.112 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    44.112    core_inst/tx_fifo_axis_tdata_reg[11]_i_119_n_0
    SLICE_X155Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.161 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.161    core_inst/tx_fifo_axis_tdata_reg[11]_i_108_n_0
    SLICE_X155Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.210 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    44.210    core_inst/tx_fifo_axis_tdata_reg[11]_i_105_n_0
    SLICE_X155Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_104/CO[1]
                         net (fo=35, routed)          0.540    44.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_104_n_2
    SLICE_X153Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.943 r  core_inst/tx_fifo_axis_tdata[11]_i_229/O
                         net (fo=1, routed)           0.000    44.943    core_inst/tx_fifo_axis_tdata[11]_i_229_n_0
    SLICE_X153Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.200 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    45.200    core_inst/tx_fifo_axis_tdata_reg[11]_i_145_n_0
    SLICE_X153Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.249 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    45.249    core_inst/tx_fifo_axis_tdata_reg[11]_i_87_n_0
    SLICE_X153Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.298 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    45.298    core_inst/tx_fifo_axis_tdata_reg[11]_i_86_n_0
    SLICE_X153Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.347 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    45.347    core_inst/tx_fifo_axis_tdata_reg[11]_i_129_n_0
    SLICE_X153Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.396 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.396    core_inst/tx_fifo_axis_tdata_reg[11]_i_124_n_0
    SLICE_X153Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.445 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.445    core_inst/tx_fifo_axis_tdata_reg[11]_i_63_n_0
    SLICE_X153Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.494 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.494    core_inst/tx_fifo_axis_tdata_reg[11]_i_49_n_0
    SLICE_X153Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_45_n_0
    SLICE_X153Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.618 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_44/CO[1]
                         net (fo=35, routed)          0.518    46.136    core_inst/tx_fifo_axis_tdata_reg[11]_i_44_n_2
    SLICE_X154Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.254 r  core_inst/tx_fifo_axis_tdata[11]_i_149/O
                         net (fo=1, routed)           0.000    46.254    core_inst/tx_fifo_axis_tdata[11]_i_149_n_0
    SLICE_X154Y436       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.500 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.500    core_inst/tx_fifo_axis_tdata_reg[11]_i_70_n_0
    SLICE_X154Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.550 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.550    core_inst/tx_fifo_axis_tdata_reg[11]_i_85_n_0
    SLICE_X154Y438       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.697 f  core_inst/tx_fifo_axis_tdata_reg[11]_i_35/O[3]
                         net (fo=6, routed)           0.325    47.022    core_inst/tx_fifo_axis_tdata_reg[11]_i_35_n_4
    SLICE_X150Y438       LUT4 (Prop_lut4_I1_O)        0.120    47.142 f  core_inst/tx_fifo_axis_tdata[11]_i_273/O
                         net (fo=2, routed)           0.426    47.568    core_inst/tx_fifo_axis_tdata[11]_i_273_n_0
    SLICE_X152Y438       LUT6 (Prop_lut6_I5_O)        0.043    47.611 r  core_inst/tx_fifo_axis_tdata[11]_i_202/O
                         net (fo=3, routed)           0.419    48.029    core_inst/tx_fifo_axis_tdata[11]_i_202_n_0
    SLICE_X152Y437       LUT6 (Prop_lut6_I5_O)        0.043    48.072 f  core_inst/tx_fifo_axis_tdata[11]_i_115/O
                         net (fo=8, routed)           0.249    48.322    core_inst/tx_fifo_axis_tdata[11]_i_115_n_0
    SLICE_X150Y437       LUT6 (Prop_lut6_I4_O)        0.043    48.365 r  core_inst/tx_fifo_axis_tdata[11]_i_68/O
                         net (fo=2, routed)           0.461    48.826    core_inst/tx_fifo_axis_tdata[11]_i_68_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.869 r  core_inst/tx_fifo_axis_tdata[11]_i_42/O
                         net (fo=1, routed)           0.434    49.303    core_inst/tx_fifo_axis_tdata[11]_i_42_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    49.346 r  core_inst/tx_fifo_axis_tdata[11]_i_15/O
                         net (fo=1, routed)           0.409    49.756    core_inst/tx_fifo_axis_tdata[11]_i_15_n_0
    SLICE_X159Y440       LUT6 (Prop_lut6_I5_O)        0.043    49.799 r  core_inst/tx_fifo_axis_tdata[11]_i_6/O
                         net (fo=10, routed)          0.300    50.099    core_inst/tx_fifo_axis_tdata[11]_i_6_n_0
    SLICE_X159Y442       LUT5 (Prop_lut5_I0_O)        0.043    50.142 f  core_inst/tx_fifo_axis_tdata[63]_i_6/O
                         net (fo=3, routed)           0.297    50.439    core_inst/tx_fifo_axis_tdata[63]_i_6_n_0
    SLICE_X159Y442       LUT6 (Prop_lut6_I3_O)        0.043    50.482 r  core_inst/tx_fifo_axis_tdata[63]_i_3/O
                         net (fo=39, routed)          0.371    50.852    core_inst/tx_fifo_axis_tdata[63]_i_3_n_0
    SLICE_X157Y444       LUT4 (Prop_lut4_I3_O)        0.043    50.895 r  core_inst/tx_fifo_axis_tdata[62]_i_1/O
                         net (fo=1, routed)           0.000    50.895    core_inst/tx_fifo_axis_tdata[62]_i_1_n_0
    SLICE_X157Y444       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.317    11.153    core_inst/coreclk_out
    SLICE_X157Y444       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[62]/C
                         clock pessimism              1.194    12.347    
                         clock uncertainty           -0.035    12.311    
    SLICE_X157Y444       FDRE (Setup_fdre_C_D)        0.033    12.344    core_inst/tx_fifo_axis_tdata_reg[62]
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -50.895    
  -------------------------------------------------------------------
                         slack                                -38.551    

Slack (VIOLATED) :        -38.549ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.919ns  (logic 26.474ns (58.938%)  route 18.445ns (41.062%))
  Logic Levels:           324  (CARRY4=289 LUT2=1 LUT3=24 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 11.153 - 6.400 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.505     5.975    core_inst/coreclk_out
    SLICE_X156Y360       FDRE                                         r  core_inst/pkt_n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y360       FDRE (Prop_fdre_C_Q)         0.254     6.229 r  core_inst/pkt_n_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     6.380    core_inst/pkt_n_reg_reg[1]
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.294     6.674 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000     6.674    core_inst/tx_fifo_axis_tdata_reg[11]_i_226_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.723 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     6.723    core_inst/tx_fifo_axis_tdata_reg[11]_i_383_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.772 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_552/CO[3]
                         net (fo=1, routed)           0.000     6.772    core_inst/tx_fifo_axis_tdata_reg[11]_i_552_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.821 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000     6.821    core_inst/tx_fifo_axis_tdata_reg[11]_i_721_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.870 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000     6.870    core_inst/tx_fifo_axis_tdata_reg[11]_i_890_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.919 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1059/CO[3]
                         net (fo=1, routed)           0.000     6.919    core_inst/tx_fifo_axis_tdata_reg[11]_i_1059_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.968 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1228/CO[3]
                         net (fo=1, routed)           0.000     6.968    core_inst/tx_fifo_axis_tdata_reg[11]_i_1228_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.075 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1397/O[2]
                         net (fo=2, routed)           0.227     7.302    core_inst/p_0_in__0[31]
    SLICE_X156Y368       LUT2 (Prop_lut2_I1_O)        0.118     7.420 r  core_inst/tx_fifo_axis_tdata[11]_i_1505/O
                         net (fo=1, routed)           0.000     7.420    core_inst/tx_fifo_axis_tdata[11]_i_1505_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_1435_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_1430_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     7.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_1425_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     7.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_1420_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_1415_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1410/CO[3]
                         net (fo=1, routed)           0.000     7.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_1410_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1405/CO[3]
                         net (fo=1, routed)           0.007     7.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_1405_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.015 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     8.015    core_inst/tx_fifo_axis_tdata_reg[11]_i_1402_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.137 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1401/CO[0]
                         net (fo=35, routed)          0.523     8.659    core_inst/tx_fifo_axis_tdata_reg[11]_i_1401_n_3
    SLICE_X154Y368       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     9.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_1392_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.082 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.082    core_inst/tx_fifo_axis_tdata_reg[11]_i_1387_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.132 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.132    core_inst/tx_fifo_axis_tdata_reg[11]_i_1382_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.182 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.182    core_inst/tx_fifo_axis_tdata_reg[11]_i_1377_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.232 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.232    core_inst/tx_fifo_axis_tdata_reg[11]_i_1372_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.282 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     9.282    core_inst/tx_fifo_axis_tdata_reg[11]_i_1367_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.332 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1362/CO[3]
                         net (fo=1, routed)           0.007     9.339    core_inst/tx_fifo_axis_tdata_reg[11]_i_1362_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1359/CO[3]
                         net (fo=1, routed)           0.000     9.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1359_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.463 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1358/CO[1]
                         net (fo=35, routed)          0.451     9.914    core_inst/tx_fifo_axis_tdata_reg[11]_i_1358_n_2
    SLICE_X155Y368       LUT3 (Prop_lut3_I0_O)        0.120    10.034 r  core_inst/tx_fifo_axis_tdata[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.034    core_inst/tx_fifo_axis_tdata[11]_i_1400_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.291 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.291    core_inst/tx_fifo_axis_tdata_reg[11]_i_1350_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.340    core_inst/tx_fifo_axis_tdata_reg[11]_i_1345_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1340_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.438 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.438    core_inst/tx_fifo_axis_tdata_reg[11]_i_1335_n_0
    SLICE_X155Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.487 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.487    core_inst/tx_fifo_axis_tdata_reg[11]_i_1330_n_0
    SLICE_X155Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    10.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_1325_n_0
    SLICE_X155Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1320/CO[3]
                         net (fo=1, routed)           0.007    10.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_1320_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1317/CO[3]
                         net (fo=1, routed)           0.000    10.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_1317_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.716 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1316/CO[1]
                         net (fo=35, routed)          0.551    11.267    core_inst/tx_fifo_axis_tdata_reg[11]_i_1316_n_2
    SLICE_X157Y368       LUT3 (Prop_lut3_I0_O)        0.118    11.385 r  core_inst/tx_fifo_axis_tdata[11]_i_1357/O
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata[11]_i_1357_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.642 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.642    core_inst/tx_fifo_axis_tdata_reg[11]_i_1308_n_0
    SLICE_X157Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.691 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.691    core_inst/tx_fifo_axis_tdata_reg[11]_i_1303_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.740 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.740    core_inst/tx_fifo_axis_tdata_reg[11]_i_1298_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.789 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.789    core_inst/tx_fifo_axis_tdata_reg[11]_i_1293_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.838 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.838    core_inst/tx_fifo_axis_tdata_reg[11]_i_1288_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.887 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    11.887    core_inst/tx_fifo_axis_tdata_reg[11]_i_1283_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.936 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1278/CO[3]
                         net (fo=1, routed)           0.007    11.943    core_inst/tx_fifo_axis_tdata_reg[11]_i_1278_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.992 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1275/CO[3]
                         net (fo=1, routed)           0.000    11.992    core_inst/tx_fifo_axis_tdata_reg[11]_i_1275_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.067 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1274/CO[1]
                         net (fo=35, routed)          0.504    12.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_1274_n_2
    SLICE_X159Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    12.925 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    12.925    core_inst/tx_fifo_axis_tdata_reg[11]_i_1266_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    12.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_1261_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.023 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.023    core_inst/tx_fifo_axis_tdata_reg[11]_i_1256_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.072 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.072    core_inst/tx_fifo_axis_tdata_reg[11]_i_1251_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.121 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.121    core_inst/tx_fifo_axis_tdata_reg[11]_i_1246_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.170 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1241/CO[3]
                         net (fo=1, routed)           0.007    13.177    core_inst/tx_fifo_axis_tdata_reg[11]_i_1241_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.226 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    13.226    core_inst/tx_fifo_axis_tdata_reg[11]_i_1236_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.275 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    13.275    core_inst/tx_fifo_axis_tdata_reg[11]_i_1233_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.350 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1232/CO[1]
                         net (fo=35, routed)          0.320    13.670    core_inst/tx_fifo_axis_tdata_reg[11]_i_1232_n_2
    SLICE_X158Y375       LUT3 (Prop_lut3_I0_O)        0.118    13.788 r  core_inst/tx_fifo_axis_tdata[11]_i_1273/O
                         net (fo=1, routed)           0.000    13.788    core_inst/tx_fifo_axis_tdata[11]_i_1273_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.034 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.034    core_inst/tx_fifo_axis_tdata_reg[11]_i_1223_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.084 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.084    core_inst/tx_fifo_axis_tdata_reg[11]_i_1218_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.134 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.134    core_inst/tx_fifo_axis_tdata_reg[11]_i_1213_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.184 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.184    core_inst/tx_fifo_axis_tdata_reg[11]_i_1208_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.234 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.234    core_inst/tx_fifo_axis_tdata_reg[11]_i_1203_n_0
    SLICE_X158Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.284 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    14.284    core_inst/tx_fifo_axis_tdata_reg[11]_i_1198_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.334 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    14.334    core_inst/tx_fifo_axis_tdata_reg[11]_i_1193_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.384 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    14.384    core_inst/tx_fifo_axis_tdata_reg[11]_i_1190_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1189/CO[1]
                         net (fo=35, routed)          0.428    14.885    core_inst/tx_fifo_axis_tdata_reg[11]_i_1189_n_2
    SLICE_X157Y377       LUT3 (Prop_lut3_I0_O)        0.120    15.005 r  core_inst/tx_fifo_axis_tdata[11]_i_1231/O
                         net (fo=1, routed)           0.000    15.005    core_inst/tx_fifo_axis_tdata[11]_i_1231_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    15.262 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.262    core_inst/tx_fifo_axis_tdata_reg[11]_i_1181_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.311 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.311    core_inst/tx_fifo_axis_tdata_reg[11]_i_1176_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.360 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.360    core_inst/tx_fifo_axis_tdata_reg[11]_i_1171_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.409 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.409    core_inst/tx_fifo_axis_tdata_reg[11]_i_1166_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.458    core_inst/tx_fifo_axis_tdata_reg[11]_i_1161_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.507 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    15.507    core_inst/tx_fifo_axis_tdata_reg[11]_i_1156_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.556 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    15.556    core_inst/tx_fifo_axis_tdata_reg[11]_i_1151_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    15.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_1148_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.680 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1147/CO[1]
                         net (fo=35, routed)          0.499    16.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_1147_n_2
    SLICE_X156Y379       LUT3 (Prop_lut3_I0_O)        0.118    16.297 r  core_inst/tx_fifo_axis_tdata[11]_i_1188/O
                         net (fo=1, routed)           0.000    16.297    core_inst/tx_fifo_axis_tdata[11]_i_1188_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_1139_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.593    core_inst/tx_fifo_axis_tdata_reg[11]_i_1134_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.643 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.643    core_inst/tx_fifo_axis_tdata_reg[11]_i_1129_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.693 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.693    core_inst/tx_fifo_axis_tdata_reg[11]_i_1124_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.743 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    16.743    core_inst/tx_fifo_axis_tdata_reg[11]_i_1119_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.793 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    16.793    core_inst/tx_fifo_axis_tdata_reg[11]_i_1114_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.843 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    16.843    core_inst/tx_fifo_axis_tdata_reg[11]_i_1109_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.893 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    16.893    core_inst/tx_fifo_axis_tdata_reg[11]_i_1106_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.967 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1105/CO[1]
                         net (fo=35, routed)          0.502    17.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_1105_n_2
    SLICE_X155Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    17.825 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    17.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_1097_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    17.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_1092_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.923 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.923    core_inst/tx_fifo_axis_tdata_reg[11]_i_1087_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.972 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    17.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1082_n_0
    SLICE_X155Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.021 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.021    core_inst/tx_fifo_axis_tdata_reg[11]_i_1077_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.070 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    18.070    core_inst/tx_fifo_axis_tdata_reg[11]_i_1072_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.119 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    18.119    core_inst/tx_fifo_axis_tdata_reg[11]_i_1067_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.168 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    18.168    core_inst/tx_fifo_axis_tdata_reg[11]_i_1064_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.243 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1063/CO[1]
                         net (fo=35, routed)          0.506    18.749    core_inst/tx_fifo_axis_tdata_reg[11]_i_1063_n_2
    SLICE_X159Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    19.103 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.103    core_inst/tx_fifo_axis_tdata_reg[11]_i_1054_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.152 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.152    core_inst/tx_fifo_axis_tdata_reg[11]_i_1049_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.201 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.201    core_inst/tx_fifo_axis_tdata_reg[11]_i_1044_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.250 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_1039_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.299 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.299    core_inst/tx_fifo_axis_tdata_reg[11]_i_1034_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.348 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    19.348    core_inst/tx_fifo_axis_tdata_reg[11]_i_1029_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.397 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    19.397    core_inst/tx_fifo_axis_tdata_reg[11]_i_1024_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.446 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1021/CO[3]
                         net (fo=1, routed)           0.000    19.446    core_inst/tx_fifo_axis_tdata_reg[11]_i_1021_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1020/CO[1]
                         net (fo=35, routed)          0.451    19.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1020_n_2
    SLICE_X158Y385       LUT3 (Prop_lut3_I0_O)        0.118    20.090 r  core_inst/tx_fifo_axis_tdata[11]_i_1062/O
                         net (fo=1, routed)           0.000    20.090    core_inst/tx_fifo_axis_tdata[11]_i_1062_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.336 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    20.336    core_inst/tx_fifo_axis_tdata_reg[11]_i_1012_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.386 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.386    core_inst/tx_fifo_axis_tdata_reg[11]_i_1007_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.436 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.436    core_inst/tx_fifo_axis_tdata_reg[11]_i_1002_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.486 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.486    core_inst/tx_fifo_axis_tdata_reg[11]_i_997_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_992_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.586 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000    20.586    core_inst/tx_fifo_axis_tdata_reg[11]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.636 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    20.636    core_inst/tx_fifo_axis_tdata_reg[11]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_979/CO[3]
                         net (fo=1, routed)           0.000    20.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_979_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.760 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_978/CO[1]
                         net (fo=35, routed)          0.498    21.258    core_inst/tx_fifo_axis_tdata_reg[11]_i_978_n_2
    SLICE_X157Y386       LUT3 (Prop_lut3_I0_O)        0.120    21.378 r  core_inst/tx_fifo_axis_tdata[11]_i_1019/O
                         net (fo=1, routed)           0.000    21.378    core_inst/tx_fifo_axis_tdata[11]_i_1019_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    21.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_970_n_0
    SLICE_X157Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.684 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.684    core_inst/tx_fifo_axis_tdata_reg[11]_i_965_n_0
    SLICE_X157Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.733 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_960/CO[3]
                         net (fo=1, routed)           0.000    21.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_960_n_0
    SLICE_X157Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.782 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_955/CO[3]
                         net (fo=1, routed)           0.000    21.782    core_inst/tx_fifo_axis_tdata_reg[11]_i_955_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.831 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_950/CO[3]
                         net (fo=1, routed)           0.000    21.831    core_inst/tx_fifo_axis_tdata_reg[11]_i_950_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.880 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.880    core_inst/tx_fifo_axis_tdata_reg[11]_i_945_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.929 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_940/CO[3]
                         net (fo=1, routed)           0.000    21.929    core_inst/tx_fifo_axis_tdata_reg[11]_i_940_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.978 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_937/CO[3]
                         net (fo=1, routed)           0.000    21.978    core_inst/tx_fifo_axis_tdata_reg[11]_i_937_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.053 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_936/CO[1]
                         net (fo=35, routed)          0.450    22.503    core_inst/tx_fifo_axis_tdata_reg[11]_i_936_n_2
    SLICE_X155Y390       LUT3 (Prop_lut3_I0_O)        0.118    22.621 r  core_inst/tx_fifo_axis_tdata[11]_i_977/O
                         net (fo=1, routed)           0.000    22.621    core_inst/tx_fifo_axis_tdata[11]_i_977_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    22.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_928_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.927 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_923/CO[3]
                         net (fo=1, routed)           0.000    22.927    core_inst/tx_fifo_axis_tdata_reg[11]_i_923_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.976 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_918/CO[3]
                         net (fo=1, routed)           0.000    22.976    core_inst/tx_fifo_axis_tdata_reg[11]_i_918_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.025 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.025    core_inst/tx_fifo_axis_tdata_reg[11]_i_913_n_0
    SLICE_X155Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_908_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.123 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    23.123    core_inst/tx_fifo_axis_tdata_reg[11]_i_903_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.172 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_898/CO[3]
                         net (fo=1, routed)           0.000    23.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_898_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.221 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_895/CO[3]
                         net (fo=1, routed)           0.000    23.221    core_inst/tx_fifo_axis_tdata_reg[11]_i_895_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.296 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_894/CO[1]
                         net (fo=35, routed)          0.475    23.771    core_inst/tx_fifo_axis_tdata_reg[11]_i_894_n_2
    SLICE_X154Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.889 r  core_inst/tx_fifo_axis_tdata[11]_i_935/O
                         net (fo=1, routed)           0.000    23.889    core_inst/tx_fifo_axis_tdata[11]_i_935_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.135 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.135    core_inst/tx_fifo_axis_tdata_reg[11]_i_885_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.185 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.185    core_inst/tx_fifo_axis_tdata_reg[11]_i_880_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.235 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[11]_i_875_n_0
    SLICE_X154Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.285    core_inst/tx_fifo_axis_tdata_reg[11]_i_870_n_0
    SLICE_X154Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.335 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.335    core_inst/tx_fifo_axis_tdata_reg[11]_i_865_n_0
    SLICE_X154Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    24.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_860_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_855/CO[3]
                         net (fo=1, routed)           0.000    24.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_855_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    24.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_852_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.559 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_851/CO[1]
                         net (fo=35, routed)          0.461    25.019    core_inst/tx_fifo_axis_tdata_reg[11]_i_851_n_2
    SLICE_X156Y393       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    25.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_843_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_838_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_833_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.535 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_828_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_823_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_818/CO[3]
                         net (fo=1, routed)           0.000    25.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_818_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.685 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_813/CO[3]
                         net (fo=1, routed)           0.001    25.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_813_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.736 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    25.736    core_inst/tx_fifo_axis_tdata_reg[11]_i_810_n_0
    SLICE_X156Y401       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.810 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_809/CO[1]
                         net (fo=35, routed)          0.440    26.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_809_n_2
    SLICE_X157Y396       LUT3 (Prop_lut3_I0_O)        0.120    26.370 r  core_inst/tx_fifo_axis_tdata[11]_i_850/O
                         net (fo=1, routed)           0.000    26.370    core_inst/tx_fifo_axis_tdata[11]_i_850_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.627 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.627    core_inst/tx_fifo_axis_tdata_reg[11]_i_801_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.676 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.676    core_inst/tx_fifo_axis_tdata_reg[11]_i_796_n_0
    SLICE_X157Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.725 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.725    core_inst/tx_fifo_axis_tdata_reg[11]_i_791_n_0
    SLICE_X157Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_786/CO[3]
                         net (fo=1, routed)           0.001    26.775    core_inst/tx_fifo_axis_tdata_reg[11]_i_786_n_0
    SLICE_X157Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_781_n_0
    SLICE_X157Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.873 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_776/CO[3]
                         net (fo=1, routed)           0.000    26.873    core_inst/tx_fifo_axis_tdata_reg[11]_i_776_n_0
    SLICE_X157Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.922 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_771/CO[3]
                         net (fo=1, routed)           0.000    26.922    core_inst/tx_fifo_axis_tdata_reg[11]_i_771_n_0
    SLICE_X157Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.971 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_768/CO[3]
                         net (fo=1, routed)           0.000    26.971    core_inst/tx_fifo_axis_tdata_reg[11]_i_768_n_0
    SLICE_X157Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.046 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_767/CO[1]
                         net (fo=35, routed)          0.501    27.546    core_inst/tx_fifo_axis_tdata_reg[11]_i_767_n_2
    SLICE_X159Y397       LUT3 (Prop_lut3_I0_O)        0.118    27.664 r  core_inst/tx_fifo_axis_tdata[11]_i_808/O
                         net (fo=1, routed)           0.000    27.664    core_inst/tx_fifo_axis_tdata[11]_i_808_n_0
    SLICE_X159Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.921 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.921    core_inst/tx_fifo_axis_tdata_reg[11]_i_759_n_0
    SLICE_X159Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.970 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.970    core_inst/tx_fifo_axis_tdata_reg[11]_i_754_n_0
    SLICE_X159Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.019 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_749/CO[3]
                         net (fo=1, routed)           0.001    28.020    core_inst/tx_fifo_axis_tdata_reg[11]_i_749_n_0
    SLICE_X159Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.069 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.069    core_inst/tx_fifo_axis_tdata_reg[11]_i_744_n_0
    SLICE_X159Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.118 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.118    core_inst/tx_fifo_axis_tdata_reg[11]_i_739_n_0
    SLICE_X159Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.167 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.167    core_inst/tx_fifo_axis_tdata_reg[11]_i_734_n_0
    SLICE_X159Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.216 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_729/CO[3]
                         net (fo=1, routed)           0.000    28.216    core_inst/tx_fifo_axis_tdata_reg[11]_i_729_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_726_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_725/CO[1]
                         net (fo=35, routed)          0.465    28.805    core_inst/tx_fifo_axis_tdata_reg[11]_i_725_n_2
    SLICE_X158Y400       LUT3 (Prop_lut3_I0_O)        0.118    28.923 r  core_inst/tx_fifo_axis_tdata[11]_i_766/O
                         net (fo=1, routed)           0.000    28.923    core_inst/tx_fifo_axis_tdata[11]_i_766_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    29.169 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.169    core_inst/tx_fifo_axis_tdata_reg[11]_i_716_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.219 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.219    core_inst/tx_fifo_axis_tdata_reg[11]_i_711_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.269 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.269    core_inst/tx_fifo_axis_tdata_reg[11]_i_706_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.319 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.319    core_inst/tx_fifo_axis_tdata_reg[11]_i_701_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.369 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.369    core_inst/tx_fifo_axis_tdata_reg[11]_i_696_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.419 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_691/CO[3]
                         net (fo=1, routed)           0.000    29.419    core_inst/tx_fifo_axis_tdata_reg[11]_i_691_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.469 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_686/CO[3]
                         net (fo=1, routed)           0.000    29.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_686_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.519 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_683/CO[3]
                         net (fo=1, routed)           0.000    29.519    core_inst/tx_fifo_axis_tdata_reg[11]_i_683_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_682/CO[1]
                         net (fo=35, routed)          0.495    30.088    core_inst/tx_fifo_axis_tdata_reg[11]_i_682_n_2
    SLICE_X156Y402       LUT3 (Prop_lut3_I0_O)        0.120    30.208 r  core_inst/tx_fifo_axis_tdata[11]_i_724/O
                         net (fo=1, routed)           0.000    30.208    core_inst/tx_fifo_axis_tdata[11]_i_724_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.454 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.454    core_inst/tx_fifo_axis_tdata_reg[11]_i_674_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.504 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[11]_i_669_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_664/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[11]_i_664_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[11]_i_659_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.654    core_inst/tx_fifo_axis_tdata_reg[11]_i_654_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.704 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_649/CO[3]
                         net (fo=1, routed)           0.000    30.704    core_inst/tx_fifo_axis_tdata_reg[11]_i_649_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.754 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_644/CO[3]
                         net (fo=1, routed)           0.000    30.754    core_inst/tx_fifo_axis_tdata_reg[11]_i_644_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.804 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_641/CO[3]
                         net (fo=1, routed)           0.000    30.804    core_inst/tx_fifo_axis_tdata_reg[11]_i_641_n_0
    SLICE_X156Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_640/CO[1]
                         net (fo=35, routed)          0.432    31.309    core_inst/tx_fifo_axis_tdata_reg[11]_i_640_n_2
    SLICE_X155Y406       LUT3 (Prop_lut3_I0_O)        0.120    31.429 r  core_inst/tx_fifo_axis_tdata[11]_i_681/O
                         net (fo=1, routed)           0.000    31.429    core_inst/tx_fifo_axis_tdata[11]_i_681_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_632_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.735 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.735    core_inst/tx_fifo_axis_tdata_reg[11]_i_627_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.784 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_622/CO[3]
                         net (fo=1, routed)           0.000    31.784    core_inst/tx_fifo_axis_tdata_reg[11]_i_622_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.833 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.833    core_inst/tx_fifo_axis_tdata_reg[11]_i_617_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.882 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.882    core_inst/tx_fifo_axis_tdata_reg[11]_i_612_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.931 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    31.931    core_inst/tx_fifo_axis_tdata_reg[11]_i_607_n_0
    SLICE_X155Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.980 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    31.980    core_inst/tx_fifo_axis_tdata_reg[11]_i_602_n_0
    SLICE_X155Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.029 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_599/CO[3]
                         net (fo=1, routed)           0.000    32.029    core_inst/tx_fifo_axis_tdata_reg[11]_i_599_n_0
    SLICE_X155Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.104 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_598/CO[1]
                         net (fo=35, routed)          0.481    32.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_598_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    32.703 r  core_inst/tx_fifo_axis_tdata[11]_i_639/O
                         net (fo=1, routed)           0.000    32.703    core_inst/tx_fifo_axis_tdata[11]_i_639_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.960 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.960    core_inst/tx_fifo_axis_tdata_reg[11]_i_590_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.009 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.009    core_inst/tx_fifo_axis_tdata_reg[11]_i_585_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.058 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.058    core_inst/tx_fifo_axis_tdata_reg[11]_i_580_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.107 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.107    core_inst/tx_fifo_axis_tdata_reg[11]_i_575_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.156 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.156    core_inst/tx_fifo_axis_tdata_reg[11]_i_570_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.205 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_565/CO[3]
                         net (fo=1, routed)           0.000    33.205    core_inst/tx_fifo_axis_tdata_reg[11]_i_565_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.254 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_560/CO[3]
                         net (fo=1, routed)           0.000    33.254    core_inst/tx_fifo_axis_tdata_reg[11]_i_560_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.303 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_557/CO[3]
                         net (fo=1, routed)           0.000    33.303    core_inst/tx_fifo_axis_tdata_reg[11]_i_557_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.378 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_556/CO[1]
                         net (fo=35, routed)          0.354    33.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_556_n_2
    SLICE_X159Y411       LUT3 (Prop_lut3_I0_O)        0.118    33.851 r  core_inst/tx_fifo_axis_tdata[11]_i_597/O
                         net (fo=1, routed)           0.000    33.851    core_inst/tx_fifo_axis_tdata[11]_i_597_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.108 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.108    core_inst/tx_fifo_axis_tdata_reg[11]_i_547_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.157 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.157    core_inst/tx_fifo_axis_tdata_reg[11]_i_542_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.206 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.206    core_inst/tx_fifo_axis_tdata_reg[11]_i_537_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.255 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.255    core_inst/tx_fifo_axis_tdata_reg[11]_i_532_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.304 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.304    core_inst/tx_fifo_axis_tdata_reg[11]_i_527_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.353 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    34.353    core_inst/tx_fifo_axis_tdata_reg[11]_i_522_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.402 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.402    core_inst/tx_fifo_axis_tdata_reg[11]_i_517_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.451 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_514/CO[3]
                         net (fo=1, routed)           0.000    34.451    core_inst/tx_fifo_axis_tdata_reg[11]_i_514_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.526 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_513/CO[1]
                         net (fo=35, routed)          0.465    34.991    core_inst/tx_fifo_axis_tdata_reg[11]_i_513_n_2
    SLICE_X158Y411       LUT3 (Prop_lut3_I0_O)        0.118    35.109 r  core_inst/tx_fifo_axis_tdata[11]_i_555/O
                         net (fo=1, routed)           0.000    35.109    core_inst/tx_fifo_axis_tdata[11]_i_555_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.355 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.355    core_inst/tx_fifo_axis_tdata_reg[11]_i_505_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.405 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.405    core_inst/tx_fifo_axis_tdata_reg[11]_i_500_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.455 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.455    core_inst/tx_fifo_axis_tdata_reg[11]_i_495_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.505 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.505    core_inst/tx_fifo_axis_tdata_reg[11]_i_490_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.555 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.555    core_inst/tx_fifo_axis_tdata_reg[11]_i_485_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_480/CO[3]
                         net (fo=1, routed)           0.000    35.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_480_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.655 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_475/CO[3]
                         net (fo=1, routed)           0.000    35.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_475_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.705 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_472/CO[3]
                         net (fo=1, routed)           0.000    35.705    core_inst/tx_fifo_axis_tdata_reg[11]_i_472_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.779 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_471/CO[1]
                         net (fo=35, routed)          0.388    36.166    core_inst/tx_fifo_axis_tdata_reg[11]_i_471_n_2
    SLICE_X157Y414       LUT3 (Prop_lut3_I0_O)        0.120    36.286 r  core_inst/tx_fifo_axis_tdata[11]_i_512/O
                         net (fo=1, routed)           0.000    36.286    core_inst/tx_fifo_axis_tdata[11]_i_512_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_463_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.592 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_458_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_453_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.690 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.690    core_inst/tx_fifo_axis_tdata_reg[11]_i_448_n_0
    SLICE_X157Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.739 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.739    core_inst/tx_fifo_axis_tdata_reg[11]_i_443_n_0
    SLICE_X157Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.788 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.788    core_inst/tx_fifo_axis_tdata_reg[11]_i_438_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.837 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    36.837    core_inst/tx_fifo_axis_tdata_reg[11]_i_433_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.886 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_430/CO[3]
                         net (fo=1, routed)           0.000    36.886    core_inst/tx_fifo_axis_tdata_reg[11]_i_430_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.961 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_429/CO[1]
                         net (fo=35, routed)          0.449    37.410    core_inst/tx_fifo_axis_tdata_reg[11]_i_429_n_2
    SLICE_X154Y415       LUT3 (Prop_lut3_I0_O)        0.118    37.528 r  core_inst/tx_fifo_axis_tdata[11]_i_470/O
                         net (fo=1, routed)           0.000    37.528    core_inst/tx_fifo_axis_tdata[11]_i_470_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    37.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_421/CO[3]
                         net (fo=1, routed)           0.000    37.774    core_inst/tx_fifo_axis_tdata_reg[11]_i_421_n_0
    SLICE_X154Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_416/CO[3]
                         net (fo=1, routed)           0.000    37.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_416_n_0
    SLICE_X154Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_411/CO[3]
                         net (fo=1, routed)           0.000    37.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_411_n_0
    SLICE_X154Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.924 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    37.924    core_inst/tx_fifo_axis_tdata_reg[11]_i_406_n_0
    SLICE_X154Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_401_n_0
    SLICE_X154Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.024 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.024    core_inst/tx_fifo_axis_tdata_reg[11]_i_396_n_0
    SLICE_X154Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_391_n_0
    SLICE_X154Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.124 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_388/CO[3]
                         net (fo=1, routed)           0.000    38.124    core_inst/tx_fifo_axis_tdata_reg[11]_i_388_n_0
    SLICE_X154Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.198 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_387/CO[1]
                         net (fo=35, routed)          0.456    38.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_387_n_2
    SLICE_X155Y416       LUT3 (Prop_lut3_I0_O)        0.120    38.775 r  core_inst/tx_fifo_axis_tdata[11]_i_428/O
                         net (fo=1, routed)           0.000    38.775    core_inst/tx_fifo_axis_tdata[11]_i_428_n_0
    SLICE_X155Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_378/CO[3]
                         net (fo=1, routed)           0.000    39.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_378_n_0
    SLICE_X155Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.081 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_373/CO[3]
                         net (fo=1, routed)           0.000    39.081    core_inst/tx_fifo_axis_tdata_reg[11]_i_373_n_0
    SLICE_X155Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.130 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_368/CO[3]
                         net (fo=1, routed)           0.000    39.130    core_inst/tx_fifo_axis_tdata_reg[11]_i_368_n_0
    SLICE_X155Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.179 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_363/CO[3]
                         net (fo=1, routed)           0.000    39.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_363_n_0
    SLICE_X155Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.228 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_358/CO[3]
                         net (fo=1, routed)           0.000    39.228    core_inst/tx_fifo_axis_tdata_reg[11]_i_358_n_0
    SLICE_X155Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.277 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_353/CO[3]
                         net (fo=1, routed)           0.000    39.277    core_inst/tx_fifo_axis_tdata_reg[11]_i_353_n_0
    SLICE_X155Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.326 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.326    core_inst/tx_fifo_axis_tdata_reg[11]_i_348_n_0
    SLICE_X155Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.375 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_345/CO[3]
                         net (fo=1, routed)           0.000    39.375    core_inst/tx_fifo_axis_tdata_reg[11]_i_345_n_0
    SLICE_X155Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.450 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_344/CO[1]
                         net (fo=35, routed)          0.451    39.901    core_inst/tx_fifo_axis_tdata_reg[11]_i_344_n_2
    SLICE_X156Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_336/CO[3]
                         net (fo=1, routed)           0.000    40.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_336_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.315 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_331/CO[3]
                         net (fo=1, routed)           0.000    40.315    core_inst/tx_fifo_axis_tdata_reg[11]_i_331_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.365 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.365    core_inst/tx_fifo_axis_tdata_reg[11]_i_326_n_0
    SLICE_X156Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.415 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.007    40.421    core_inst/tx_fifo_axis_tdata_reg[11]_i_321_n_0
    SLICE_X156Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.471 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.471    core_inst/tx_fifo_axis_tdata_reg[11]_i_316_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.521    core_inst/tx_fifo_axis_tdata_reg[11]_i_311_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.571 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_306/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_306_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[11]_i_303_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.695 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_302/CO[1]
                         net (fo=35, routed)          0.477    41.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_302_n_2
    SLICE_X157Y424       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.528 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_294/CO[3]
                         net (fo=1, routed)           0.007    41.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_294_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.584 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_289/CO[3]
                         net (fo=1, routed)           0.000    41.584    core_inst/tx_fifo_axis_tdata_reg[11]_i_289_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.633 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    41.633    core_inst/tx_fifo_axis_tdata_reg[11]_i_283_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.682 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    41.682    core_inst/tx_fifo_axis_tdata_reg[11]_i_274_n_0
    SLICE_X157Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.731 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.731    core_inst/tx_fifo_axis_tdata_reg[11]_i_263_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.780 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    41.780    core_inst/tx_fifo_axis_tdata_reg[11]_i_258_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.829 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.829    core_inst/tx_fifo_axis_tdata_reg[11]_i_253_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_250/CO[3]
                         net (fo=1, routed)           0.000    41.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_250_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.953 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_249/CO[1]
                         net (fo=35, routed)          0.341    42.294    core_inst/tx_fifo_axis_tdata_reg[11]_i_249_n_2
    SLICE_X156Y433       LUT3 (Prop_lut3_I0_O)        0.118    42.412 r  core_inst/tx_fifo_axis_tdata[11]_i_297/O
                         net (fo=1, routed)           0.000    42.412    core_inst/tx_fifo_axis_tdata[11]_i_297_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_234/CO[3]
                         net (fo=1, routed)           0.000    42.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_234_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_233/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_233_n_0
    SLICE_X156Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_221/CO[3]
                         net (fo=1, routed)           0.000    42.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_221_n_0
    SLICE_X156Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    42.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_206_n_0
    SLICE_X156Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    42.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_192_n_0
    SLICE_X156Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    42.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_187_n_0
    SLICE_X156Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    42.958    core_inst/tx_fifo_axis_tdata_reg[11]_i_184_n_0
    SLICE_X156Y440       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_183/CO[1]
                         net (fo=35, routed)          0.458    43.490    core_inst/tx_fifo_axis_tdata_reg[11]_i_183_n_2
    SLICE_X155Y433       LUT3 (Prop_lut3_I0_O)        0.120    43.610 r  core_inst/tx_fifo_axis_tdata[11]_i_246/O
                         net (fo=1, routed)           0.000    43.610    core_inst/tx_fifo_axis_tdata[11]_i_246_n_0
    SLICE_X155Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.867 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_166/CO[3]
                         net (fo=1, routed)           0.000    43.867    core_inst/tx_fifo_axis_tdata_reg[11]_i_166_n_0
    SLICE_X155Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.916 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    43.916    core_inst/tx_fifo_axis_tdata_reg[11]_i_161_n_0
    SLICE_X155Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.965 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    43.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_160_n_0
    SLICE_X155Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.014 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    44.014    core_inst/tx_fifo_axis_tdata_reg[11]_i_211_n_0
    SLICE_X155Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.063 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    44.063    core_inst/tx_fifo_axis_tdata_reg[11]_i_138_n_0
    SLICE_X155Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.112 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    44.112    core_inst/tx_fifo_axis_tdata_reg[11]_i_119_n_0
    SLICE_X155Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.161 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.161    core_inst/tx_fifo_axis_tdata_reg[11]_i_108_n_0
    SLICE_X155Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.210 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    44.210    core_inst/tx_fifo_axis_tdata_reg[11]_i_105_n_0
    SLICE_X155Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_104/CO[1]
                         net (fo=35, routed)          0.540    44.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_104_n_2
    SLICE_X153Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.943 r  core_inst/tx_fifo_axis_tdata[11]_i_229/O
                         net (fo=1, routed)           0.000    44.943    core_inst/tx_fifo_axis_tdata[11]_i_229_n_0
    SLICE_X153Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.200 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    45.200    core_inst/tx_fifo_axis_tdata_reg[11]_i_145_n_0
    SLICE_X153Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.249 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    45.249    core_inst/tx_fifo_axis_tdata_reg[11]_i_87_n_0
    SLICE_X153Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.298 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    45.298    core_inst/tx_fifo_axis_tdata_reg[11]_i_86_n_0
    SLICE_X153Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.347 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    45.347    core_inst/tx_fifo_axis_tdata_reg[11]_i_129_n_0
    SLICE_X153Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.396 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.396    core_inst/tx_fifo_axis_tdata_reg[11]_i_124_n_0
    SLICE_X153Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.445 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.445    core_inst/tx_fifo_axis_tdata_reg[11]_i_63_n_0
    SLICE_X153Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.494 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.494    core_inst/tx_fifo_axis_tdata_reg[11]_i_49_n_0
    SLICE_X153Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_45_n_0
    SLICE_X153Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.618 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_44/CO[1]
                         net (fo=35, routed)          0.518    46.136    core_inst/tx_fifo_axis_tdata_reg[11]_i_44_n_2
    SLICE_X154Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.254 r  core_inst/tx_fifo_axis_tdata[11]_i_149/O
                         net (fo=1, routed)           0.000    46.254    core_inst/tx_fifo_axis_tdata[11]_i_149_n_0
    SLICE_X154Y436       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.500 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.500    core_inst/tx_fifo_axis_tdata_reg[11]_i_70_n_0
    SLICE_X154Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.550 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.550    core_inst/tx_fifo_axis_tdata_reg[11]_i_85_n_0
    SLICE_X154Y438       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.697 f  core_inst/tx_fifo_axis_tdata_reg[11]_i_35/O[3]
                         net (fo=6, routed)           0.325    47.022    core_inst/tx_fifo_axis_tdata_reg[11]_i_35_n_4
    SLICE_X150Y438       LUT4 (Prop_lut4_I1_O)        0.120    47.142 f  core_inst/tx_fifo_axis_tdata[11]_i_273/O
                         net (fo=2, routed)           0.426    47.568    core_inst/tx_fifo_axis_tdata[11]_i_273_n_0
    SLICE_X152Y438       LUT6 (Prop_lut6_I5_O)        0.043    47.611 r  core_inst/tx_fifo_axis_tdata[11]_i_202/O
                         net (fo=3, routed)           0.419    48.029    core_inst/tx_fifo_axis_tdata[11]_i_202_n_0
    SLICE_X152Y437       LUT6 (Prop_lut6_I5_O)        0.043    48.072 f  core_inst/tx_fifo_axis_tdata[11]_i_115/O
                         net (fo=8, routed)           0.249    48.322    core_inst/tx_fifo_axis_tdata[11]_i_115_n_0
    SLICE_X150Y437       LUT6 (Prop_lut6_I4_O)        0.043    48.365 r  core_inst/tx_fifo_axis_tdata[11]_i_68/O
                         net (fo=2, routed)           0.461    48.826    core_inst/tx_fifo_axis_tdata[11]_i_68_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.869 r  core_inst/tx_fifo_axis_tdata[11]_i_42/O
                         net (fo=1, routed)           0.434    49.303    core_inst/tx_fifo_axis_tdata[11]_i_42_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    49.346 r  core_inst/tx_fifo_axis_tdata[11]_i_15/O
                         net (fo=1, routed)           0.409    49.756    core_inst/tx_fifo_axis_tdata[11]_i_15_n_0
    SLICE_X159Y440       LUT6 (Prop_lut6_I5_O)        0.043    49.799 r  core_inst/tx_fifo_axis_tdata[11]_i_6/O
                         net (fo=10, routed)          0.300    50.099    core_inst/tx_fifo_axis_tdata[11]_i_6_n_0
    SLICE_X159Y442       LUT5 (Prop_lut5_I0_O)        0.043    50.142 f  core_inst/tx_fifo_axis_tdata[63]_i_6/O
                         net (fo=3, routed)           0.297    50.439    core_inst/tx_fifo_axis_tdata[63]_i_6_n_0
    SLICE_X159Y442       LUT6 (Prop_lut6_I3_O)        0.043    50.482 r  core_inst/tx_fifo_axis_tdata[63]_i_3/O
                         net (fo=39, routed)          0.369    50.850    core_inst/tx_fifo_axis_tdata[63]_i_3_n_0
    SLICE_X157Y444       LUT4 (Prop_lut4_I3_O)        0.043    50.893 r  core_inst/tx_fifo_axis_tdata[39]_i_1/O
                         net (fo=1, routed)           0.000    50.893    core_inst/tx_fifo_axis_tdata[39]_i_1_n_0
    SLICE_X157Y444       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.317    11.153    core_inst/coreclk_out
    SLICE_X157Y444       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[39]/C
                         clock pessimism              1.194    12.347    
                         clock uncertainty           -0.035    12.311    
    SLICE_X157Y444       FDRE (Setup_fdre_C_D)        0.033    12.344    core_inst/tx_fifo_axis_tdata_reg[39]
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -50.893    
  -------------------------------------------------------------------
                         slack                                -38.549    

Slack (VIOLATED) :        -38.542ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.912ns  (logic 26.474ns (58.946%)  route 18.438ns (41.054%))
  Logic Levels:           324  (CARRY4=289 LUT2=1 LUT3=24 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 11.154 - 6.400 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.505     5.975    core_inst/coreclk_out
    SLICE_X156Y360       FDRE                                         r  core_inst/pkt_n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y360       FDRE (Prop_fdre_C_Q)         0.254     6.229 r  core_inst/pkt_n_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     6.380    core_inst/pkt_n_reg_reg[1]
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.294     6.674 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000     6.674    core_inst/tx_fifo_axis_tdata_reg[11]_i_226_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.723 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     6.723    core_inst/tx_fifo_axis_tdata_reg[11]_i_383_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.772 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_552/CO[3]
                         net (fo=1, routed)           0.000     6.772    core_inst/tx_fifo_axis_tdata_reg[11]_i_552_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.821 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000     6.821    core_inst/tx_fifo_axis_tdata_reg[11]_i_721_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.870 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000     6.870    core_inst/tx_fifo_axis_tdata_reg[11]_i_890_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.919 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1059/CO[3]
                         net (fo=1, routed)           0.000     6.919    core_inst/tx_fifo_axis_tdata_reg[11]_i_1059_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.968 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1228/CO[3]
                         net (fo=1, routed)           0.000     6.968    core_inst/tx_fifo_axis_tdata_reg[11]_i_1228_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.075 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1397/O[2]
                         net (fo=2, routed)           0.227     7.302    core_inst/p_0_in__0[31]
    SLICE_X156Y368       LUT2 (Prop_lut2_I1_O)        0.118     7.420 r  core_inst/tx_fifo_axis_tdata[11]_i_1505/O
                         net (fo=1, routed)           0.000     7.420    core_inst/tx_fifo_axis_tdata[11]_i_1505_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_1435_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_1430_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     7.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_1425_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     7.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_1420_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_1415_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1410/CO[3]
                         net (fo=1, routed)           0.000     7.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_1410_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1405/CO[3]
                         net (fo=1, routed)           0.007     7.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_1405_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.015 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     8.015    core_inst/tx_fifo_axis_tdata_reg[11]_i_1402_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.137 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1401/CO[0]
                         net (fo=35, routed)          0.523     8.659    core_inst/tx_fifo_axis_tdata_reg[11]_i_1401_n_3
    SLICE_X154Y368       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     9.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_1392_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.082 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.082    core_inst/tx_fifo_axis_tdata_reg[11]_i_1387_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.132 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.132    core_inst/tx_fifo_axis_tdata_reg[11]_i_1382_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.182 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.182    core_inst/tx_fifo_axis_tdata_reg[11]_i_1377_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.232 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.232    core_inst/tx_fifo_axis_tdata_reg[11]_i_1372_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.282 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     9.282    core_inst/tx_fifo_axis_tdata_reg[11]_i_1367_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.332 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1362/CO[3]
                         net (fo=1, routed)           0.007     9.339    core_inst/tx_fifo_axis_tdata_reg[11]_i_1362_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1359/CO[3]
                         net (fo=1, routed)           0.000     9.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1359_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.463 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1358/CO[1]
                         net (fo=35, routed)          0.451     9.914    core_inst/tx_fifo_axis_tdata_reg[11]_i_1358_n_2
    SLICE_X155Y368       LUT3 (Prop_lut3_I0_O)        0.120    10.034 r  core_inst/tx_fifo_axis_tdata[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.034    core_inst/tx_fifo_axis_tdata[11]_i_1400_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.291 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.291    core_inst/tx_fifo_axis_tdata_reg[11]_i_1350_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.340    core_inst/tx_fifo_axis_tdata_reg[11]_i_1345_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1340_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.438 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.438    core_inst/tx_fifo_axis_tdata_reg[11]_i_1335_n_0
    SLICE_X155Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.487 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.487    core_inst/tx_fifo_axis_tdata_reg[11]_i_1330_n_0
    SLICE_X155Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    10.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_1325_n_0
    SLICE_X155Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1320/CO[3]
                         net (fo=1, routed)           0.007    10.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_1320_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1317/CO[3]
                         net (fo=1, routed)           0.000    10.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_1317_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.716 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1316/CO[1]
                         net (fo=35, routed)          0.551    11.267    core_inst/tx_fifo_axis_tdata_reg[11]_i_1316_n_2
    SLICE_X157Y368       LUT3 (Prop_lut3_I0_O)        0.118    11.385 r  core_inst/tx_fifo_axis_tdata[11]_i_1357/O
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata[11]_i_1357_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.642 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.642    core_inst/tx_fifo_axis_tdata_reg[11]_i_1308_n_0
    SLICE_X157Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.691 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.691    core_inst/tx_fifo_axis_tdata_reg[11]_i_1303_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.740 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.740    core_inst/tx_fifo_axis_tdata_reg[11]_i_1298_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.789 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.789    core_inst/tx_fifo_axis_tdata_reg[11]_i_1293_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.838 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.838    core_inst/tx_fifo_axis_tdata_reg[11]_i_1288_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.887 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    11.887    core_inst/tx_fifo_axis_tdata_reg[11]_i_1283_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.936 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1278/CO[3]
                         net (fo=1, routed)           0.007    11.943    core_inst/tx_fifo_axis_tdata_reg[11]_i_1278_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.992 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1275/CO[3]
                         net (fo=1, routed)           0.000    11.992    core_inst/tx_fifo_axis_tdata_reg[11]_i_1275_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.067 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1274/CO[1]
                         net (fo=35, routed)          0.504    12.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_1274_n_2
    SLICE_X159Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    12.925 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    12.925    core_inst/tx_fifo_axis_tdata_reg[11]_i_1266_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    12.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_1261_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.023 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.023    core_inst/tx_fifo_axis_tdata_reg[11]_i_1256_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.072 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.072    core_inst/tx_fifo_axis_tdata_reg[11]_i_1251_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.121 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.121    core_inst/tx_fifo_axis_tdata_reg[11]_i_1246_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.170 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1241/CO[3]
                         net (fo=1, routed)           0.007    13.177    core_inst/tx_fifo_axis_tdata_reg[11]_i_1241_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.226 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    13.226    core_inst/tx_fifo_axis_tdata_reg[11]_i_1236_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.275 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    13.275    core_inst/tx_fifo_axis_tdata_reg[11]_i_1233_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.350 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1232/CO[1]
                         net (fo=35, routed)          0.320    13.670    core_inst/tx_fifo_axis_tdata_reg[11]_i_1232_n_2
    SLICE_X158Y375       LUT3 (Prop_lut3_I0_O)        0.118    13.788 r  core_inst/tx_fifo_axis_tdata[11]_i_1273/O
                         net (fo=1, routed)           0.000    13.788    core_inst/tx_fifo_axis_tdata[11]_i_1273_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.034 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.034    core_inst/tx_fifo_axis_tdata_reg[11]_i_1223_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.084 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.084    core_inst/tx_fifo_axis_tdata_reg[11]_i_1218_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.134 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.134    core_inst/tx_fifo_axis_tdata_reg[11]_i_1213_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.184 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.184    core_inst/tx_fifo_axis_tdata_reg[11]_i_1208_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.234 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.234    core_inst/tx_fifo_axis_tdata_reg[11]_i_1203_n_0
    SLICE_X158Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.284 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    14.284    core_inst/tx_fifo_axis_tdata_reg[11]_i_1198_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.334 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    14.334    core_inst/tx_fifo_axis_tdata_reg[11]_i_1193_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.384 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    14.384    core_inst/tx_fifo_axis_tdata_reg[11]_i_1190_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1189/CO[1]
                         net (fo=35, routed)          0.428    14.885    core_inst/tx_fifo_axis_tdata_reg[11]_i_1189_n_2
    SLICE_X157Y377       LUT3 (Prop_lut3_I0_O)        0.120    15.005 r  core_inst/tx_fifo_axis_tdata[11]_i_1231/O
                         net (fo=1, routed)           0.000    15.005    core_inst/tx_fifo_axis_tdata[11]_i_1231_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    15.262 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.262    core_inst/tx_fifo_axis_tdata_reg[11]_i_1181_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.311 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.311    core_inst/tx_fifo_axis_tdata_reg[11]_i_1176_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.360 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.360    core_inst/tx_fifo_axis_tdata_reg[11]_i_1171_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.409 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.409    core_inst/tx_fifo_axis_tdata_reg[11]_i_1166_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.458    core_inst/tx_fifo_axis_tdata_reg[11]_i_1161_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.507 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    15.507    core_inst/tx_fifo_axis_tdata_reg[11]_i_1156_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.556 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    15.556    core_inst/tx_fifo_axis_tdata_reg[11]_i_1151_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    15.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_1148_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.680 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1147/CO[1]
                         net (fo=35, routed)          0.499    16.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_1147_n_2
    SLICE_X156Y379       LUT3 (Prop_lut3_I0_O)        0.118    16.297 r  core_inst/tx_fifo_axis_tdata[11]_i_1188/O
                         net (fo=1, routed)           0.000    16.297    core_inst/tx_fifo_axis_tdata[11]_i_1188_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_1139_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.593    core_inst/tx_fifo_axis_tdata_reg[11]_i_1134_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.643 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.643    core_inst/tx_fifo_axis_tdata_reg[11]_i_1129_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.693 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.693    core_inst/tx_fifo_axis_tdata_reg[11]_i_1124_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.743 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    16.743    core_inst/tx_fifo_axis_tdata_reg[11]_i_1119_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.793 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    16.793    core_inst/tx_fifo_axis_tdata_reg[11]_i_1114_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.843 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    16.843    core_inst/tx_fifo_axis_tdata_reg[11]_i_1109_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.893 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    16.893    core_inst/tx_fifo_axis_tdata_reg[11]_i_1106_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.967 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1105/CO[1]
                         net (fo=35, routed)          0.502    17.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_1105_n_2
    SLICE_X155Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    17.825 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    17.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_1097_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    17.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_1092_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.923 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.923    core_inst/tx_fifo_axis_tdata_reg[11]_i_1087_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.972 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    17.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1082_n_0
    SLICE_X155Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.021 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.021    core_inst/tx_fifo_axis_tdata_reg[11]_i_1077_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.070 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    18.070    core_inst/tx_fifo_axis_tdata_reg[11]_i_1072_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.119 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    18.119    core_inst/tx_fifo_axis_tdata_reg[11]_i_1067_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.168 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    18.168    core_inst/tx_fifo_axis_tdata_reg[11]_i_1064_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.243 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1063/CO[1]
                         net (fo=35, routed)          0.506    18.749    core_inst/tx_fifo_axis_tdata_reg[11]_i_1063_n_2
    SLICE_X159Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    19.103 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.103    core_inst/tx_fifo_axis_tdata_reg[11]_i_1054_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.152 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.152    core_inst/tx_fifo_axis_tdata_reg[11]_i_1049_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.201 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.201    core_inst/tx_fifo_axis_tdata_reg[11]_i_1044_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.250 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_1039_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.299 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.299    core_inst/tx_fifo_axis_tdata_reg[11]_i_1034_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.348 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    19.348    core_inst/tx_fifo_axis_tdata_reg[11]_i_1029_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.397 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    19.397    core_inst/tx_fifo_axis_tdata_reg[11]_i_1024_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.446 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1021/CO[3]
                         net (fo=1, routed)           0.000    19.446    core_inst/tx_fifo_axis_tdata_reg[11]_i_1021_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1020/CO[1]
                         net (fo=35, routed)          0.451    19.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1020_n_2
    SLICE_X158Y385       LUT3 (Prop_lut3_I0_O)        0.118    20.090 r  core_inst/tx_fifo_axis_tdata[11]_i_1062/O
                         net (fo=1, routed)           0.000    20.090    core_inst/tx_fifo_axis_tdata[11]_i_1062_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.336 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    20.336    core_inst/tx_fifo_axis_tdata_reg[11]_i_1012_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.386 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.386    core_inst/tx_fifo_axis_tdata_reg[11]_i_1007_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.436 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.436    core_inst/tx_fifo_axis_tdata_reg[11]_i_1002_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.486 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.486    core_inst/tx_fifo_axis_tdata_reg[11]_i_997_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_992_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.586 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000    20.586    core_inst/tx_fifo_axis_tdata_reg[11]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.636 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    20.636    core_inst/tx_fifo_axis_tdata_reg[11]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_979/CO[3]
                         net (fo=1, routed)           0.000    20.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_979_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.760 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_978/CO[1]
                         net (fo=35, routed)          0.498    21.258    core_inst/tx_fifo_axis_tdata_reg[11]_i_978_n_2
    SLICE_X157Y386       LUT3 (Prop_lut3_I0_O)        0.120    21.378 r  core_inst/tx_fifo_axis_tdata[11]_i_1019/O
                         net (fo=1, routed)           0.000    21.378    core_inst/tx_fifo_axis_tdata[11]_i_1019_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    21.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_970_n_0
    SLICE_X157Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.684 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.684    core_inst/tx_fifo_axis_tdata_reg[11]_i_965_n_0
    SLICE_X157Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.733 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_960/CO[3]
                         net (fo=1, routed)           0.000    21.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_960_n_0
    SLICE_X157Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.782 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_955/CO[3]
                         net (fo=1, routed)           0.000    21.782    core_inst/tx_fifo_axis_tdata_reg[11]_i_955_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.831 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_950/CO[3]
                         net (fo=1, routed)           0.000    21.831    core_inst/tx_fifo_axis_tdata_reg[11]_i_950_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.880 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.880    core_inst/tx_fifo_axis_tdata_reg[11]_i_945_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.929 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_940/CO[3]
                         net (fo=1, routed)           0.000    21.929    core_inst/tx_fifo_axis_tdata_reg[11]_i_940_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.978 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_937/CO[3]
                         net (fo=1, routed)           0.000    21.978    core_inst/tx_fifo_axis_tdata_reg[11]_i_937_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.053 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_936/CO[1]
                         net (fo=35, routed)          0.450    22.503    core_inst/tx_fifo_axis_tdata_reg[11]_i_936_n_2
    SLICE_X155Y390       LUT3 (Prop_lut3_I0_O)        0.118    22.621 r  core_inst/tx_fifo_axis_tdata[11]_i_977/O
                         net (fo=1, routed)           0.000    22.621    core_inst/tx_fifo_axis_tdata[11]_i_977_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    22.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_928_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.927 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_923/CO[3]
                         net (fo=1, routed)           0.000    22.927    core_inst/tx_fifo_axis_tdata_reg[11]_i_923_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.976 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_918/CO[3]
                         net (fo=1, routed)           0.000    22.976    core_inst/tx_fifo_axis_tdata_reg[11]_i_918_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.025 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.025    core_inst/tx_fifo_axis_tdata_reg[11]_i_913_n_0
    SLICE_X155Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_908_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.123 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    23.123    core_inst/tx_fifo_axis_tdata_reg[11]_i_903_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.172 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_898/CO[3]
                         net (fo=1, routed)           0.000    23.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_898_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.221 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_895/CO[3]
                         net (fo=1, routed)           0.000    23.221    core_inst/tx_fifo_axis_tdata_reg[11]_i_895_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.296 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_894/CO[1]
                         net (fo=35, routed)          0.475    23.771    core_inst/tx_fifo_axis_tdata_reg[11]_i_894_n_2
    SLICE_X154Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.889 r  core_inst/tx_fifo_axis_tdata[11]_i_935/O
                         net (fo=1, routed)           0.000    23.889    core_inst/tx_fifo_axis_tdata[11]_i_935_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.135 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.135    core_inst/tx_fifo_axis_tdata_reg[11]_i_885_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.185 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.185    core_inst/tx_fifo_axis_tdata_reg[11]_i_880_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.235 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[11]_i_875_n_0
    SLICE_X154Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.285    core_inst/tx_fifo_axis_tdata_reg[11]_i_870_n_0
    SLICE_X154Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.335 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.335    core_inst/tx_fifo_axis_tdata_reg[11]_i_865_n_0
    SLICE_X154Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    24.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_860_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_855/CO[3]
                         net (fo=1, routed)           0.000    24.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_855_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    24.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_852_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.559 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_851/CO[1]
                         net (fo=35, routed)          0.461    25.019    core_inst/tx_fifo_axis_tdata_reg[11]_i_851_n_2
    SLICE_X156Y393       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    25.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_843_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_838_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_833_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.535 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_828_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_823_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_818/CO[3]
                         net (fo=1, routed)           0.000    25.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_818_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.685 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_813/CO[3]
                         net (fo=1, routed)           0.001    25.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_813_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.736 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    25.736    core_inst/tx_fifo_axis_tdata_reg[11]_i_810_n_0
    SLICE_X156Y401       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.810 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_809/CO[1]
                         net (fo=35, routed)          0.440    26.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_809_n_2
    SLICE_X157Y396       LUT3 (Prop_lut3_I0_O)        0.120    26.370 r  core_inst/tx_fifo_axis_tdata[11]_i_850/O
                         net (fo=1, routed)           0.000    26.370    core_inst/tx_fifo_axis_tdata[11]_i_850_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.627 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.627    core_inst/tx_fifo_axis_tdata_reg[11]_i_801_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.676 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.676    core_inst/tx_fifo_axis_tdata_reg[11]_i_796_n_0
    SLICE_X157Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.725 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.725    core_inst/tx_fifo_axis_tdata_reg[11]_i_791_n_0
    SLICE_X157Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_786/CO[3]
                         net (fo=1, routed)           0.001    26.775    core_inst/tx_fifo_axis_tdata_reg[11]_i_786_n_0
    SLICE_X157Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_781_n_0
    SLICE_X157Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.873 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_776/CO[3]
                         net (fo=1, routed)           0.000    26.873    core_inst/tx_fifo_axis_tdata_reg[11]_i_776_n_0
    SLICE_X157Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.922 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_771/CO[3]
                         net (fo=1, routed)           0.000    26.922    core_inst/tx_fifo_axis_tdata_reg[11]_i_771_n_0
    SLICE_X157Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.971 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_768/CO[3]
                         net (fo=1, routed)           0.000    26.971    core_inst/tx_fifo_axis_tdata_reg[11]_i_768_n_0
    SLICE_X157Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.046 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_767/CO[1]
                         net (fo=35, routed)          0.501    27.546    core_inst/tx_fifo_axis_tdata_reg[11]_i_767_n_2
    SLICE_X159Y397       LUT3 (Prop_lut3_I0_O)        0.118    27.664 r  core_inst/tx_fifo_axis_tdata[11]_i_808/O
                         net (fo=1, routed)           0.000    27.664    core_inst/tx_fifo_axis_tdata[11]_i_808_n_0
    SLICE_X159Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.921 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.921    core_inst/tx_fifo_axis_tdata_reg[11]_i_759_n_0
    SLICE_X159Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.970 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.970    core_inst/tx_fifo_axis_tdata_reg[11]_i_754_n_0
    SLICE_X159Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.019 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_749/CO[3]
                         net (fo=1, routed)           0.001    28.020    core_inst/tx_fifo_axis_tdata_reg[11]_i_749_n_0
    SLICE_X159Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.069 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.069    core_inst/tx_fifo_axis_tdata_reg[11]_i_744_n_0
    SLICE_X159Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.118 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.118    core_inst/tx_fifo_axis_tdata_reg[11]_i_739_n_0
    SLICE_X159Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.167 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.167    core_inst/tx_fifo_axis_tdata_reg[11]_i_734_n_0
    SLICE_X159Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.216 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_729/CO[3]
                         net (fo=1, routed)           0.000    28.216    core_inst/tx_fifo_axis_tdata_reg[11]_i_729_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_726_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_725/CO[1]
                         net (fo=35, routed)          0.465    28.805    core_inst/tx_fifo_axis_tdata_reg[11]_i_725_n_2
    SLICE_X158Y400       LUT3 (Prop_lut3_I0_O)        0.118    28.923 r  core_inst/tx_fifo_axis_tdata[11]_i_766/O
                         net (fo=1, routed)           0.000    28.923    core_inst/tx_fifo_axis_tdata[11]_i_766_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    29.169 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.169    core_inst/tx_fifo_axis_tdata_reg[11]_i_716_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.219 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.219    core_inst/tx_fifo_axis_tdata_reg[11]_i_711_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.269 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.269    core_inst/tx_fifo_axis_tdata_reg[11]_i_706_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.319 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.319    core_inst/tx_fifo_axis_tdata_reg[11]_i_701_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.369 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.369    core_inst/tx_fifo_axis_tdata_reg[11]_i_696_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.419 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_691/CO[3]
                         net (fo=1, routed)           0.000    29.419    core_inst/tx_fifo_axis_tdata_reg[11]_i_691_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.469 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_686/CO[3]
                         net (fo=1, routed)           0.000    29.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_686_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.519 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_683/CO[3]
                         net (fo=1, routed)           0.000    29.519    core_inst/tx_fifo_axis_tdata_reg[11]_i_683_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_682/CO[1]
                         net (fo=35, routed)          0.495    30.088    core_inst/tx_fifo_axis_tdata_reg[11]_i_682_n_2
    SLICE_X156Y402       LUT3 (Prop_lut3_I0_O)        0.120    30.208 r  core_inst/tx_fifo_axis_tdata[11]_i_724/O
                         net (fo=1, routed)           0.000    30.208    core_inst/tx_fifo_axis_tdata[11]_i_724_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.454 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.454    core_inst/tx_fifo_axis_tdata_reg[11]_i_674_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.504 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[11]_i_669_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_664/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[11]_i_664_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[11]_i_659_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.654    core_inst/tx_fifo_axis_tdata_reg[11]_i_654_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.704 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_649/CO[3]
                         net (fo=1, routed)           0.000    30.704    core_inst/tx_fifo_axis_tdata_reg[11]_i_649_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.754 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_644/CO[3]
                         net (fo=1, routed)           0.000    30.754    core_inst/tx_fifo_axis_tdata_reg[11]_i_644_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.804 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_641/CO[3]
                         net (fo=1, routed)           0.000    30.804    core_inst/tx_fifo_axis_tdata_reg[11]_i_641_n_0
    SLICE_X156Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_640/CO[1]
                         net (fo=35, routed)          0.432    31.309    core_inst/tx_fifo_axis_tdata_reg[11]_i_640_n_2
    SLICE_X155Y406       LUT3 (Prop_lut3_I0_O)        0.120    31.429 r  core_inst/tx_fifo_axis_tdata[11]_i_681/O
                         net (fo=1, routed)           0.000    31.429    core_inst/tx_fifo_axis_tdata[11]_i_681_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_632_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.735 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.735    core_inst/tx_fifo_axis_tdata_reg[11]_i_627_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.784 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_622/CO[3]
                         net (fo=1, routed)           0.000    31.784    core_inst/tx_fifo_axis_tdata_reg[11]_i_622_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.833 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.833    core_inst/tx_fifo_axis_tdata_reg[11]_i_617_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.882 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.882    core_inst/tx_fifo_axis_tdata_reg[11]_i_612_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.931 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    31.931    core_inst/tx_fifo_axis_tdata_reg[11]_i_607_n_0
    SLICE_X155Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.980 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    31.980    core_inst/tx_fifo_axis_tdata_reg[11]_i_602_n_0
    SLICE_X155Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.029 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_599/CO[3]
                         net (fo=1, routed)           0.000    32.029    core_inst/tx_fifo_axis_tdata_reg[11]_i_599_n_0
    SLICE_X155Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.104 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_598/CO[1]
                         net (fo=35, routed)          0.481    32.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_598_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    32.703 r  core_inst/tx_fifo_axis_tdata[11]_i_639/O
                         net (fo=1, routed)           0.000    32.703    core_inst/tx_fifo_axis_tdata[11]_i_639_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.960 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.960    core_inst/tx_fifo_axis_tdata_reg[11]_i_590_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.009 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.009    core_inst/tx_fifo_axis_tdata_reg[11]_i_585_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.058 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.058    core_inst/tx_fifo_axis_tdata_reg[11]_i_580_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.107 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.107    core_inst/tx_fifo_axis_tdata_reg[11]_i_575_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.156 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.156    core_inst/tx_fifo_axis_tdata_reg[11]_i_570_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.205 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_565/CO[3]
                         net (fo=1, routed)           0.000    33.205    core_inst/tx_fifo_axis_tdata_reg[11]_i_565_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.254 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_560/CO[3]
                         net (fo=1, routed)           0.000    33.254    core_inst/tx_fifo_axis_tdata_reg[11]_i_560_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.303 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_557/CO[3]
                         net (fo=1, routed)           0.000    33.303    core_inst/tx_fifo_axis_tdata_reg[11]_i_557_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.378 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_556/CO[1]
                         net (fo=35, routed)          0.354    33.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_556_n_2
    SLICE_X159Y411       LUT3 (Prop_lut3_I0_O)        0.118    33.851 r  core_inst/tx_fifo_axis_tdata[11]_i_597/O
                         net (fo=1, routed)           0.000    33.851    core_inst/tx_fifo_axis_tdata[11]_i_597_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.108 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.108    core_inst/tx_fifo_axis_tdata_reg[11]_i_547_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.157 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.157    core_inst/tx_fifo_axis_tdata_reg[11]_i_542_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.206 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.206    core_inst/tx_fifo_axis_tdata_reg[11]_i_537_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.255 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.255    core_inst/tx_fifo_axis_tdata_reg[11]_i_532_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.304 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.304    core_inst/tx_fifo_axis_tdata_reg[11]_i_527_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.353 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    34.353    core_inst/tx_fifo_axis_tdata_reg[11]_i_522_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.402 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.402    core_inst/tx_fifo_axis_tdata_reg[11]_i_517_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.451 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_514/CO[3]
                         net (fo=1, routed)           0.000    34.451    core_inst/tx_fifo_axis_tdata_reg[11]_i_514_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.526 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_513/CO[1]
                         net (fo=35, routed)          0.465    34.991    core_inst/tx_fifo_axis_tdata_reg[11]_i_513_n_2
    SLICE_X158Y411       LUT3 (Prop_lut3_I0_O)        0.118    35.109 r  core_inst/tx_fifo_axis_tdata[11]_i_555/O
                         net (fo=1, routed)           0.000    35.109    core_inst/tx_fifo_axis_tdata[11]_i_555_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.355 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.355    core_inst/tx_fifo_axis_tdata_reg[11]_i_505_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.405 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.405    core_inst/tx_fifo_axis_tdata_reg[11]_i_500_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.455 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.455    core_inst/tx_fifo_axis_tdata_reg[11]_i_495_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.505 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.505    core_inst/tx_fifo_axis_tdata_reg[11]_i_490_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.555 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.555    core_inst/tx_fifo_axis_tdata_reg[11]_i_485_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_480/CO[3]
                         net (fo=1, routed)           0.000    35.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_480_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.655 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_475/CO[3]
                         net (fo=1, routed)           0.000    35.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_475_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.705 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_472/CO[3]
                         net (fo=1, routed)           0.000    35.705    core_inst/tx_fifo_axis_tdata_reg[11]_i_472_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.779 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_471/CO[1]
                         net (fo=35, routed)          0.388    36.166    core_inst/tx_fifo_axis_tdata_reg[11]_i_471_n_2
    SLICE_X157Y414       LUT3 (Prop_lut3_I0_O)        0.120    36.286 r  core_inst/tx_fifo_axis_tdata[11]_i_512/O
                         net (fo=1, routed)           0.000    36.286    core_inst/tx_fifo_axis_tdata[11]_i_512_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_463_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.592 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_458_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_453_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.690 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.690    core_inst/tx_fifo_axis_tdata_reg[11]_i_448_n_0
    SLICE_X157Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.739 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.739    core_inst/tx_fifo_axis_tdata_reg[11]_i_443_n_0
    SLICE_X157Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.788 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.788    core_inst/tx_fifo_axis_tdata_reg[11]_i_438_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.837 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    36.837    core_inst/tx_fifo_axis_tdata_reg[11]_i_433_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.886 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_430/CO[3]
                         net (fo=1, routed)           0.000    36.886    core_inst/tx_fifo_axis_tdata_reg[11]_i_430_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.961 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_429/CO[1]
                         net (fo=35, routed)          0.449    37.410    core_inst/tx_fifo_axis_tdata_reg[11]_i_429_n_2
    SLICE_X154Y415       LUT3 (Prop_lut3_I0_O)        0.118    37.528 r  core_inst/tx_fifo_axis_tdata[11]_i_470/O
                         net (fo=1, routed)           0.000    37.528    core_inst/tx_fifo_axis_tdata[11]_i_470_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    37.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_421/CO[3]
                         net (fo=1, routed)           0.000    37.774    core_inst/tx_fifo_axis_tdata_reg[11]_i_421_n_0
    SLICE_X154Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_416/CO[3]
                         net (fo=1, routed)           0.000    37.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_416_n_0
    SLICE_X154Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_411/CO[3]
                         net (fo=1, routed)           0.000    37.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_411_n_0
    SLICE_X154Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.924 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    37.924    core_inst/tx_fifo_axis_tdata_reg[11]_i_406_n_0
    SLICE_X154Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_401_n_0
    SLICE_X154Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.024 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.024    core_inst/tx_fifo_axis_tdata_reg[11]_i_396_n_0
    SLICE_X154Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_391_n_0
    SLICE_X154Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.124 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_388/CO[3]
                         net (fo=1, routed)           0.000    38.124    core_inst/tx_fifo_axis_tdata_reg[11]_i_388_n_0
    SLICE_X154Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.198 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_387/CO[1]
                         net (fo=35, routed)          0.456    38.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_387_n_2
    SLICE_X155Y416       LUT3 (Prop_lut3_I0_O)        0.120    38.775 r  core_inst/tx_fifo_axis_tdata[11]_i_428/O
                         net (fo=1, routed)           0.000    38.775    core_inst/tx_fifo_axis_tdata[11]_i_428_n_0
    SLICE_X155Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_378/CO[3]
                         net (fo=1, routed)           0.000    39.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_378_n_0
    SLICE_X155Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.081 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_373/CO[3]
                         net (fo=1, routed)           0.000    39.081    core_inst/tx_fifo_axis_tdata_reg[11]_i_373_n_0
    SLICE_X155Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.130 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_368/CO[3]
                         net (fo=1, routed)           0.000    39.130    core_inst/tx_fifo_axis_tdata_reg[11]_i_368_n_0
    SLICE_X155Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.179 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_363/CO[3]
                         net (fo=1, routed)           0.000    39.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_363_n_0
    SLICE_X155Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.228 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_358/CO[3]
                         net (fo=1, routed)           0.000    39.228    core_inst/tx_fifo_axis_tdata_reg[11]_i_358_n_0
    SLICE_X155Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.277 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_353/CO[3]
                         net (fo=1, routed)           0.000    39.277    core_inst/tx_fifo_axis_tdata_reg[11]_i_353_n_0
    SLICE_X155Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.326 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.326    core_inst/tx_fifo_axis_tdata_reg[11]_i_348_n_0
    SLICE_X155Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.375 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_345/CO[3]
                         net (fo=1, routed)           0.000    39.375    core_inst/tx_fifo_axis_tdata_reg[11]_i_345_n_0
    SLICE_X155Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.450 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_344/CO[1]
                         net (fo=35, routed)          0.451    39.901    core_inst/tx_fifo_axis_tdata_reg[11]_i_344_n_2
    SLICE_X156Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_336/CO[3]
                         net (fo=1, routed)           0.000    40.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_336_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.315 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_331/CO[3]
                         net (fo=1, routed)           0.000    40.315    core_inst/tx_fifo_axis_tdata_reg[11]_i_331_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.365 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.365    core_inst/tx_fifo_axis_tdata_reg[11]_i_326_n_0
    SLICE_X156Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.415 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.007    40.421    core_inst/tx_fifo_axis_tdata_reg[11]_i_321_n_0
    SLICE_X156Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.471 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.471    core_inst/tx_fifo_axis_tdata_reg[11]_i_316_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.521    core_inst/tx_fifo_axis_tdata_reg[11]_i_311_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.571 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_306/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_306_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[11]_i_303_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.695 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_302/CO[1]
                         net (fo=35, routed)          0.477    41.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_302_n_2
    SLICE_X157Y424       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.528 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_294/CO[3]
                         net (fo=1, routed)           0.007    41.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_294_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.584 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_289/CO[3]
                         net (fo=1, routed)           0.000    41.584    core_inst/tx_fifo_axis_tdata_reg[11]_i_289_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.633 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    41.633    core_inst/tx_fifo_axis_tdata_reg[11]_i_283_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.682 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    41.682    core_inst/tx_fifo_axis_tdata_reg[11]_i_274_n_0
    SLICE_X157Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.731 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.731    core_inst/tx_fifo_axis_tdata_reg[11]_i_263_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.780 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    41.780    core_inst/tx_fifo_axis_tdata_reg[11]_i_258_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.829 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.829    core_inst/tx_fifo_axis_tdata_reg[11]_i_253_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_250/CO[3]
                         net (fo=1, routed)           0.000    41.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_250_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.953 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_249/CO[1]
                         net (fo=35, routed)          0.341    42.294    core_inst/tx_fifo_axis_tdata_reg[11]_i_249_n_2
    SLICE_X156Y433       LUT3 (Prop_lut3_I0_O)        0.118    42.412 r  core_inst/tx_fifo_axis_tdata[11]_i_297/O
                         net (fo=1, routed)           0.000    42.412    core_inst/tx_fifo_axis_tdata[11]_i_297_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_234/CO[3]
                         net (fo=1, routed)           0.000    42.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_234_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_233/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_233_n_0
    SLICE_X156Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_221/CO[3]
                         net (fo=1, routed)           0.000    42.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_221_n_0
    SLICE_X156Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    42.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_206_n_0
    SLICE_X156Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    42.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_192_n_0
    SLICE_X156Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    42.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_187_n_0
    SLICE_X156Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    42.958    core_inst/tx_fifo_axis_tdata_reg[11]_i_184_n_0
    SLICE_X156Y440       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_183/CO[1]
                         net (fo=35, routed)          0.458    43.490    core_inst/tx_fifo_axis_tdata_reg[11]_i_183_n_2
    SLICE_X155Y433       LUT3 (Prop_lut3_I0_O)        0.120    43.610 r  core_inst/tx_fifo_axis_tdata[11]_i_246/O
                         net (fo=1, routed)           0.000    43.610    core_inst/tx_fifo_axis_tdata[11]_i_246_n_0
    SLICE_X155Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.867 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_166/CO[3]
                         net (fo=1, routed)           0.000    43.867    core_inst/tx_fifo_axis_tdata_reg[11]_i_166_n_0
    SLICE_X155Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.916 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    43.916    core_inst/tx_fifo_axis_tdata_reg[11]_i_161_n_0
    SLICE_X155Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.965 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    43.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_160_n_0
    SLICE_X155Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.014 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    44.014    core_inst/tx_fifo_axis_tdata_reg[11]_i_211_n_0
    SLICE_X155Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.063 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    44.063    core_inst/tx_fifo_axis_tdata_reg[11]_i_138_n_0
    SLICE_X155Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.112 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    44.112    core_inst/tx_fifo_axis_tdata_reg[11]_i_119_n_0
    SLICE_X155Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.161 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.161    core_inst/tx_fifo_axis_tdata_reg[11]_i_108_n_0
    SLICE_X155Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.210 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    44.210    core_inst/tx_fifo_axis_tdata_reg[11]_i_105_n_0
    SLICE_X155Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_104/CO[1]
                         net (fo=35, routed)          0.540    44.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_104_n_2
    SLICE_X153Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.943 r  core_inst/tx_fifo_axis_tdata[11]_i_229/O
                         net (fo=1, routed)           0.000    44.943    core_inst/tx_fifo_axis_tdata[11]_i_229_n_0
    SLICE_X153Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.200 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    45.200    core_inst/tx_fifo_axis_tdata_reg[11]_i_145_n_0
    SLICE_X153Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.249 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    45.249    core_inst/tx_fifo_axis_tdata_reg[11]_i_87_n_0
    SLICE_X153Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.298 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    45.298    core_inst/tx_fifo_axis_tdata_reg[11]_i_86_n_0
    SLICE_X153Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.347 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    45.347    core_inst/tx_fifo_axis_tdata_reg[11]_i_129_n_0
    SLICE_X153Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.396 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.396    core_inst/tx_fifo_axis_tdata_reg[11]_i_124_n_0
    SLICE_X153Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.445 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.445    core_inst/tx_fifo_axis_tdata_reg[11]_i_63_n_0
    SLICE_X153Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.494 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.494    core_inst/tx_fifo_axis_tdata_reg[11]_i_49_n_0
    SLICE_X153Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_45_n_0
    SLICE_X153Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.618 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_44/CO[1]
                         net (fo=35, routed)          0.518    46.136    core_inst/tx_fifo_axis_tdata_reg[11]_i_44_n_2
    SLICE_X154Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.254 r  core_inst/tx_fifo_axis_tdata[11]_i_149/O
                         net (fo=1, routed)           0.000    46.254    core_inst/tx_fifo_axis_tdata[11]_i_149_n_0
    SLICE_X154Y436       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.500 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.500    core_inst/tx_fifo_axis_tdata_reg[11]_i_70_n_0
    SLICE_X154Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.550 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.550    core_inst/tx_fifo_axis_tdata_reg[11]_i_85_n_0
    SLICE_X154Y438       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.697 f  core_inst/tx_fifo_axis_tdata_reg[11]_i_35/O[3]
                         net (fo=6, routed)           0.325    47.022    core_inst/tx_fifo_axis_tdata_reg[11]_i_35_n_4
    SLICE_X150Y438       LUT4 (Prop_lut4_I1_O)        0.120    47.142 f  core_inst/tx_fifo_axis_tdata[11]_i_273/O
                         net (fo=2, routed)           0.426    47.568    core_inst/tx_fifo_axis_tdata[11]_i_273_n_0
    SLICE_X152Y438       LUT6 (Prop_lut6_I5_O)        0.043    47.611 r  core_inst/tx_fifo_axis_tdata[11]_i_202/O
                         net (fo=3, routed)           0.419    48.029    core_inst/tx_fifo_axis_tdata[11]_i_202_n_0
    SLICE_X152Y437       LUT6 (Prop_lut6_I5_O)        0.043    48.072 f  core_inst/tx_fifo_axis_tdata[11]_i_115/O
                         net (fo=8, routed)           0.249    48.322    core_inst/tx_fifo_axis_tdata[11]_i_115_n_0
    SLICE_X150Y437       LUT6 (Prop_lut6_I4_O)        0.043    48.365 r  core_inst/tx_fifo_axis_tdata[11]_i_68/O
                         net (fo=2, routed)           0.461    48.826    core_inst/tx_fifo_axis_tdata[11]_i_68_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.869 r  core_inst/tx_fifo_axis_tdata[11]_i_42/O
                         net (fo=1, routed)           0.434    49.303    core_inst/tx_fifo_axis_tdata[11]_i_42_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    49.346 r  core_inst/tx_fifo_axis_tdata[11]_i_15/O
                         net (fo=1, routed)           0.409    49.756    core_inst/tx_fifo_axis_tdata[11]_i_15_n_0
    SLICE_X159Y440       LUT6 (Prop_lut6_I5_O)        0.043    49.799 r  core_inst/tx_fifo_axis_tdata[11]_i_6/O
                         net (fo=10, routed)          0.300    50.099    core_inst/tx_fifo_axis_tdata[11]_i_6_n_0
    SLICE_X159Y442       LUT5 (Prop_lut5_I0_O)        0.043    50.142 f  core_inst/tx_fifo_axis_tdata[63]_i_6/O
                         net (fo=3, routed)           0.297    50.439    core_inst/tx_fifo_axis_tdata[63]_i_6_n_0
    SLICE_X159Y442       LUT6 (Prop_lut6_I3_O)        0.043    50.482 r  core_inst/tx_fifo_axis_tdata[63]_i_3/O
                         net (fo=39, routed)          0.363    50.844    core_inst/tx_fifo_axis_tdata[63]_i_3_n_0
    SLICE_X159Y446       LUT4 (Prop_lut4_I3_O)        0.043    50.887 r  core_inst/tx_fifo_axis_tdata[37]_i_1/O
                         net (fo=1, routed)           0.000    50.887    core_inst/tx_fifo_axis_tdata[37]_i_1_n_0
    SLICE_X159Y446       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.318    11.154    core_inst/coreclk_out
    SLICE_X159Y446       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[37]/C
                         clock pessimism              1.194    12.348    
                         clock uncertainty           -0.035    12.312    
    SLICE_X159Y446       FDRE (Setup_fdre_C_D)        0.033    12.345    core_inst/tx_fifo_axis_tdata_reg[37]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -50.887    
  -------------------------------------------------------------------
                         slack                                -38.542    

Slack (VIOLATED) :        -38.540ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.910ns  (logic 26.474ns (58.949%)  route 18.436ns (41.052%))
  Logic Levels:           324  (CARRY4=289 LUT2=1 LUT3=24 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 11.154 - 6.400 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.505     5.975    core_inst/coreclk_out
    SLICE_X156Y360       FDRE                                         r  core_inst/pkt_n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y360       FDRE (Prop_fdre_C_Q)         0.254     6.229 r  core_inst/pkt_n_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     6.380    core_inst/pkt_n_reg_reg[1]
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.294     6.674 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000     6.674    core_inst/tx_fifo_axis_tdata_reg[11]_i_226_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.723 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     6.723    core_inst/tx_fifo_axis_tdata_reg[11]_i_383_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.772 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_552/CO[3]
                         net (fo=1, routed)           0.000     6.772    core_inst/tx_fifo_axis_tdata_reg[11]_i_552_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.821 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000     6.821    core_inst/tx_fifo_axis_tdata_reg[11]_i_721_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.870 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000     6.870    core_inst/tx_fifo_axis_tdata_reg[11]_i_890_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.919 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1059/CO[3]
                         net (fo=1, routed)           0.000     6.919    core_inst/tx_fifo_axis_tdata_reg[11]_i_1059_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.968 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1228/CO[3]
                         net (fo=1, routed)           0.000     6.968    core_inst/tx_fifo_axis_tdata_reg[11]_i_1228_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.075 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1397/O[2]
                         net (fo=2, routed)           0.227     7.302    core_inst/p_0_in__0[31]
    SLICE_X156Y368       LUT2 (Prop_lut2_I1_O)        0.118     7.420 r  core_inst/tx_fifo_axis_tdata[11]_i_1505/O
                         net (fo=1, routed)           0.000     7.420    core_inst/tx_fifo_axis_tdata[11]_i_1505_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_1435_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_1430_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     7.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_1425_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     7.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_1420_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_1415_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1410/CO[3]
                         net (fo=1, routed)           0.000     7.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_1410_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1405/CO[3]
                         net (fo=1, routed)           0.007     7.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_1405_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.015 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     8.015    core_inst/tx_fifo_axis_tdata_reg[11]_i_1402_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.137 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1401/CO[0]
                         net (fo=35, routed)          0.523     8.659    core_inst/tx_fifo_axis_tdata_reg[11]_i_1401_n_3
    SLICE_X154Y368       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     9.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_1392_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.082 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.082    core_inst/tx_fifo_axis_tdata_reg[11]_i_1387_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.132 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.132    core_inst/tx_fifo_axis_tdata_reg[11]_i_1382_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.182 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.182    core_inst/tx_fifo_axis_tdata_reg[11]_i_1377_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.232 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.232    core_inst/tx_fifo_axis_tdata_reg[11]_i_1372_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.282 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     9.282    core_inst/tx_fifo_axis_tdata_reg[11]_i_1367_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.332 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1362/CO[3]
                         net (fo=1, routed)           0.007     9.339    core_inst/tx_fifo_axis_tdata_reg[11]_i_1362_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1359/CO[3]
                         net (fo=1, routed)           0.000     9.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1359_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.463 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1358/CO[1]
                         net (fo=35, routed)          0.451     9.914    core_inst/tx_fifo_axis_tdata_reg[11]_i_1358_n_2
    SLICE_X155Y368       LUT3 (Prop_lut3_I0_O)        0.120    10.034 r  core_inst/tx_fifo_axis_tdata[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.034    core_inst/tx_fifo_axis_tdata[11]_i_1400_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.291 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.291    core_inst/tx_fifo_axis_tdata_reg[11]_i_1350_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.340    core_inst/tx_fifo_axis_tdata_reg[11]_i_1345_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1340_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.438 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.438    core_inst/tx_fifo_axis_tdata_reg[11]_i_1335_n_0
    SLICE_X155Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.487 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.487    core_inst/tx_fifo_axis_tdata_reg[11]_i_1330_n_0
    SLICE_X155Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    10.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_1325_n_0
    SLICE_X155Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1320/CO[3]
                         net (fo=1, routed)           0.007    10.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_1320_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1317/CO[3]
                         net (fo=1, routed)           0.000    10.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_1317_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.716 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1316/CO[1]
                         net (fo=35, routed)          0.551    11.267    core_inst/tx_fifo_axis_tdata_reg[11]_i_1316_n_2
    SLICE_X157Y368       LUT3 (Prop_lut3_I0_O)        0.118    11.385 r  core_inst/tx_fifo_axis_tdata[11]_i_1357/O
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata[11]_i_1357_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.642 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.642    core_inst/tx_fifo_axis_tdata_reg[11]_i_1308_n_0
    SLICE_X157Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.691 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.691    core_inst/tx_fifo_axis_tdata_reg[11]_i_1303_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.740 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.740    core_inst/tx_fifo_axis_tdata_reg[11]_i_1298_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.789 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.789    core_inst/tx_fifo_axis_tdata_reg[11]_i_1293_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.838 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.838    core_inst/tx_fifo_axis_tdata_reg[11]_i_1288_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.887 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    11.887    core_inst/tx_fifo_axis_tdata_reg[11]_i_1283_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.936 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1278/CO[3]
                         net (fo=1, routed)           0.007    11.943    core_inst/tx_fifo_axis_tdata_reg[11]_i_1278_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.992 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1275/CO[3]
                         net (fo=1, routed)           0.000    11.992    core_inst/tx_fifo_axis_tdata_reg[11]_i_1275_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.067 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1274/CO[1]
                         net (fo=35, routed)          0.504    12.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_1274_n_2
    SLICE_X159Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    12.925 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    12.925    core_inst/tx_fifo_axis_tdata_reg[11]_i_1266_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    12.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_1261_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.023 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.023    core_inst/tx_fifo_axis_tdata_reg[11]_i_1256_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.072 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.072    core_inst/tx_fifo_axis_tdata_reg[11]_i_1251_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.121 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.121    core_inst/tx_fifo_axis_tdata_reg[11]_i_1246_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.170 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1241/CO[3]
                         net (fo=1, routed)           0.007    13.177    core_inst/tx_fifo_axis_tdata_reg[11]_i_1241_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.226 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    13.226    core_inst/tx_fifo_axis_tdata_reg[11]_i_1236_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.275 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    13.275    core_inst/tx_fifo_axis_tdata_reg[11]_i_1233_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.350 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1232/CO[1]
                         net (fo=35, routed)          0.320    13.670    core_inst/tx_fifo_axis_tdata_reg[11]_i_1232_n_2
    SLICE_X158Y375       LUT3 (Prop_lut3_I0_O)        0.118    13.788 r  core_inst/tx_fifo_axis_tdata[11]_i_1273/O
                         net (fo=1, routed)           0.000    13.788    core_inst/tx_fifo_axis_tdata[11]_i_1273_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.034 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.034    core_inst/tx_fifo_axis_tdata_reg[11]_i_1223_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.084 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.084    core_inst/tx_fifo_axis_tdata_reg[11]_i_1218_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.134 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.134    core_inst/tx_fifo_axis_tdata_reg[11]_i_1213_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.184 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.184    core_inst/tx_fifo_axis_tdata_reg[11]_i_1208_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.234 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.234    core_inst/tx_fifo_axis_tdata_reg[11]_i_1203_n_0
    SLICE_X158Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.284 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    14.284    core_inst/tx_fifo_axis_tdata_reg[11]_i_1198_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.334 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    14.334    core_inst/tx_fifo_axis_tdata_reg[11]_i_1193_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.384 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    14.384    core_inst/tx_fifo_axis_tdata_reg[11]_i_1190_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1189/CO[1]
                         net (fo=35, routed)          0.428    14.885    core_inst/tx_fifo_axis_tdata_reg[11]_i_1189_n_2
    SLICE_X157Y377       LUT3 (Prop_lut3_I0_O)        0.120    15.005 r  core_inst/tx_fifo_axis_tdata[11]_i_1231/O
                         net (fo=1, routed)           0.000    15.005    core_inst/tx_fifo_axis_tdata[11]_i_1231_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    15.262 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.262    core_inst/tx_fifo_axis_tdata_reg[11]_i_1181_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.311 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.311    core_inst/tx_fifo_axis_tdata_reg[11]_i_1176_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.360 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.360    core_inst/tx_fifo_axis_tdata_reg[11]_i_1171_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.409 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.409    core_inst/tx_fifo_axis_tdata_reg[11]_i_1166_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.458    core_inst/tx_fifo_axis_tdata_reg[11]_i_1161_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.507 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    15.507    core_inst/tx_fifo_axis_tdata_reg[11]_i_1156_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.556 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    15.556    core_inst/tx_fifo_axis_tdata_reg[11]_i_1151_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    15.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_1148_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.680 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1147/CO[1]
                         net (fo=35, routed)          0.499    16.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_1147_n_2
    SLICE_X156Y379       LUT3 (Prop_lut3_I0_O)        0.118    16.297 r  core_inst/tx_fifo_axis_tdata[11]_i_1188/O
                         net (fo=1, routed)           0.000    16.297    core_inst/tx_fifo_axis_tdata[11]_i_1188_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_1139_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.593    core_inst/tx_fifo_axis_tdata_reg[11]_i_1134_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.643 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.643    core_inst/tx_fifo_axis_tdata_reg[11]_i_1129_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.693 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.693    core_inst/tx_fifo_axis_tdata_reg[11]_i_1124_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.743 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    16.743    core_inst/tx_fifo_axis_tdata_reg[11]_i_1119_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.793 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    16.793    core_inst/tx_fifo_axis_tdata_reg[11]_i_1114_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.843 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    16.843    core_inst/tx_fifo_axis_tdata_reg[11]_i_1109_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.893 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    16.893    core_inst/tx_fifo_axis_tdata_reg[11]_i_1106_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.967 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1105/CO[1]
                         net (fo=35, routed)          0.502    17.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_1105_n_2
    SLICE_X155Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    17.825 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    17.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_1097_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    17.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_1092_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.923 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.923    core_inst/tx_fifo_axis_tdata_reg[11]_i_1087_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.972 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    17.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1082_n_0
    SLICE_X155Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.021 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.021    core_inst/tx_fifo_axis_tdata_reg[11]_i_1077_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.070 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    18.070    core_inst/tx_fifo_axis_tdata_reg[11]_i_1072_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.119 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    18.119    core_inst/tx_fifo_axis_tdata_reg[11]_i_1067_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.168 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    18.168    core_inst/tx_fifo_axis_tdata_reg[11]_i_1064_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.243 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1063/CO[1]
                         net (fo=35, routed)          0.506    18.749    core_inst/tx_fifo_axis_tdata_reg[11]_i_1063_n_2
    SLICE_X159Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    19.103 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.103    core_inst/tx_fifo_axis_tdata_reg[11]_i_1054_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.152 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.152    core_inst/tx_fifo_axis_tdata_reg[11]_i_1049_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.201 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.201    core_inst/tx_fifo_axis_tdata_reg[11]_i_1044_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.250 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_1039_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.299 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.299    core_inst/tx_fifo_axis_tdata_reg[11]_i_1034_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.348 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    19.348    core_inst/tx_fifo_axis_tdata_reg[11]_i_1029_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.397 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    19.397    core_inst/tx_fifo_axis_tdata_reg[11]_i_1024_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.446 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1021/CO[3]
                         net (fo=1, routed)           0.000    19.446    core_inst/tx_fifo_axis_tdata_reg[11]_i_1021_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1020/CO[1]
                         net (fo=35, routed)          0.451    19.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1020_n_2
    SLICE_X158Y385       LUT3 (Prop_lut3_I0_O)        0.118    20.090 r  core_inst/tx_fifo_axis_tdata[11]_i_1062/O
                         net (fo=1, routed)           0.000    20.090    core_inst/tx_fifo_axis_tdata[11]_i_1062_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.336 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    20.336    core_inst/tx_fifo_axis_tdata_reg[11]_i_1012_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.386 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.386    core_inst/tx_fifo_axis_tdata_reg[11]_i_1007_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.436 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.436    core_inst/tx_fifo_axis_tdata_reg[11]_i_1002_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.486 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.486    core_inst/tx_fifo_axis_tdata_reg[11]_i_997_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_992_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.586 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000    20.586    core_inst/tx_fifo_axis_tdata_reg[11]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.636 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    20.636    core_inst/tx_fifo_axis_tdata_reg[11]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_979/CO[3]
                         net (fo=1, routed)           0.000    20.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_979_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.760 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_978/CO[1]
                         net (fo=35, routed)          0.498    21.258    core_inst/tx_fifo_axis_tdata_reg[11]_i_978_n_2
    SLICE_X157Y386       LUT3 (Prop_lut3_I0_O)        0.120    21.378 r  core_inst/tx_fifo_axis_tdata[11]_i_1019/O
                         net (fo=1, routed)           0.000    21.378    core_inst/tx_fifo_axis_tdata[11]_i_1019_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    21.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_970_n_0
    SLICE_X157Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.684 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.684    core_inst/tx_fifo_axis_tdata_reg[11]_i_965_n_0
    SLICE_X157Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.733 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_960/CO[3]
                         net (fo=1, routed)           0.000    21.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_960_n_0
    SLICE_X157Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.782 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_955/CO[3]
                         net (fo=1, routed)           0.000    21.782    core_inst/tx_fifo_axis_tdata_reg[11]_i_955_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.831 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_950/CO[3]
                         net (fo=1, routed)           0.000    21.831    core_inst/tx_fifo_axis_tdata_reg[11]_i_950_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.880 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.880    core_inst/tx_fifo_axis_tdata_reg[11]_i_945_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.929 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_940/CO[3]
                         net (fo=1, routed)           0.000    21.929    core_inst/tx_fifo_axis_tdata_reg[11]_i_940_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.978 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_937/CO[3]
                         net (fo=1, routed)           0.000    21.978    core_inst/tx_fifo_axis_tdata_reg[11]_i_937_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.053 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_936/CO[1]
                         net (fo=35, routed)          0.450    22.503    core_inst/tx_fifo_axis_tdata_reg[11]_i_936_n_2
    SLICE_X155Y390       LUT3 (Prop_lut3_I0_O)        0.118    22.621 r  core_inst/tx_fifo_axis_tdata[11]_i_977/O
                         net (fo=1, routed)           0.000    22.621    core_inst/tx_fifo_axis_tdata[11]_i_977_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    22.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_928_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.927 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_923/CO[3]
                         net (fo=1, routed)           0.000    22.927    core_inst/tx_fifo_axis_tdata_reg[11]_i_923_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.976 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_918/CO[3]
                         net (fo=1, routed)           0.000    22.976    core_inst/tx_fifo_axis_tdata_reg[11]_i_918_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.025 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.025    core_inst/tx_fifo_axis_tdata_reg[11]_i_913_n_0
    SLICE_X155Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_908_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.123 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    23.123    core_inst/tx_fifo_axis_tdata_reg[11]_i_903_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.172 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_898/CO[3]
                         net (fo=1, routed)           0.000    23.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_898_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.221 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_895/CO[3]
                         net (fo=1, routed)           0.000    23.221    core_inst/tx_fifo_axis_tdata_reg[11]_i_895_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.296 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_894/CO[1]
                         net (fo=35, routed)          0.475    23.771    core_inst/tx_fifo_axis_tdata_reg[11]_i_894_n_2
    SLICE_X154Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.889 r  core_inst/tx_fifo_axis_tdata[11]_i_935/O
                         net (fo=1, routed)           0.000    23.889    core_inst/tx_fifo_axis_tdata[11]_i_935_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.135 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.135    core_inst/tx_fifo_axis_tdata_reg[11]_i_885_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.185 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.185    core_inst/tx_fifo_axis_tdata_reg[11]_i_880_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.235 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[11]_i_875_n_0
    SLICE_X154Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.285    core_inst/tx_fifo_axis_tdata_reg[11]_i_870_n_0
    SLICE_X154Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.335 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.335    core_inst/tx_fifo_axis_tdata_reg[11]_i_865_n_0
    SLICE_X154Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    24.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_860_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_855/CO[3]
                         net (fo=1, routed)           0.000    24.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_855_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    24.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_852_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.559 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_851/CO[1]
                         net (fo=35, routed)          0.461    25.019    core_inst/tx_fifo_axis_tdata_reg[11]_i_851_n_2
    SLICE_X156Y393       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    25.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_843_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_838_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_833_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.535 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_828_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_823_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_818/CO[3]
                         net (fo=1, routed)           0.000    25.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_818_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.685 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_813/CO[3]
                         net (fo=1, routed)           0.001    25.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_813_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.736 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    25.736    core_inst/tx_fifo_axis_tdata_reg[11]_i_810_n_0
    SLICE_X156Y401       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.810 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_809/CO[1]
                         net (fo=35, routed)          0.440    26.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_809_n_2
    SLICE_X157Y396       LUT3 (Prop_lut3_I0_O)        0.120    26.370 r  core_inst/tx_fifo_axis_tdata[11]_i_850/O
                         net (fo=1, routed)           0.000    26.370    core_inst/tx_fifo_axis_tdata[11]_i_850_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.627 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.627    core_inst/tx_fifo_axis_tdata_reg[11]_i_801_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.676 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.676    core_inst/tx_fifo_axis_tdata_reg[11]_i_796_n_0
    SLICE_X157Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.725 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.725    core_inst/tx_fifo_axis_tdata_reg[11]_i_791_n_0
    SLICE_X157Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_786/CO[3]
                         net (fo=1, routed)           0.001    26.775    core_inst/tx_fifo_axis_tdata_reg[11]_i_786_n_0
    SLICE_X157Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_781_n_0
    SLICE_X157Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.873 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_776/CO[3]
                         net (fo=1, routed)           0.000    26.873    core_inst/tx_fifo_axis_tdata_reg[11]_i_776_n_0
    SLICE_X157Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.922 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_771/CO[3]
                         net (fo=1, routed)           0.000    26.922    core_inst/tx_fifo_axis_tdata_reg[11]_i_771_n_0
    SLICE_X157Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.971 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_768/CO[3]
                         net (fo=1, routed)           0.000    26.971    core_inst/tx_fifo_axis_tdata_reg[11]_i_768_n_0
    SLICE_X157Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.046 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_767/CO[1]
                         net (fo=35, routed)          0.501    27.546    core_inst/tx_fifo_axis_tdata_reg[11]_i_767_n_2
    SLICE_X159Y397       LUT3 (Prop_lut3_I0_O)        0.118    27.664 r  core_inst/tx_fifo_axis_tdata[11]_i_808/O
                         net (fo=1, routed)           0.000    27.664    core_inst/tx_fifo_axis_tdata[11]_i_808_n_0
    SLICE_X159Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.921 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.921    core_inst/tx_fifo_axis_tdata_reg[11]_i_759_n_0
    SLICE_X159Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.970 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.970    core_inst/tx_fifo_axis_tdata_reg[11]_i_754_n_0
    SLICE_X159Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.019 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_749/CO[3]
                         net (fo=1, routed)           0.001    28.020    core_inst/tx_fifo_axis_tdata_reg[11]_i_749_n_0
    SLICE_X159Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.069 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.069    core_inst/tx_fifo_axis_tdata_reg[11]_i_744_n_0
    SLICE_X159Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.118 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.118    core_inst/tx_fifo_axis_tdata_reg[11]_i_739_n_0
    SLICE_X159Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.167 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.167    core_inst/tx_fifo_axis_tdata_reg[11]_i_734_n_0
    SLICE_X159Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.216 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_729/CO[3]
                         net (fo=1, routed)           0.000    28.216    core_inst/tx_fifo_axis_tdata_reg[11]_i_729_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_726_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_725/CO[1]
                         net (fo=35, routed)          0.465    28.805    core_inst/tx_fifo_axis_tdata_reg[11]_i_725_n_2
    SLICE_X158Y400       LUT3 (Prop_lut3_I0_O)        0.118    28.923 r  core_inst/tx_fifo_axis_tdata[11]_i_766/O
                         net (fo=1, routed)           0.000    28.923    core_inst/tx_fifo_axis_tdata[11]_i_766_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    29.169 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.169    core_inst/tx_fifo_axis_tdata_reg[11]_i_716_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.219 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.219    core_inst/tx_fifo_axis_tdata_reg[11]_i_711_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.269 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.269    core_inst/tx_fifo_axis_tdata_reg[11]_i_706_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.319 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.319    core_inst/tx_fifo_axis_tdata_reg[11]_i_701_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.369 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.369    core_inst/tx_fifo_axis_tdata_reg[11]_i_696_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.419 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_691/CO[3]
                         net (fo=1, routed)           0.000    29.419    core_inst/tx_fifo_axis_tdata_reg[11]_i_691_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.469 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_686/CO[3]
                         net (fo=1, routed)           0.000    29.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_686_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.519 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_683/CO[3]
                         net (fo=1, routed)           0.000    29.519    core_inst/tx_fifo_axis_tdata_reg[11]_i_683_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_682/CO[1]
                         net (fo=35, routed)          0.495    30.088    core_inst/tx_fifo_axis_tdata_reg[11]_i_682_n_2
    SLICE_X156Y402       LUT3 (Prop_lut3_I0_O)        0.120    30.208 r  core_inst/tx_fifo_axis_tdata[11]_i_724/O
                         net (fo=1, routed)           0.000    30.208    core_inst/tx_fifo_axis_tdata[11]_i_724_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.454 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.454    core_inst/tx_fifo_axis_tdata_reg[11]_i_674_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.504 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[11]_i_669_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_664/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[11]_i_664_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[11]_i_659_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.654    core_inst/tx_fifo_axis_tdata_reg[11]_i_654_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.704 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_649/CO[3]
                         net (fo=1, routed)           0.000    30.704    core_inst/tx_fifo_axis_tdata_reg[11]_i_649_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.754 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_644/CO[3]
                         net (fo=1, routed)           0.000    30.754    core_inst/tx_fifo_axis_tdata_reg[11]_i_644_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.804 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_641/CO[3]
                         net (fo=1, routed)           0.000    30.804    core_inst/tx_fifo_axis_tdata_reg[11]_i_641_n_0
    SLICE_X156Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_640/CO[1]
                         net (fo=35, routed)          0.432    31.309    core_inst/tx_fifo_axis_tdata_reg[11]_i_640_n_2
    SLICE_X155Y406       LUT3 (Prop_lut3_I0_O)        0.120    31.429 r  core_inst/tx_fifo_axis_tdata[11]_i_681/O
                         net (fo=1, routed)           0.000    31.429    core_inst/tx_fifo_axis_tdata[11]_i_681_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_632_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.735 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.735    core_inst/tx_fifo_axis_tdata_reg[11]_i_627_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.784 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_622/CO[3]
                         net (fo=1, routed)           0.000    31.784    core_inst/tx_fifo_axis_tdata_reg[11]_i_622_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.833 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.833    core_inst/tx_fifo_axis_tdata_reg[11]_i_617_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.882 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.882    core_inst/tx_fifo_axis_tdata_reg[11]_i_612_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.931 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    31.931    core_inst/tx_fifo_axis_tdata_reg[11]_i_607_n_0
    SLICE_X155Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.980 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    31.980    core_inst/tx_fifo_axis_tdata_reg[11]_i_602_n_0
    SLICE_X155Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.029 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_599/CO[3]
                         net (fo=1, routed)           0.000    32.029    core_inst/tx_fifo_axis_tdata_reg[11]_i_599_n_0
    SLICE_X155Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.104 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_598/CO[1]
                         net (fo=35, routed)          0.481    32.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_598_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    32.703 r  core_inst/tx_fifo_axis_tdata[11]_i_639/O
                         net (fo=1, routed)           0.000    32.703    core_inst/tx_fifo_axis_tdata[11]_i_639_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.960 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.960    core_inst/tx_fifo_axis_tdata_reg[11]_i_590_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.009 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.009    core_inst/tx_fifo_axis_tdata_reg[11]_i_585_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.058 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.058    core_inst/tx_fifo_axis_tdata_reg[11]_i_580_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.107 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.107    core_inst/tx_fifo_axis_tdata_reg[11]_i_575_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.156 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.156    core_inst/tx_fifo_axis_tdata_reg[11]_i_570_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.205 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_565/CO[3]
                         net (fo=1, routed)           0.000    33.205    core_inst/tx_fifo_axis_tdata_reg[11]_i_565_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.254 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_560/CO[3]
                         net (fo=1, routed)           0.000    33.254    core_inst/tx_fifo_axis_tdata_reg[11]_i_560_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.303 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_557/CO[3]
                         net (fo=1, routed)           0.000    33.303    core_inst/tx_fifo_axis_tdata_reg[11]_i_557_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.378 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_556/CO[1]
                         net (fo=35, routed)          0.354    33.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_556_n_2
    SLICE_X159Y411       LUT3 (Prop_lut3_I0_O)        0.118    33.851 r  core_inst/tx_fifo_axis_tdata[11]_i_597/O
                         net (fo=1, routed)           0.000    33.851    core_inst/tx_fifo_axis_tdata[11]_i_597_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.108 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.108    core_inst/tx_fifo_axis_tdata_reg[11]_i_547_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.157 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.157    core_inst/tx_fifo_axis_tdata_reg[11]_i_542_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.206 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.206    core_inst/tx_fifo_axis_tdata_reg[11]_i_537_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.255 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.255    core_inst/tx_fifo_axis_tdata_reg[11]_i_532_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.304 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.304    core_inst/tx_fifo_axis_tdata_reg[11]_i_527_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.353 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    34.353    core_inst/tx_fifo_axis_tdata_reg[11]_i_522_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.402 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.402    core_inst/tx_fifo_axis_tdata_reg[11]_i_517_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.451 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_514/CO[3]
                         net (fo=1, routed)           0.000    34.451    core_inst/tx_fifo_axis_tdata_reg[11]_i_514_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.526 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_513/CO[1]
                         net (fo=35, routed)          0.465    34.991    core_inst/tx_fifo_axis_tdata_reg[11]_i_513_n_2
    SLICE_X158Y411       LUT3 (Prop_lut3_I0_O)        0.118    35.109 r  core_inst/tx_fifo_axis_tdata[11]_i_555/O
                         net (fo=1, routed)           0.000    35.109    core_inst/tx_fifo_axis_tdata[11]_i_555_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.355 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.355    core_inst/tx_fifo_axis_tdata_reg[11]_i_505_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.405 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.405    core_inst/tx_fifo_axis_tdata_reg[11]_i_500_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.455 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.455    core_inst/tx_fifo_axis_tdata_reg[11]_i_495_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.505 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.505    core_inst/tx_fifo_axis_tdata_reg[11]_i_490_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.555 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.555    core_inst/tx_fifo_axis_tdata_reg[11]_i_485_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_480/CO[3]
                         net (fo=1, routed)           0.000    35.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_480_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.655 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_475/CO[3]
                         net (fo=1, routed)           0.000    35.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_475_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.705 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_472/CO[3]
                         net (fo=1, routed)           0.000    35.705    core_inst/tx_fifo_axis_tdata_reg[11]_i_472_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.779 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_471/CO[1]
                         net (fo=35, routed)          0.388    36.166    core_inst/tx_fifo_axis_tdata_reg[11]_i_471_n_2
    SLICE_X157Y414       LUT3 (Prop_lut3_I0_O)        0.120    36.286 r  core_inst/tx_fifo_axis_tdata[11]_i_512/O
                         net (fo=1, routed)           0.000    36.286    core_inst/tx_fifo_axis_tdata[11]_i_512_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_463_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.592 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_458_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_453_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.690 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.690    core_inst/tx_fifo_axis_tdata_reg[11]_i_448_n_0
    SLICE_X157Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.739 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.739    core_inst/tx_fifo_axis_tdata_reg[11]_i_443_n_0
    SLICE_X157Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.788 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.788    core_inst/tx_fifo_axis_tdata_reg[11]_i_438_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.837 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    36.837    core_inst/tx_fifo_axis_tdata_reg[11]_i_433_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.886 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_430/CO[3]
                         net (fo=1, routed)           0.000    36.886    core_inst/tx_fifo_axis_tdata_reg[11]_i_430_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.961 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_429/CO[1]
                         net (fo=35, routed)          0.449    37.410    core_inst/tx_fifo_axis_tdata_reg[11]_i_429_n_2
    SLICE_X154Y415       LUT3 (Prop_lut3_I0_O)        0.118    37.528 r  core_inst/tx_fifo_axis_tdata[11]_i_470/O
                         net (fo=1, routed)           0.000    37.528    core_inst/tx_fifo_axis_tdata[11]_i_470_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    37.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_421/CO[3]
                         net (fo=1, routed)           0.000    37.774    core_inst/tx_fifo_axis_tdata_reg[11]_i_421_n_0
    SLICE_X154Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_416/CO[3]
                         net (fo=1, routed)           0.000    37.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_416_n_0
    SLICE_X154Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_411/CO[3]
                         net (fo=1, routed)           0.000    37.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_411_n_0
    SLICE_X154Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.924 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    37.924    core_inst/tx_fifo_axis_tdata_reg[11]_i_406_n_0
    SLICE_X154Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_401_n_0
    SLICE_X154Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.024 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.024    core_inst/tx_fifo_axis_tdata_reg[11]_i_396_n_0
    SLICE_X154Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_391_n_0
    SLICE_X154Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.124 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_388/CO[3]
                         net (fo=1, routed)           0.000    38.124    core_inst/tx_fifo_axis_tdata_reg[11]_i_388_n_0
    SLICE_X154Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.198 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_387/CO[1]
                         net (fo=35, routed)          0.456    38.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_387_n_2
    SLICE_X155Y416       LUT3 (Prop_lut3_I0_O)        0.120    38.775 r  core_inst/tx_fifo_axis_tdata[11]_i_428/O
                         net (fo=1, routed)           0.000    38.775    core_inst/tx_fifo_axis_tdata[11]_i_428_n_0
    SLICE_X155Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_378/CO[3]
                         net (fo=1, routed)           0.000    39.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_378_n_0
    SLICE_X155Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.081 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_373/CO[3]
                         net (fo=1, routed)           0.000    39.081    core_inst/tx_fifo_axis_tdata_reg[11]_i_373_n_0
    SLICE_X155Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.130 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_368/CO[3]
                         net (fo=1, routed)           0.000    39.130    core_inst/tx_fifo_axis_tdata_reg[11]_i_368_n_0
    SLICE_X155Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.179 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_363/CO[3]
                         net (fo=1, routed)           0.000    39.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_363_n_0
    SLICE_X155Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.228 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_358/CO[3]
                         net (fo=1, routed)           0.000    39.228    core_inst/tx_fifo_axis_tdata_reg[11]_i_358_n_0
    SLICE_X155Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.277 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_353/CO[3]
                         net (fo=1, routed)           0.000    39.277    core_inst/tx_fifo_axis_tdata_reg[11]_i_353_n_0
    SLICE_X155Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.326 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.326    core_inst/tx_fifo_axis_tdata_reg[11]_i_348_n_0
    SLICE_X155Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.375 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_345/CO[3]
                         net (fo=1, routed)           0.000    39.375    core_inst/tx_fifo_axis_tdata_reg[11]_i_345_n_0
    SLICE_X155Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.450 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_344/CO[1]
                         net (fo=35, routed)          0.451    39.901    core_inst/tx_fifo_axis_tdata_reg[11]_i_344_n_2
    SLICE_X156Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_336/CO[3]
                         net (fo=1, routed)           0.000    40.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_336_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.315 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_331/CO[3]
                         net (fo=1, routed)           0.000    40.315    core_inst/tx_fifo_axis_tdata_reg[11]_i_331_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.365 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.365    core_inst/tx_fifo_axis_tdata_reg[11]_i_326_n_0
    SLICE_X156Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.415 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.007    40.421    core_inst/tx_fifo_axis_tdata_reg[11]_i_321_n_0
    SLICE_X156Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.471 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.471    core_inst/tx_fifo_axis_tdata_reg[11]_i_316_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.521    core_inst/tx_fifo_axis_tdata_reg[11]_i_311_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.571 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_306/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_306_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[11]_i_303_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.695 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_302/CO[1]
                         net (fo=35, routed)          0.477    41.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_302_n_2
    SLICE_X157Y424       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.528 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_294/CO[3]
                         net (fo=1, routed)           0.007    41.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_294_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.584 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_289/CO[3]
                         net (fo=1, routed)           0.000    41.584    core_inst/tx_fifo_axis_tdata_reg[11]_i_289_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.633 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    41.633    core_inst/tx_fifo_axis_tdata_reg[11]_i_283_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.682 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    41.682    core_inst/tx_fifo_axis_tdata_reg[11]_i_274_n_0
    SLICE_X157Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.731 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.731    core_inst/tx_fifo_axis_tdata_reg[11]_i_263_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.780 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    41.780    core_inst/tx_fifo_axis_tdata_reg[11]_i_258_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.829 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.829    core_inst/tx_fifo_axis_tdata_reg[11]_i_253_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_250/CO[3]
                         net (fo=1, routed)           0.000    41.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_250_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.953 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_249/CO[1]
                         net (fo=35, routed)          0.341    42.294    core_inst/tx_fifo_axis_tdata_reg[11]_i_249_n_2
    SLICE_X156Y433       LUT3 (Prop_lut3_I0_O)        0.118    42.412 r  core_inst/tx_fifo_axis_tdata[11]_i_297/O
                         net (fo=1, routed)           0.000    42.412    core_inst/tx_fifo_axis_tdata[11]_i_297_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_234/CO[3]
                         net (fo=1, routed)           0.000    42.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_234_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_233/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_233_n_0
    SLICE_X156Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_221/CO[3]
                         net (fo=1, routed)           0.000    42.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_221_n_0
    SLICE_X156Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    42.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_206_n_0
    SLICE_X156Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    42.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_192_n_0
    SLICE_X156Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    42.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_187_n_0
    SLICE_X156Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    42.958    core_inst/tx_fifo_axis_tdata_reg[11]_i_184_n_0
    SLICE_X156Y440       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_183/CO[1]
                         net (fo=35, routed)          0.458    43.490    core_inst/tx_fifo_axis_tdata_reg[11]_i_183_n_2
    SLICE_X155Y433       LUT3 (Prop_lut3_I0_O)        0.120    43.610 r  core_inst/tx_fifo_axis_tdata[11]_i_246/O
                         net (fo=1, routed)           0.000    43.610    core_inst/tx_fifo_axis_tdata[11]_i_246_n_0
    SLICE_X155Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.867 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_166/CO[3]
                         net (fo=1, routed)           0.000    43.867    core_inst/tx_fifo_axis_tdata_reg[11]_i_166_n_0
    SLICE_X155Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.916 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    43.916    core_inst/tx_fifo_axis_tdata_reg[11]_i_161_n_0
    SLICE_X155Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.965 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    43.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_160_n_0
    SLICE_X155Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.014 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    44.014    core_inst/tx_fifo_axis_tdata_reg[11]_i_211_n_0
    SLICE_X155Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.063 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    44.063    core_inst/tx_fifo_axis_tdata_reg[11]_i_138_n_0
    SLICE_X155Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.112 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    44.112    core_inst/tx_fifo_axis_tdata_reg[11]_i_119_n_0
    SLICE_X155Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.161 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.161    core_inst/tx_fifo_axis_tdata_reg[11]_i_108_n_0
    SLICE_X155Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.210 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    44.210    core_inst/tx_fifo_axis_tdata_reg[11]_i_105_n_0
    SLICE_X155Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_104/CO[1]
                         net (fo=35, routed)          0.540    44.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_104_n_2
    SLICE_X153Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.943 r  core_inst/tx_fifo_axis_tdata[11]_i_229/O
                         net (fo=1, routed)           0.000    44.943    core_inst/tx_fifo_axis_tdata[11]_i_229_n_0
    SLICE_X153Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.200 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    45.200    core_inst/tx_fifo_axis_tdata_reg[11]_i_145_n_0
    SLICE_X153Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.249 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    45.249    core_inst/tx_fifo_axis_tdata_reg[11]_i_87_n_0
    SLICE_X153Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.298 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    45.298    core_inst/tx_fifo_axis_tdata_reg[11]_i_86_n_0
    SLICE_X153Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.347 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    45.347    core_inst/tx_fifo_axis_tdata_reg[11]_i_129_n_0
    SLICE_X153Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.396 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.396    core_inst/tx_fifo_axis_tdata_reg[11]_i_124_n_0
    SLICE_X153Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.445 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.445    core_inst/tx_fifo_axis_tdata_reg[11]_i_63_n_0
    SLICE_X153Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.494 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.494    core_inst/tx_fifo_axis_tdata_reg[11]_i_49_n_0
    SLICE_X153Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_45_n_0
    SLICE_X153Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.618 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_44/CO[1]
                         net (fo=35, routed)          0.518    46.136    core_inst/tx_fifo_axis_tdata_reg[11]_i_44_n_2
    SLICE_X154Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.254 r  core_inst/tx_fifo_axis_tdata[11]_i_149/O
                         net (fo=1, routed)           0.000    46.254    core_inst/tx_fifo_axis_tdata[11]_i_149_n_0
    SLICE_X154Y436       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.500 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.500    core_inst/tx_fifo_axis_tdata_reg[11]_i_70_n_0
    SLICE_X154Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.550 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.550    core_inst/tx_fifo_axis_tdata_reg[11]_i_85_n_0
    SLICE_X154Y438       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.697 f  core_inst/tx_fifo_axis_tdata_reg[11]_i_35/O[3]
                         net (fo=6, routed)           0.325    47.022    core_inst/tx_fifo_axis_tdata_reg[11]_i_35_n_4
    SLICE_X150Y438       LUT4 (Prop_lut4_I1_O)        0.120    47.142 f  core_inst/tx_fifo_axis_tdata[11]_i_273/O
                         net (fo=2, routed)           0.426    47.568    core_inst/tx_fifo_axis_tdata[11]_i_273_n_0
    SLICE_X152Y438       LUT6 (Prop_lut6_I5_O)        0.043    47.611 r  core_inst/tx_fifo_axis_tdata[11]_i_202/O
                         net (fo=3, routed)           0.419    48.029    core_inst/tx_fifo_axis_tdata[11]_i_202_n_0
    SLICE_X152Y437       LUT6 (Prop_lut6_I5_O)        0.043    48.072 f  core_inst/tx_fifo_axis_tdata[11]_i_115/O
                         net (fo=8, routed)           0.249    48.322    core_inst/tx_fifo_axis_tdata[11]_i_115_n_0
    SLICE_X150Y437       LUT6 (Prop_lut6_I4_O)        0.043    48.365 r  core_inst/tx_fifo_axis_tdata[11]_i_68/O
                         net (fo=2, routed)           0.461    48.826    core_inst/tx_fifo_axis_tdata[11]_i_68_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.869 r  core_inst/tx_fifo_axis_tdata[11]_i_42/O
                         net (fo=1, routed)           0.434    49.303    core_inst/tx_fifo_axis_tdata[11]_i_42_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    49.346 r  core_inst/tx_fifo_axis_tdata[11]_i_15/O
                         net (fo=1, routed)           0.409    49.756    core_inst/tx_fifo_axis_tdata[11]_i_15_n_0
    SLICE_X159Y440       LUT6 (Prop_lut6_I5_O)        0.043    49.799 r  core_inst/tx_fifo_axis_tdata[11]_i_6/O
                         net (fo=10, routed)          0.300    50.099    core_inst/tx_fifo_axis_tdata[11]_i_6_n_0
    SLICE_X159Y442       LUT5 (Prop_lut5_I0_O)        0.043    50.142 f  core_inst/tx_fifo_axis_tdata[63]_i_6/O
                         net (fo=3, routed)           0.297    50.439    core_inst/tx_fifo_axis_tdata[63]_i_6_n_0
    SLICE_X159Y442       LUT6 (Prop_lut6_I3_O)        0.043    50.482 r  core_inst/tx_fifo_axis_tdata[63]_i_3/O
                         net (fo=39, routed)          0.361    50.842    core_inst/tx_fifo_axis_tdata[63]_i_3_n_0
    SLICE_X159Y446       LUT4 (Prop_lut4_I3_O)        0.043    50.885 r  core_inst/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=1, routed)           0.000    50.885    core_inst/tx_fifo_axis_tdata[63]_i_1_n_0
    SLICE_X159Y446       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.318    11.154    core_inst/coreclk_out
    SLICE_X159Y446       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[63]/C
                         clock pessimism              1.194    12.348    
                         clock uncertainty           -0.035    12.312    
    SLICE_X159Y446       FDRE (Setup_fdre_C_D)        0.033    12.345    core_inst/tx_fifo_axis_tdata_reg[63]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -50.885    
  -------------------------------------------------------------------
                         slack                                -38.540    

Slack (VIOLATED) :        -38.517ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.886ns  (logic 26.474ns (58.981%)  route 18.412ns (41.019%))
  Logic Levels:           324  (CARRY4=289 LUT2=1 LUT3=24 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 11.153 - 6.400 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.505     5.975    core_inst/coreclk_out
    SLICE_X156Y360       FDRE                                         r  core_inst/pkt_n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y360       FDRE (Prop_fdre_C_Q)         0.254     6.229 r  core_inst/pkt_n_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     6.380    core_inst/pkt_n_reg_reg[1]
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.294     6.674 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000     6.674    core_inst/tx_fifo_axis_tdata_reg[11]_i_226_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.723 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     6.723    core_inst/tx_fifo_axis_tdata_reg[11]_i_383_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.772 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_552/CO[3]
                         net (fo=1, routed)           0.000     6.772    core_inst/tx_fifo_axis_tdata_reg[11]_i_552_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.821 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000     6.821    core_inst/tx_fifo_axis_tdata_reg[11]_i_721_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.870 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000     6.870    core_inst/tx_fifo_axis_tdata_reg[11]_i_890_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.919 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1059/CO[3]
                         net (fo=1, routed)           0.000     6.919    core_inst/tx_fifo_axis_tdata_reg[11]_i_1059_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.968 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1228/CO[3]
                         net (fo=1, routed)           0.000     6.968    core_inst/tx_fifo_axis_tdata_reg[11]_i_1228_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.075 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1397/O[2]
                         net (fo=2, routed)           0.227     7.302    core_inst/p_0_in__0[31]
    SLICE_X156Y368       LUT2 (Prop_lut2_I1_O)        0.118     7.420 r  core_inst/tx_fifo_axis_tdata[11]_i_1505/O
                         net (fo=1, routed)           0.000     7.420    core_inst/tx_fifo_axis_tdata[11]_i_1505_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_1435_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_1430_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     7.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_1425_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     7.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_1420_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_1415_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1410/CO[3]
                         net (fo=1, routed)           0.000     7.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_1410_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1405/CO[3]
                         net (fo=1, routed)           0.007     7.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_1405_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.015 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     8.015    core_inst/tx_fifo_axis_tdata_reg[11]_i_1402_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.137 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1401/CO[0]
                         net (fo=35, routed)          0.523     8.659    core_inst/tx_fifo_axis_tdata_reg[11]_i_1401_n_3
    SLICE_X154Y368       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     9.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_1392_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.082 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.082    core_inst/tx_fifo_axis_tdata_reg[11]_i_1387_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.132 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.132    core_inst/tx_fifo_axis_tdata_reg[11]_i_1382_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.182 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.182    core_inst/tx_fifo_axis_tdata_reg[11]_i_1377_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.232 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.232    core_inst/tx_fifo_axis_tdata_reg[11]_i_1372_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.282 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     9.282    core_inst/tx_fifo_axis_tdata_reg[11]_i_1367_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.332 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1362/CO[3]
                         net (fo=1, routed)           0.007     9.339    core_inst/tx_fifo_axis_tdata_reg[11]_i_1362_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1359/CO[3]
                         net (fo=1, routed)           0.000     9.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1359_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.463 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1358/CO[1]
                         net (fo=35, routed)          0.451     9.914    core_inst/tx_fifo_axis_tdata_reg[11]_i_1358_n_2
    SLICE_X155Y368       LUT3 (Prop_lut3_I0_O)        0.120    10.034 r  core_inst/tx_fifo_axis_tdata[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.034    core_inst/tx_fifo_axis_tdata[11]_i_1400_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.291 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.291    core_inst/tx_fifo_axis_tdata_reg[11]_i_1350_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.340    core_inst/tx_fifo_axis_tdata_reg[11]_i_1345_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1340_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.438 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.438    core_inst/tx_fifo_axis_tdata_reg[11]_i_1335_n_0
    SLICE_X155Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.487 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.487    core_inst/tx_fifo_axis_tdata_reg[11]_i_1330_n_0
    SLICE_X155Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    10.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_1325_n_0
    SLICE_X155Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1320/CO[3]
                         net (fo=1, routed)           0.007    10.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_1320_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1317/CO[3]
                         net (fo=1, routed)           0.000    10.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_1317_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.716 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1316/CO[1]
                         net (fo=35, routed)          0.551    11.267    core_inst/tx_fifo_axis_tdata_reg[11]_i_1316_n_2
    SLICE_X157Y368       LUT3 (Prop_lut3_I0_O)        0.118    11.385 r  core_inst/tx_fifo_axis_tdata[11]_i_1357/O
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata[11]_i_1357_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.642 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.642    core_inst/tx_fifo_axis_tdata_reg[11]_i_1308_n_0
    SLICE_X157Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.691 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.691    core_inst/tx_fifo_axis_tdata_reg[11]_i_1303_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.740 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.740    core_inst/tx_fifo_axis_tdata_reg[11]_i_1298_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.789 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.789    core_inst/tx_fifo_axis_tdata_reg[11]_i_1293_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.838 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.838    core_inst/tx_fifo_axis_tdata_reg[11]_i_1288_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.887 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    11.887    core_inst/tx_fifo_axis_tdata_reg[11]_i_1283_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.936 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1278/CO[3]
                         net (fo=1, routed)           0.007    11.943    core_inst/tx_fifo_axis_tdata_reg[11]_i_1278_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.992 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1275/CO[3]
                         net (fo=1, routed)           0.000    11.992    core_inst/tx_fifo_axis_tdata_reg[11]_i_1275_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.067 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1274/CO[1]
                         net (fo=35, routed)          0.504    12.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_1274_n_2
    SLICE_X159Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    12.925 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    12.925    core_inst/tx_fifo_axis_tdata_reg[11]_i_1266_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    12.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_1261_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.023 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.023    core_inst/tx_fifo_axis_tdata_reg[11]_i_1256_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.072 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.072    core_inst/tx_fifo_axis_tdata_reg[11]_i_1251_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.121 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.121    core_inst/tx_fifo_axis_tdata_reg[11]_i_1246_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.170 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1241/CO[3]
                         net (fo=1, routed)           0.007    13.177    core_inst/tx_fifo_axis_tdata_reg[11]_i_1241_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.226 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    13.226    core_inst/tx_fifo_axis_tdata_reg[11]_i_1236_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.275 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    13.275    core_inst/tx_fifo_axis_tdata_reg[11]_i_1233_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.350 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1232/CO[1]
                         net (fo=35, routed)          0.320    13.670    core_inst/tx_fifo_axis_tdata_reg[11]_i_1232_n_2
    SLICE_X158Y375       LUT3 (Prop_lut3_I0_O)        0.118    13.788 r  core_inst/tx_fifo_axis_tdata[11]_i_1273/O
                         net (fo=1, routed)           0.000    13.788    core_inst/tx_fifo_axis_tdata[11]_i_1273_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.034 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.034    core_inst/tx_fifo_axis_tdata_reg[11]_i_1223_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.084 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.084    core_inst/tx_fifo_axis_tdata_reg[11]_i_1218_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.134 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.134    core_inst/tx_fifo_axis_tdata_reg[11]_i_1213_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.184 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.184    core_inst/tx_fifo_axis_tdata_reg[11]_i_1208_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.234 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.234    core_inst/tx_fifo_axis_tdata_reg[11]_i_1203_n_0
    SLICE_X158Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.284 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    14.284    core_inst/tx_fifo_axis_tdata_reg[11]_i_1198_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.334 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    14.334    core_inst/tx_fifo_axis_tdata_reg[11]_i_1193_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.384 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    14.384    core_inst/tx_fifo_axis_tdata_reg[11]_i_1190_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1189/CO[1]
                         net (fo=35, routed)          0.428    14.885    core_inst/tx_fifo_axis_tdata_reg[11]_i_1189_n_2
    SLICE_X157Y377       LUT3 (Prop_lut3_I0_O)        0.120    15.005 r  core_inst/tx_fifo_axis_tdata[11]_i_1231/O
                         net (fo=1, routed)           0.000    15.005    core_inst/tx_fifo_axis_tdata[11]_i_1231_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    15.262 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.262    core_inst/tx_fifo_axis_tdata_reg[11]_i_1181_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.311 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.311    core_inst/tx_fifo_axis_tdata_reg[11]_i_1176_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.360 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.360    core_inst/tx_fifo_axis_tdata_reg[11]_i_1171_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.409 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.409    core_inst/tx_fifo_axis_tdata_reg[11]_i_1166_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.458    core_inst/tx_fifo_axis_tdata_reg[11]_i_1161_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.507 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    15.507    core_inst/tx_fifo_axis_tdata_reg[11]_i_1156_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.556 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    15.556    core_inst/tx_fifo_axis_tdata_reg[11]_i_1151_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    15.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_1148_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.680 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1147/CO[1]
                         net (fo=35, routed)          0.499    16.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_1147_n_2
    SLICE_X156Y379       LUT3 (Prop_lut3_I0_O)        0.118    16.297 r  core_inst/tx_fifo_axis_tdata[11]_i_1188/O
                         net (fo=1, routed)           0.000    16.297    core_inst/tx_fifo_axis_tdata[11]_i_1188_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_1139_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.593    core_inst/tx_fifo_axis_tdata_reg[11]_i_1134_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.643 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.643    core_inst/tx_fifo_axis_tdata_reg[11]_i_1129_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.693 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.693    core_inst/tx_fifo_axis_tdata_reg[11]_i_1124_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.743 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    16.743    core_inst/tx_fifo_axis_tdata_reg[11]_i_1119_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.793 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    16.793    core_inst/tx_fifo_axis_tdata_reg[11]_i_1114_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.843 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    16.843    core_inst/tx_fifo_axis_tdata_reg[11]_i_1109_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.893 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    16.893    core_inst/tx_fifo_axis_tdata_reg[11]_i_1106_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.967 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1105/CO[1]
                         net (fo=35, routed)          0.502    17.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_1105_n_2
    SLICE_X155Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    17.825 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    17.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_1097_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    17.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_1092_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.923 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.923    core_inst/tx_fifo_axis_tdata_reg[11]_i_1087_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.972 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    17.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1082_n_0
    SLICE_X155Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.021 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.021    core_inst/tx_fifo_axis_tdata_reg[11]_i_1077_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.070 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    18.070    core_inst/tx_fifo_axis_tdata_reg[11]_i_1072_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.119 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    18.119    core_inst/tx_fifo_axis_tdata_reg[11]_i_1067_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.168 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    18.168    core_inst/tx_fifo_axis_tdata_reg[11]_i_1064_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.243 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1063/CO[1]
                         net (fo=35, routed)          0.506    18.749    core_inst/tx_fifo_axis_tdata_reg[11]_i_1063_n_2
    SLICE_X159Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    19.103 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.103    core_inst/tx_fifo_axis_tdata_reg[11]_i_1054_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.152 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.152    core_inst/tx_fifo_axis_tdata_reg[11]_i_1049_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.201 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.201    core_inst/tx_fifo_axis_tdata_reg[11]_i_1044_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.250 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_1039_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.299 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.299    core_inst/tx_fifo_axis_tdata_reg[11]_i_1034_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.348 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    19.348    core_inst/tx_fifo_axis_tdata_reg[11]_i_1029_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.397 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    19.397    core_inst/tx_fifo_axis_tdata_reg[11]_i_1024_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.446 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1021/CO[3]
                         net (fo=1, routed)           0.000    19.446    core_inst/tx_fifo_axis_tdata_reg[11]_i_1021_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1020/CO[1]
                         net (fo=35, routed)          0.451    19.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1020_n_2
    SLICE_X158Y385       LUT3 (Prop_lut3_I0_O)        0.118    20.090 r  core_inst/tx_fifo_axis_tdata[11]_i_1062/O
                         net (fo=1, routed)           0.000    20.090    core_inst/tx_fifo_axis_tdata[11]_i_1062_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.336 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    20.336    core_inst/tx_fifo_axis_tdata_reg[11]_i_1012_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.386 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.386    core_inst/tx_fifo_axis_tdata_reg[11]_i_1007_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.436 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.436    core_inst/tx_fifo_axis_tdata_reg[11]_i_1002_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.486 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.486    core_inst/tx_fifo_axis_tdata_reg[11]_i_997_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_992_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.586 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000    20.586    core_inst/tx_fifo_axis_tdata_reg[11]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.636 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    20.636    core_inst/tx_fifo_axis_tdata_reg[11]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_979/CO[3]
                         net (fo=1, routed)           0.000    20.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_979_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.760 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_978/CO[1]
                         net (fo=35, routed)          0.498    21.258    core_inst/tx_fifo_axis_tdata_reg[11]_i_978_n_2
    SLICE_X157Y386       LUT3 (Prop_lut3_I0_O)        0.120    21.378 r  core_inst/tx_fifo_axis_tdata[11]_i_1019/O
                         net (fo=1, routed)           0.000    21.378    core_inst/tx_fifo_axis_tdata[11]_i_1019_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    21.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_970_n_0
    SLICE_X157Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.684 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.684    core_inst/tx_fifo_axis_tdata_reg[11]_i_965_n_0
    SLICE_X157Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.733 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_960/CO[3]
                         net (fo=1, routed)           0.000    21.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_960_n_0
    SLICE_X157Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.782 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_955/CO[3]
                         net (fo=1, routed)           0.000    21.782    core_inst/tx_fifo_axis_tdata_reg[11]_i_955_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.831 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_950/CO[3]
                         net (fo=1, routed)           0.000    21.831    core_inst/tx_fifo_axis_tdata_reg[11]_i_950_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.880 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.880    core_inst/tx_fifo_axis_tdata_reg[11]_i_945_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.929 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_940/CO[3]
                         net (fo=1, routed)           0.000    21.929    core_inst/tx_fifo_axis_tdata_reg[11]_i_940_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.978 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_937/CO[3]
                         net (fo=1, routed)           0.000    21.978    core_inst/tx_fifo_axis_tdata_reg[11]_i_937_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.053 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_936/CO[1]
                         net (fo=35, routed)          0.450    22.503    core_inst/tx_fifo_axis_tdata_reg[11]_i_936_n_2
    SLICE_X155Y390       LUT3 (Prop_lut3_I0_O)        0.118    22.621 r  core_inst/tx_fifo_axis_tdata[11]_i_977/O
                         net (fo=1, routed)           0.000    22.621    core_inst/tx_fifo_axis_tdata[11]_i_977_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    22.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_928_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.927 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_923/CO[3]
                         net (fo=1, routed)           0.000    22.927    core_inst/tx_fifo_axis_tdata_reg[11]_i_923_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.976 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_918/CO[3]
                         net (fo=1, routed)           0.000    22.976    core_inst/tx_fifo_axis_tdata_reg[11]_i_918_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.025 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.025    core_inst/tx_fifo_axis_tdata_reg[11]_i_913_n_0
    SLICE_X155Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_908_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.123 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    23.123    core_inst/tx_fifo_axis_tdata_reg[11]_i_903_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.172 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_898/CO[3]
                         net (fo=1, routed)           0.000    23.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_898_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.221 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_895/CO[3]
                         net (fo=1, routed)           0.000    23.221    core_inst/tx_fifo_axis_tdata_reg[11]_i_895_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.296 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_894/CO[1]
                         net (fo=35, routed)          0.475    23.771    core_inst/tx_fifo_axis_tdata_reg[11]_i_894_n_2
    SLICE_X154Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.889 r  core_inst/tx_fifo_axis_tdata[11]_i_935/O
                         net (fo=1, routed)           0.000    23.889    core_inst/tx_fifo_axis_tdata[11]_i_935_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.135 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.135    core_inst/tx_fifo_axis_tdata_reg[11]_i_885_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.185 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.185    core_inst/tx_fifo_axis_tdata_reg[11]_i_880_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.235 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[11]_i_875_n_0
    SLICE_X154Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.285    core_inst/tx_fifo_axis_tdata_reg[11]_i_870_n_0
    SLICE_X154Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.335 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.335    core_inst/tx_fifo_axis_tdata_reg[11]_i_865_n_0
    SLICE_X154Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    24.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_860_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_855/CO[3]
                         net (fo=1, routed)           0.000    24.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_855_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    24.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_852_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.559 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_851/CO[1]
                         net (fo=35, routed)          0.461    25.019    core_inst/tx_fifo_axis_tdata_reg[11]_i_851_n_2
    SLICE_X156Y393       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    25.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_843_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_838_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_833_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.535 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_828_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_823_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_818/CO[3]
                         net (fo=1, routed)           0.000    25.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_818_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.685 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_813/CO[3]
                         net (fo=1, routed)           0.001    25.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_813_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.736 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    25.736    core_inst/tx_fifo_axis_tdata_reg[11]_i_810_n_0
    SLICE_X156Y401       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.810 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_809/CO[1]
                         net (fo=35, routed)          0.440    26.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_809_n_2
    SLICE_X157Y396       LUT3 (Prop_lut3_I0_O)        0.120    26.370 r  core_inst/tx_fifo_axis_tdata[11]_i_850/O
                         net (fo=1, routed)           0.000    26.370    core_inst/tx_fifo_axis_tdata[11]_i_850_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.627 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.627    core_inst/tx_fifo_axis_tdata_reg[11]_i_801_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.676 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.676    core_inst/tx_fifo_axis_tdata_reg[11]_i_796_n_0
    SLICE_X157Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.725 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.725    core_inst/tx_fifo_axis_tdata_reg[11]_i_791_n_0
    SLICE_X157Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_786/CO[3]
                         net (fo=1, routed)           0.001    26.775    core_inst/tx_fifo_axis_tdata_reg[11]_i_786_n_0
    SLICE_X157Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_781_n_0
    SLICE_X157Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.873 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_776/CO[3]
                         net (fo=1, routed)           0.000    26.873    core_inst/tx_fifo_axis_tdata_reg[11]_i_776_n_0
    SLICE_X157Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.922 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_771/CO[3]
                         net (fo=1, routed)           0.000    26.922    core_inst/tx_fifo_axis_tdata_reg[11]_i_771_n_0
    SLICE_X157Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.971 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_768/CO[3]
                         net (fo=1, routed)           0.000    26.971    core_inst/tx_fifo_axis_tdata_reg[11]_i_768_n_0
    SLICE_X157Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.046 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_767/CO[1]
                         net (fo=35, routed)          0.501    27.546    core_inst/tx_fifo_axis_tdata_reg[11]_i_767_n_2
    SLICE_X159Y397       LUT3 (Prop_lut3_I0_O)        0.118    27.664 r  core_inst/tx_fifo_axis_tdata[11]_i_808/O
                         net (fo=1, routed)           0.000    27.664    core_inst/tx_fifo_axis_tdata[11]_i_808_n_0
    SLICE_X159Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.921 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.921    core_inst/tx_fifo_axis_tdata_reg[11]_i_759_n_0
    SLICE_X159Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.970 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.970    core_inst/tx_fifo_axis_tdata_reg[11]_i_754_n_0
    SLICE_X159Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.019 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_749/CO[3]
                         net (fo=1, routed)           0.001    28.020    core_inst/tx_fifo_axis_tdata_reg[11]_i_749_n_0
    SLICE_X159Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.069 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.069    core_inst/tx_fifo_axis_tdata_reg[11]_i_744_n_0
    SLICE_X159Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.118 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.118    core_inst/tx_fifo_axis_tdata_reg[11]_i_739_n_0
    SLICE_X159Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.167 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.167    core_inst/tx_fifo_axis_tdata_reg[11]_i_734_n_0
    SLICE_X159Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.216 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_729/CO[3]
                         net (fo=1, routed)           0.000    28.216    core_inst/tx_fifo_axis_tdata_reg[11]_i_729_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_726_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_725/CO[1]
                         net (fo=35, routed)          0.465    28.805    core_inst/tx_fifo_axis_tdata_reg[11]_i_725_n_2
    SLICE_X158Y400       LUT3 (Prop_lut3_I0_O)        0.118    28.923 r  core_inst/tx_fifo_axis_tdata[11]_i_766/O
                         net (fo=1, routed)           0.000    28.923    core_inst/tx_fifo_axis_tdata[11]_i_766_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    29.169 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.169    core_inst/tx_fifo_axis_tdata_reg[11]_i_716_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.219 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.219    core_inst/tx_fifo_axis_tdata_reg[11]_i_711_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.269 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.269    core_inst/tx_fifo_axis_tdata_reg[11]_i_706_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.319 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.319    core_inst/tx_fifo_axis_tdata_reg[11]_i_701_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.369 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.369    core_inst/tx_fifo_axis_tdata_reg[11]_i_696_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.419 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_691/CO[3]
                         net (fo=1, routed)           0.000    29.419    core_inst/tx_fifo_axis_tdata_reg[11]_i_691_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.469 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_686/CO[3]
                         net (fo=1, routed)           0.000    29.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_686_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.519 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_683/CO[3]
                         net (fo=1, routed)           0.000    29.519    core_inst/tx_fifo_axis_tdata_reg[11]_i_683_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_682/CO[1]
                         net (fo=35, routed)          0.495    30.088    core_inst/tx_fifo_axis_tdata_reg[11]_i_682_n_2
    SLICE_X156Y402       LUT3 (Prop_lut3_I0_O)        0.120    30.208 r  core_inst/tx_fifo_axis_tdata[11]_i_724/O
                         net (fo=1, routed)           0.000    30.208    core_inst/tx_fifo_axis_tdata[11]_i_724_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.454 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.454    core_inst/tx_fifo_axis_tdata_reg[11]_i_674_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.504 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[11]_i_669_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_664/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[11]_i_664_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[11]_i_659_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.654    core_inst/tx_fifo_axis_tdata_reg[11]_i_654_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.704 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_649/CO[3]
                         net (fo=1, routed)           0.000    30.704    core_inst/tx_fifo_axis_tdata_reg[11]_i_649_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.754 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_644/CO[3]
                         net (fo=1, routed)           0.000    30.754    core_inst/tx_fifo_axis_tdata_reg[11]_i_644_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.804 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_641/CO[3]
                         net (fo=1, routed)           0.000    30.804    core_inst/tx_fifo_axis_tdata_reg[11]_i_641_n_0
    SLICE_X156Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_640/CO[1]
                         net (fo=35, routed)          0.432    31.309    core_inst/tx_fifo_axis_tdata_reg[11]_i_640_n_2
    SLICE_X155Y406       LUT3 (Prop_lut3_I0_O)        0.120    31.429 r  core_inst/tx_fifo_axis_tdata[11]_i_681/O
                         net (fo=1, routed)           0.000    31.429    core_inst/tx_fifo_axis_tdata[11]_i_681_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_632_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.735 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.735    core_inst/tx_fifo_axis_tdata_reg[11]_i_627_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.784 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_622/CO[3]
                         net (fo=1, routed)           0.000    31.784    core_inst/tx_fifo_axis_tdata_reg[11]_i_622_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.833 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.833    core_inst/tx_fifo_axis_tdata_reg[11]_i_617_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.882 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.882    core_inst/tx_fifo_axis_tdata_reg[11]_i_612_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.931 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    31.931    core_inst/tx_fifo_axis_tdata_reg[11]_i_607_n_0
    SLICE_X155Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.980 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    31.980    core_inst/tx_fifo_axis_tdata_reg[11]_i_602_n_0
    SLICE_X155Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.029 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_599/CO[3]
                         net (fo=1, routed)           0.000    32.029    core_inst/tx_fifo_axis_tdata_reg[11]_i_599_n_0
    SLICE_X155Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.104 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_598/CO[1]
                         net (fo=35, routed)          0.481    32.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_598_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    32.703 r  core_inst/tx_fifo_axis_tdata[11]_i_639/O
                         net (fo=1, routed)           0.000    32.703    core_inst/tx_fifo_axis_tdata[11]_i_639_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.960 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.960    core_inst/tx_fifo_axis_tdata_reg[11]_i_590_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.009 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.009    core_inst/tx_fifo_axis_tdata_reg[11]_i_585_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.058 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.058    core_inst/tx_fifo_axis_tdata_reg[11]_i_580_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.107 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.107    core_inst/tx_fifo_axis_tdata_reg[11]_i_575_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.156 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.156    core_inst/tx_fifo_axis_tdata_reg[11]_i_570_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.205 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_565/CO[3]
                         net (fo=1, routed)           0.000    33.205    core_inst/tx_fifo_axis_tdata_reg[11]_i_565_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.254 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_560/CO[3]
                         net (fo=1, routed)           0.000    33.254    core_inst/tx_fifo_axis_tdata_reg[11]_i_560_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.303 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_557/CO[3]
                         net (fo=1, routed)           0.000    33.303    core_inst/tx_fifo_axis_tdata_reg[11]_i_557_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.378 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_556/CO[1]
                         net (fo=35, routed)          0.354    33.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_556_n_2
    SLICE_X159Y411       LUT3 (Prop_lut3_I0_O)        0.118    33.851 r  core_inst/tx_fifo_axis_tdata[11]_i_597/O
                         net (fo=1, routed)           0.000    33.851    core_inst/tx_fifo_axis_tdata[11]_i_597_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.108 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.108    core_inst/tx_fifo_axis_tdata_reg[11]_i_547_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.157 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.157    core_inst/tx_fifo_axis_tdata_reg[11]_i_542_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.206 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.206    core_inst/tx_fifo_axis_tdata_reg[11]_i_537_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.255 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.255    core_inst/tx_fifo_axis_tdata_reg[11]_i_532_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.304 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.304    core_inst/tx_fifo_axis_tdata_reg[11]_i_527_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.353 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    34.353    core_inst/tx_fifo_axis_tdata_reg[11]_i_522_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.402 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.402    core_inst/tx_fifo_axis_tdata_reg[11]_i_517_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.451 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_514/CO[3]
                         net (fo=1, routed)           0.000    34.451    core_inst/tx_fifo_axis_tdata_reg[11]_i_514_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.526 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_513/CO[1]
                         net (fo=35, routed)          0.465    34.991    core_inst/tx_fifo_axis_tdata_reg[11]_i_513_n_2
    SLICE_X158Y411       LUT3 (Prop_lut3_I0_O)        0.118    35.109 r  core_inst/tx_fifo_axis_tdata[11]_i_555/O
                         net (fo=1, routed)           0.000    35.109    core_inst/tx_fifo_axis_tdata[11]_i_555_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.355 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.355    core_inst/tx_fifo_axis_tdata_reg[11]_i_505_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.405 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.405    core_inst/tx_fifo_axis_tdata_reg[11]_i_500_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.455 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.455    core_inst/tx_fifo_axis_tdata_reg[11]_i_495_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.505 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.505    core_inst/tx_fifo_axis_tdata_reg[11]_i_490_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.555 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.555    core_inst/tx_fifo_axis_tdata_reg[11]_i_485_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_480/CO[3]
                         net (fo=1, routed)           0.000    35.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_480_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.655 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_475/CO[3]
                         net (fo=1, routed)           0.000    35.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_475_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.705 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_472/CO[3]
                         net (fo=1, routed)           0.000    35.705    core_inst/tx_fifo_axis_tdata_reg[11]_i_472_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.779 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_471/CO[1]
                         net (fo=35, routed)          0.388    36.166    core_inst/tx_fifo_axis_tdata_reg[11]_i_471_n_2
    SLICE_X157Y414       LUT3 (Prop_lut3_I0_O)        0.120    36.286 r  core_inst/tx_fifo_axis_tdata[11]_i_512/O
                         net (fo=1, routed)           0.000    36.286    core_inst/tx_fifo_axis_tdata[11]_i_512_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_463_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.592 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_458_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_453_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.690 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.690    core_inst/tx_fifo_axis_tdata_reg[11]_i_448_n_0
    SLICE_X157Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.739 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.739    core_inst/tx_fifo_axis_tdata_reg[11]_i_443_n_0
    SLICE_X157Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.788 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.788    core_inst/tx_fifo_axis_tdata_reg[11]_i_438_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.837 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    36.837    core_inst/tx_fifo_axis_tdata_reg[11]_i_433_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.886 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_430/CO[3]
                         net (fo=1, routed)           0.000    36.886    core_inst/tx_fifo_axis_tdata_reg[11]_i_430_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.961 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_429/CO[1]
                         net (fo=35, routed)          0.449    37.410    core_inst/tx_fifo_axis_tdata_reg[11]_i_429_n_2
    SLICE_X154Y415       LUT3 (Prop_lut3_I0_O)        0.118    37.528 r  core_inst/tx_fifo_axis_tdata[11]_i_470/O
                         net (fo=1, routed)           0.000    37.528    core_inst/tx_fifo_axis_tdata[11]_i_470_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    37.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_421/CO[3]
                         net (fo=1, routed)           0.000    37.774    core_inst/tx_fifo_axis_tdata_reg[11]_i_421_n_0
    SLICE_X154Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_416/CO[3]
                         net (fo=1, routed)           0.000    37.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_416_n_0
    SLICE_X154Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_411/CO[3]
                         net (fo=1, routed)           0.000    37.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_411_n_0
    SLICE_X154Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.924 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    37.924    core_inst/tx_fifo_axis_tdata_reg[11]_i_406_n_0
    SLICE_X154Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_401_n_0
    SLICE_X154Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.024 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.024    core_inst/tx_fifo_axis_tdata_reg[11]_i_396_n_0
    SLICE_X154Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_391_n_0
    SLICE_X154Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.124 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_388/CO[3]
                         net (fo=1, routed)           0.000    38.124    core_inst/tx_fifo_axis_tdata_reg[11]_i_388_n_0
    SLICE_X154Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.198 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_387/CO[1]
                         net (fo=35, routed)          0.456    38.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_387_n_2
    SLICE_X155Y416       LUT3 (Prop_lut3_I0_O)        0.120    38.775 r  core_inst/tx_fifo_axis_tdata[11]_i_428/O
                         net (fo=1, routed)           0.000    38.775    core_inst/tx_fifo_axis_tdata[11]_i_428_n_0
    SLICE_X155Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_378/CO[3]
                         net (fo=1, routed)           0.000    39.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_378_n_0
    SLICE_X155Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.081 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_373/CO[3]
                         net (fo=1, routed)           0.000    39.081    core_inst/tx_fifo_axis_tdata_reg[11]_i_373_n_0
    SLICE_X155Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.130 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_368/CO[3]
                         net (fo=1, routed)           0.000    39.130    core_inst/tx_fifo_axis_tdata_reg[11]_i_368_n_0
    SLICE_X155Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.179 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_363/CO[3]
                         net (fo=1, routed)           0.000    39.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_363_n_0
    SLICE_X155Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.228 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_358/CO[3]
                         net (fo=1, routed)           0.000    39.228    core_inst/tx_fifo_axis_tdata_reg[11]_i_358_n_0
    SLICE_X155Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.277 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_353/CO[3]
                         net (fo=1, routed)           0.000    39.277    core_inst/tx_fifo_axis_tdata_reg[11]_i_353_n_0
    SLICE_X155Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.326 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.326    core_inst/tx_fifo_axis_tdata_reg[11]_i_348_n_0
    SLICE_X155Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.375 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_345/CO[3]
                         net (fo=1, routed)           0.000    39.375    core_inst/tx_fifo_axis_tdata_reg[11]_i_345_n_0
    SLICE_X155Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.450 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_344/CO[1]
                         net (fo=35, routed)          0.451    39.901    core_inst/tx_fifo_axis_tdata_reg[11]_i_344_n_2
    SLICE_X156Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_336/CO[3]
                         net (fo=1, routed)           0.000    40.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_336_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.315 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_331/CO[3]
                         net (fo=1, routed)           0.000    40.315    core_inst/tx_fifo_axis_tdata_reg[11]_i_331_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.365 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.365    core_inst/tx_fifo_axis_tdata_reg[11]_i_326_n_0
    SLICE_X156Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.415 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.007    40.421    core_inst/tx_fifo_axis_tdata_reg[11]_i_321_n_0
    SLICE_X156Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.471 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.471    core_inst/tx_fifo_axis_tdata_reg[11]_i_316_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.521    core_inst/tx_fifo_axis_tdata_reg[11]_i_311_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.571 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_306/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_306_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[11]_i_303_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.695 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_302/CO[1]
                         net (fo=35, routed)          0.477    41.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_302_n_2
    SLICE_X157Y424       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.528 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_294/CO[3]
                         net (fo=1, routed)           0.007    41.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_294_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.584 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_289/CO[3]
                         net (fo=1, routed)           0.000    41.584    core_inst/tx_fifo_axis_tdata_reg[11]_i_289_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.633 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    41.633    core_inst/tx_fifo_axis_tdata_reg[11]_i_283_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.682 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    41.682    core_inst/tx_fifo_axis_tdata_reg[11]_i_274_n_0
    SLICE_X157Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.731 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.731    core_inst/tx_fifo_axis_tdata_reg[11]_i_263_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.780 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    41.780    core_inst/tx_fifo_axis_tdata_reg[11]_i_258_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.829 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.829    core_inst/tx_fifo_axis_tdata_reg[11]_i_253_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_250/CO[3]
                         net (fo=1, routed)           0.000    41.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_250_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.953 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_249/CO[1]
                         net (fo=35, routed)          0.341    42.294    core_inst/tx_fifo_axis_tdata_reg[11]_i_249_n_2
    SLICE_X156Y433       LUT3 (Prop_lut3_I0_O)        0.118    42.412 r  core_inst/tx_fifo_axis_tdata[11]_i_297/O
                         net (fo=1, routed)           0.000    42.412    core_inst/tx_fifo_axis_tdata[11]_i_297_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_234/CO[3]
                         net (fo=1, routed)           0.000    42.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_234_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_233/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_233_n_0
    SLICE_X156Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_221/CO[3]
                         net (fo=1, routed)           0.000    42.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_221_n_0
    SLICE_X156Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    42.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_206_n_0
    SLICE_X156Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    42.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_192_n_0
    SLICE_X156Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    42.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_187_n_0
    SLICE_X156Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    42.958    core_inst/tx_fifo_axis_tdata_reg[11]_i_184_n_0
    SLICE_X156Y440       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_183/CO[1]
                         net (fo=35, routed)          0.458    43.490    core_inst/tx_fifo_axis_tdata_reg[11]_i_183_n_2
    SLICE_X155Y433       LUT3 (Prop_lut3_I0_O)        0.120    43.610 r  core_inst/tx_fifo_axis_tdata[11]_i_246/O
                         net (fo=1, routed)           0.000    43.610    core_inst/tx_fifo_axis_tdata[11]_i_246_n_0
    SLICE_X155Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.867 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_166/CO[3]
                         net (fo=1, routed)           0.000    43.867    core_inst/tx_fifo_axis_tdata_reg[11]_i_166_n_0
    SLICE_X155Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.916 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    43.916    core_inst/tx_fifo_axis_tdata_reg[11]_i_161_n_0
    SLICE_X155Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.965 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    43.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_160_n_0
    SLICE_X155Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.014 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    44.014    core_inst/tx_fifo_axis_tdata_reg[11]_i_211_n_0
    SLICE_X155Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.063 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    44.063    core_inst/tx_fifo_axis_tdata_reg[11]_i_138_n_0
    SLICE_X155Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.112 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    44.112    core_inst/tx_fifo_axis_tdata_reg[11]_i_119_n_0
    SLICE_X155Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.161 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.161    core_inst/tx_fifo_axis_tdata_reg[11]_i_108_n_0
    SLICE_X155Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.210 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    44.210    core_inst/tx_fifo_axis_tdata_reg[11]_i_105_n_0
    SLICE_X155Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_104/CO[1]
                         net (fo=35, routed)          0.540    44.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_104_n_2
    SLICE_X153Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.943 r  core_inst/tx_fifo_axis_tdata[11]_i_229/O
                         net (fo=1, routed)           0.000    44.943    core_inst/tx_fifo_axis_tdata[11]_i_229_n_0
    SLICE_X153Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.200 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    45.200    core_inst/tx_fifo_axis_tdata_reg[11]_i_145_n_0
    SLICE_X153Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.249 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    45.249    core_inst/tx_fifo_axis_tdata_reg[11]_i_87_n_0
    SLICE_X153Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.298 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    45.298    core_inst/tx_fifo_axis_tdata_reg[11]_i_86_n_0
    SLICE_X153Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.347 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    45.347    core_inst/tx_fifo_axis_tdata_reg[11]_i_129_n_0
    SLICE_X153Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.396 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.396    core_inst/tx_fifo_axis_tdata_reg[11]_i_124_n_0
    SLICE_X153Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.445 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.445    core_inst/tx_fifo_axis_tdata_reg[11]_i_63_n_0
    SLICE_X153Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.494 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.494    core_inst/tx_fifo_axis_tdata_reg[11]_i_49_n_0
    SLICE_X153Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_45_n_0
    SLICE_X153Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.618 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_44/CO[1]
                         net (fo=35, routed)          0.518    46.136    core_inst/tx_fifo_axis_tdata_reg[11]_i_44_n_2
    SLICE_X154Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.254 r  core_inst/tx_fifo_axis_tdata[11]_i_149/O
                         net (fo=1, routed)           0.000    46.254    core_inst/tx_fifo_axis_tdata[11]_i_149_n_0
    SLICE_X154Y436       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.500 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.500    core_inst/tx_fifo_axis_tdata_reg[11]_i_70_n_0
    SLICE_X154Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.550 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.550    core_inst/tx_fifo_axis_tdata_reg[11]_i_85_n_0
    SLICE_X154Y438       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.697 f  core_inst/tx_fifo_axis_tdata_reg[11]_i_35/O[3]
                         net (fo=6, routed)           0.325    47.022    core_inst/tx_fifo_axis_tdata_reg[11]_i_35_n_4
    SLICE_X150Y438       LUT4 (Prop_lut4_I1_O)        0.120    47.142 f  core_inst/tx_fifo_axis_tdata[11]_i_273/O
                         net (fo=2, routed)           0.426    47.568    core_inst/tx_fifo_axis_tdata[11]_i_273_n_0
    SLICE_X152Y438       LUT6 (Prop_lut6_I5_O)        0.043    47.611 r  core_inst/tx_fifo_axis_tdata[11]_i_202/O
                         net (fo=3, routed)           0.419    48.029    core_inst/tx_fifo_axis_tdata[11]_i_202_n_0
    SLICE_X152Y437       LUT6 (Prop_lut6_I5_O)        0.043    48.072 f  core_inst/tx_fifo_axis_tdata[11]_i_115/O
                         net (fo=8, routed)           0.249    48.322    core_inst/tx_fifo_axis_tdata[11]_i_115_n_0
    SLICE_X150Y437       LUT6 (Prop_lut6_I4_O)        0.043    48.365 r  core_inst/tx_fifo_axis_tdata[11]_i_68/O
                         net (fo=2, routed)           0.461    48.826    core_inst/tx_fifo_axis_tdata[11]_i_68_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.869 r  core_inst/tx_fifo_axis_tdata[11]_i_42/O
                         net (fo=1, routed)           0.434    49.303    core_inst/tx_fifo_axis_tdata[11]_i_42_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    49.346 r  core_inst/tx_fifo_axis_tdata[11]_i_15/O
                         net (fo=1, routed)           0.409    49.756    core_inst/tx_fifo_axis_tdata[11]_i_15_n_0
    SLICE_X159Y440       LUT6 (Prop_lut6_I5_O)        0.043    49.799 r  core_inst/tx_fifo_axis_tdata[11]_i_6/O
                         net (fo=10, routed)          0.300    50.099    core_inst/tx_fifo_axis_tdata[11]_i_6_n_0
    SLICE_X159Y442       LUT5 (Prop_lut5_I0_O)        0.043    50.142 f  core_inst/tx_fifo_axis_tdata[63]_i_6/O
                         net (fo=3, routed)           0.297    50.439    core_inst/tx_fifo_axis_tdata[63]_i_6_n_0
    SLICE_X159Y442       LUT6 (Prop_lut6_I3_O)        0.043    50.482 r  core_inst/tx_fifo_axis_tdata[63]_i_3/O
                         net (fo=39, routed)          0.336    50.818    core_inst/tx_fifo_axis_tdata[63]_i_3_n_0
    SLICE_X161Y442       LUT4 (Prop_lut4_I3_O)        0.043    50.861 r  core_inst/tx_fifo_axis_tdata[12]_i_1/O
                         net (fo=1, routed)           0.000    50.861    core_inst/tx_fifo_axis_tdata[12]_i_1_n_0
    SLICE_X161Y442       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.317    11.153    core_inst/coreclk_out
    SLICE_X161Y442       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[12]/C
                         clock pessimism              1.194    12.347    
                         clock uncertainty           -0.035    12.311    
    SLICE_X161Y442       FDRE (Setup_fdre_C_D)        0.032    12.343    core_inst/tx_fifo_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -50.861    
  -------------------------------------------------------------------
                         slack                                -38.517    

Slack (VIOLATED) :        -38.512ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.881ns  (logic 26.474ns (58.987%)  route 18.407ns (41.013%))
  Logic Levels:           324  (CARRY4=289 LUT2=1 LUT3=24 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 11.154 - 6.400 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.505     5.975    core_inst/coreclk_out
    SLICE_X156Y360       FDRE                                         r  core_inst/pkt_n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y360       FDRE (Prop_fdre_C_Q)         0.254     6.229 r  core_inst/pkt_n_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     6.380    core_inst/pkt_n_reg_reg[1]
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.294     6.674 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000     6.674    core_inst/tx_fifo_axis_tdata_reg[11]_i_226_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.723 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     6.723    core_inst/tx_fifo_axis_tdata_reg[11]_i_383_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.772 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_552/CO[3]
                         net (fo=1, routed)           0.000     6.772    core_inst/tx_fifo_axis_tdata_reg[11]_i_552_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.821 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000     6.821    core_inst/tx_fifo_axis_tdata_reg[11]_i_721_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.870 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000     6.870    core_inst/tx_fifo_axis_tdata_reg[11]_i_890_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.919 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1059/CO[3]
                         net (fo=1, routed)           0.000     6.919    core_inst/tx_fifo_axis_tdata_reg[11]_i_1059_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.968 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1228/CO[3]
                         net (fo=1, routed)           0.000     6.968    core_inst/tx_fifo_axis_tdata_reg[11]_i_1228_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.075 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1397/O[2]
                         net (fo=2, routed)           0.227     7.302    core_inst/p_0_in__0[31]
    SLICE_X156Y368       LUT2 (Prop_lut2_I1_O)        0.118     7.420 r  core_inst/tx_fifo_axis_tdata[11]_i_1505/O
                         net (fo=1, routed)           0.000     7.420    core_inst/tx_fifo_axis_tdata[11]_i_1505_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_1435_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_1430_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     7.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_1425_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     7.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_1420_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_1415_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1410/CO[3]
                         net (fo=1, routed)           0.000     7.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_1410_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1405/CO[3]
                         net (fo=1, routed)           0.007     7.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_1405_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.015 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     8.015    core_inst/tx_fifo_axis_tdata_reg[11]_i_1402_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.137 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1401/CO[0]
                         net (fo=35, routed)          0.523     8.659    core_inst/tx_fifo_axis_tdata_reg[11]_i_1401_n_3
    SLICE_X154Y368       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     9.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_1392_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.082 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.082    core_inst/tx_fifo_axis_tdata_reg[11]_i_1387_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.132 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.132    core_inst/tx_fifo_axis_tdata_reg[11]_i_1382_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.182 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.182    core_inst/tx_fifo_axis_tdata_reg[11]_i_1377_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.232 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.232    core_inst/tx_fifo_axis_tdata_reg[11]_i_1372_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.282 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     9.282    core_inst/tx_fifo_axis_tdata_reg[11]_i_1367_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.332 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1362/CO[3]
                         net (fo=1, routed)           0.007     9.339    core_inst/tx_fifo_axis_tdata_reg[11]_i_1362_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1359/CO[3]
                         net (fo=1, routed)           0.000     9.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1359_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.463 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1358/CO[1]
                         net (fo=35, routed)          0.451     9.914    core_inst/tx_fifo_axis_tdata_reg[11]_i_1358_n_2
    SLICE_X155Y368       LUT3 (Prop_lut3_I0_O)        0.120    10.034 r  core_inst/tx_fifo_axis_tdata[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.034    core_inst/tx_fifo_axis_tdata[11]_i_1400_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.291 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.291    core_inst/tx_fifo_axis_tdata_reg[11]_i_1350_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.340    core_inst/tx_fifo_axis_tdata_reg[11]_i_1345_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1340_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.438 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.438    core_inst/tx_fifo_axis_tdata_reg[11]_i_1335_n_0
    SLICE_X155Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.487 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.487    core_inst/tx_fifo_axis_tdata_reg[11]_i_1330_n_0
    SLICE_X155Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    10.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_1325_n_0
    SLICE_X155Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1320/CO[3]
                         net (fo=1, routed)           0.007    10.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_1320_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1317/CO[3]
                         net (fo=1, routed)           0.000    10.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_1317_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.716 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1316/CO[1]
                         net (fo=35, routed)          0.551    11.267    core_inst/tx_fifo_axis_tdata_reg[11]_i_1316_n_2
    SLICE_X157Y368       LUT3 (Prop_lut3_I0_O)        0.118    11.385 r  core_inst/tx_fifo_axis_tdata[11]_i_1357/O
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata[11]_i_1357_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.642 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.642    core_inst/tx_fifo_axis_tdata_reg[11]_i_1308_n_0
    SLICE_X157Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.691 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.691    core_inst/tx_fifo_axis_tdata_reg[11]_i_1303_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.740 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.740    core_inst/tx_fifo_axis_tdata_reg[11]_i_1298_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.789 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.789    core_inst/tx_fifo_axis_tdata_reg[11]_i_1293_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.838 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.838    core_inst/tx_fifo_axis_tdata_reg[11]_i_1288_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.887 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    11.887    core_inst/tx_fifo_axis_tdata_reg[11]_i_1283_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.936 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1278/CO[3]
                         net (fo=1, routed)           0.007    11.943    core_inst/tx_fifo_axis_tdata_reg[11]_i_1278_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.992 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1275/CO[3]
                         net (fo=1, routed)           0.000    11.992    core_inst/tx_fifo_axis_tdata_reg[11]_i_1275_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.067 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1274/CO[1]
                         net (fo=35, routed)          0.504    12.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_1274_n_2
    SLICE_X159Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    12.925 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    12.925    core_inst/tx_fifo_axis_tdata_reg[11]_i_1266_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    12.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_1261_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.023 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.023    core_inst/tx_fifo_axis_tdata_reg[11]_i_1256_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.072 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.072    core_inst/tx_fifo_axis_tdata_reg[11]_i_1251_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.121 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.121    core_inst/tx_fifo_axis_tdata_reg[11]_i_1246_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.170 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1241/CO[3]
                         net (fo=1, routed)           0.007    13.177    core_inst/tx_fifo_axis_tdata_reg[11]_i_1241_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.226 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    13.226    core_inst/tx_fifo_axis_tdata_reg[11]_i_1236_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.275 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    13.275    core_inst/tx_fifo_axis_tdata_reg[11]_i_1233_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.350 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1232/CO[1]
                         net (fo=35, routed)          0.320    13.670    core_inst/tx_fifo_axis_tdata_reg[11]_i_1232_n_2
    SLICE_X158Y375       LUT3 (Prop_lut3_I0_O)        0.118    13.788 r  core_inst/tx_fifo_axis_tdata[11]_i_1273/O
                         net (fo=1, routed)           0.000    13.788    core_inst/tx_fifo_axis_tdata[11]_i_1273_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.034 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.034    core_inst/tx_fifo_axis_tdata_reg[11]_i_1223_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.084 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.084    core_inst/tx_fifo_axis_tdata_reg[11]_i_1218_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.134 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.134    core_inst/tx_fifo_axis_tdata_reg[11]_i_1213_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.184 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.184    core_inst/tx_fifo_axis_tdata_reg[11]_i_1208_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.234 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.234    core_inst/tx_fifo_axis_tdata_reg[11]_i_1203_n_0
    SLICE_X158Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.284 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    14.284    core_inst/tx_fifo_axis_tdata_reg[11]_i_1198_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.334 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    14.334    core_inst/tx_fifo_axis_tdata_reg[11]_i_1193_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.384 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    14.384    core_inst/tx_fifo_axis_tdata_reg[11]_i_1190_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1189/CO[1]
                         net (fo=35, routed)          0.428    14.885    core_inst/tx_fifo_axis_tdata_reg[11]_i_1189_n_2
    SLICE_X157Y377       LUT3 (Prop_lut3_I0_O)        0.120    15.005 r  core_inst/tx_fifo_axis_tdata[11]_i_1231/O
                         net (fo=1, routed)           0.000    15.005    core_inst/tx_fifo_axis_tdata[11]_i_1231_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    15.262 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.262    core_inst/tx_fifo_axis_tdata_reg[11]_i_1181_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.311 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.311    core_inst/tx_fifo_axis_tdata_reg[11]_i_1176_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.360 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.360    core_inst/tx_fifo_axis_tdata_reg[11]_i_1171_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.409 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.409    core_inst/tx_fifo_axis_tdata_reg[11]_i_1166_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.458    core_inst/tx_fifo_axis_tdata_reg[11]_i_1161_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.507 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    15.507    core_inst/tx_fifo_axis_tdata_reg[11]_i_1156_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.556 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    15.556    core_inst/tx_fifo_axis_tdata_reg[11]_i_1151_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    15.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_1148_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.680 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1147/CO[1]
                         net (fo=35, routed)          0.499    16.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_1147_n_2
    SLICE_X156Y379       LUT3 (Prop_lut3_I0_O)        0.118    16.297 r  core_inst/tx_fifo_axis_tdata[11]_i_1188/O
                         net (fo=1, routed)           0.000    16.297    core_inst/tx_fifo_axis_tdata[11]_i_1188_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_1139_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.593    core_inst/tx_fifo_axis_tdata_reg[11]_i_1134_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.643 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.643    core_inst/tx_fifo_axis_tdata_reg[11]_i_1129_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.693 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.693    core_inst/tx_fifo_axis_tdata_reg[11]_i_1124_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.743 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    16.743    core_inst/tx_fifo_axis_tdata_reg[11]_i_1119_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.793 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    16.793    core_inst/tx_fifo_axis_tdata_reg[11]_i_1114_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.843 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    16.843    core_inst/tx_fifo_axis_tdata_reg[11]_i_1109_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.893 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    16.893    core_inst/tx_fifo_axis_tdata_reg[11]_i_1106_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.967 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1105/CO[1]
                         net (fo=35, routed)          0.502    17.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_1105_n_2
    SLICE_X155Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    17.825 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    17.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_1097_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    17.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_1092_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.923 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.923    core_inst/tx_fifo_axis_tdata_reg[11]_i_1087_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.972 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    17.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1082_n_0
    SLICE_X155Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.021 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.021    core_inst/tx_fifo_axis_tdata_reg[11]_i_1077_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.070 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    18.070    core_inst/tx_fifo_axis_tdata_reg[11]_i_1072_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.119 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    18.119    core_inst/tx_fifo_axis_tdata_reg[11]_i_1067_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.168 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    18.168    core_inst/tx_fifo_axis_tdata_reg[11]_i_1064_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.243 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1063/CO[1]
                         net (fo=35, routed)          0.506    18.749    core_inst/tx_fifo_axis_tdata_reg[11]_i_1063_n_2
    SLICE_X159Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    19.103 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.103    core_inst/tx_fifo_axis_tdata_reg[11]_i_1054_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.152 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.152    core_inst/tx_fifo_axis_tdata_reg[11]_i_1049_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.201 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.201    core_inst/tx_fifo_axis_tdata_reg[11]_i_1044_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.250 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_1039_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.299 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.299    core_inst/tx_fifo_axis_tdata_reg[11]_i_1034_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.348 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    19.348    core_inst/tx_fifo_axis_tdata_reg[11]_i_1029_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.397 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    19.397    core_inst/tx_fifo_axis_tdata_reg[11]_i_1024_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.446 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1021/CO[3]
                         net (fo=1, routed)           0.000    19.446    core_inst/tx_fifo_axis_tdata_reg[11]_i_1021_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1020/CO[1]
                         net (fo=35, routed)          0.451    19.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1020_n_2
    SLICE_X158Y385       LUT3 (Prop_lut3_I0_O)        0.118    20.090 r  core_inst/tx_fifo_axis_tdata[11]_i_1062/O
                         net (fo=1, routed)           0.000    20.090    core_inst/tx_fifo_axis_tdata[11]_i_1062_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.336 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    20.336    core_inst/tx_fifo_axis_tdata_reg[11]_i_1012_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.386 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.386    core_inst/tx_fifo_axis_tdata_reg[11]_i_1007_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.436 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.436    core_inst/tx_fifo_axis_tdata_reg[11]_i_1002_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.486 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.486    core_inst/tx_fifo_axis_tdata_reg[11]_i_997_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_992_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.586 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000    20.586    core_inst/tx_fifo_axis_tdata_reg[11]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.636 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    20.636    core_inst/tx_fifo_axis_tdata_reg[11]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_979/CO[3]
                         net (fo=1, routed)           0.000    20.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_979_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.760 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_978/CO[1]
                         net (fo=35, routed)          0.498    21.258    core_inst/tx_fifo_axis_tdata_reg[11]_i_978_n_2
    SLICE_X157Y386       LUT3 (Prop_lut3_I0_O)        0.120    21.378 r  core_inst/tx_fifo_axis_tdata[11]_i_1019/O
                         net (fo=1, routed)           0.000    21.378    core_inst/tx_fifo_axis_tdata[11]_i_1019_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    21.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_970_n_0
    SLICE_X157Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.684 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.684    core_inst/tx_fifo_axis_tdata_reg[11]_i_965_n_0
    SLICE_X157Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.733 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_960/CO[3]
                         net (fo=1, routed)           0.000    21.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_960_n_0
    SLICE_X157Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.782 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_955/CO[3]
                         net (fo=1, routed)           0.000    21.782    core_inst/tx_fifo_axis_tdata_reg[11]_i_955_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.831 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_950/CO[3]
                         net (fo=1, routed)           0.000    21.831    core_inst/tx_fifo_axis_tdata_reg[11]_i_950_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.880 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.880    core_inst/tx_fifo_axis_tdata_reg[11]_i_945_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.929 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_940/CO[3]
                         net (fo=1, routed)           0.000    21.929    core_inst/tx_fifo_axis_tdata_reg[11]_i_940_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.978 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_937/CO[3]
                         net (fo=1, routed)           0.000    21.978    core_inst/tx_fifo_axis_tdata_reg[11]_i_937_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.053 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_936/CO[1]
                         net (fo=35, routed)          0.450    22.503    core_inst/tx_fifo_axis_tdata_reg[11]_i_936_n_2
    SLICE_X155Y390       LUT3 (Prop_lut3_I0_O)        0.118    22.621 r  core_inst/tx_fifo_axis_tdata[11]_i_977/O
                         net (fo=1, routed)           0.000    22.621    core_inst/tx_fifo_axis_tdata[11]_i_977_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    22.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_928_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.927 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_923/CO[3]
                         net (fo=1, routed)           0.000    22.927    core_inst/tx_fifo_axis_tdata_reg[11]_i_923_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.976 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_918/CO[3]
                         net (fo=1, routed)           0.000    22.976    core_inst/tx_fifo_axis_tdata_reg[11]_i_918_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.025 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.025    core_inst/tx_fifo_axis_tdata_reg[11]_i_913_n_0
    SLICE_X155Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_908_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.123 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    23.123    core_inst/tx_fifo_axis_tdata_reg[11]_i_903_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.172 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_898/CO[3]
                         net (fo=1, routed)           0.000    23.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_898_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.221 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_895/CO[3]
                         net (fo=1, routed)           0.000    23.221    core_inst/tx_fifo_axis_tdata_reg[11]_i_895_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.296 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_894/CO[1]
                         net (fo=35, routed)          0.475    23.771    core_inst/tx_fifo_axis_tdata_reg[11]_i_894_n_2
    SLICE_X154Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.889 r  core_inst/tx_fifo_axis_tdata[11]_i_935/O
                         net (fo=1, routed)           0.000    23.889    core_inst/tx_fifo_axis_tdata[11]_i_935_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.135 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.135    core_inst/tx_fifo_axis_tdata_reg[11]_i_885_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.185 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.185    core_inst/tx_fifo_axis_tdata_reg[11]_i_880_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.235 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[11]_i_875_n_0
    SLICE_X154Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.285    core_inst/tx_fifo_axis_tdata_reg[11]_i_870_n_0
    SLICE_X154Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.335 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.335    core_inst/tx_fifo_axis_tdata_reg[11]_i_865_n_0
    SLICE_X154Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    24.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_860_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_855/CO[3]
                         net (fo=1, routed)           0.000    24.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_855_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    24.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_852_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.559 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_851/CO[1]
                         net (fo=35, routed)          0.461    25.019    core_inst/tx_fifo_axis_tdata_reg[11]_i_851_n_2
    SLICE_X156Y393       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    25.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_843_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_838_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_833_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.535 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_828_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_823_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_818/CO[3]
                         net (fo=1, routed)           0.000    25.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_818_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.685 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_813/CO[3]
                         net (fo=1, routed)           0.001    25.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_813_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.736 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    25.736    core_inst/tx_fifo_axis_tdata_reg[11]_i_810_n_0
    SLICE_X156Y401       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.810 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_809/CO[1]
                         net (fo=35, routed)          0.440    26.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_809_n_2
    SLICE_X157Y396       LUT3 (Prop_lut3_I0_O)        0.120    26.370 r  core_inst/tx_fifo_axis_tdata[11]_i_850/O
                         net (fo=1, routed)           0.000    26.370    core_inst/tx_fifo_axis_tdata[11]_i_850_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.627 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.627    core_inst/tx_fifo_axis_tdata_reg[11]_i_801_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.676 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.676    core_inst/tx_fifo_axis_tdata_reg[11]_i_796_n_0
    SLICE_X157Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.725 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.725    core_inst/tx_fifo_axis_tdata_reg[11]_i_791_n_0
    SLICE_X157Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_786/CO[3]
                         net (fo=1, routed)           0.001    26.775    core_inst/tx_fifo_axis_tdata_reg[11]_i_786_n_0
    SLICE_X157Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_781_n_0
    SLICE_X157Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.873 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_776/CO[3]
                         net (fo=1, routed)           0.000    26.873    core_inst/tx_fifo_axis_tdata_reg[11]_i_776_n_0
    SLICE_X157Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.922 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_771/CO[3]
                         net (fo=1, routed)           0.000    26.922    core_inst/tx_fifo_axis_tdata_reg[11]_i_771_n_0
    SLICE_X157Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.971 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_768/CO[3]
                         net (fo=1, routed)           0.000    26.971    core_inst/tx_fifo_axis_tdata_reg[11]_i_768_n_0
    SLICE_X157Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.046 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_767/CO[1]
                         net (fo=35, routed)          0.501    27.546    core_inst/tx_fifo_axis_tdata_reg[11]_i_767_n_2
    SLICE_X159Y397       LUT3 (Prop_lut3_I0_O)        0.118    27.664 r  core_inst/tx_fifo_axis_tdata[11]_i_808/O
                         net (fo=1, routed)           0.000    27.664    core_inst/tx_fifo_axis_tdata[11]_i_808_n_0
    SLICE_X159Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.921 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.921    core_inst/tx_fifo_axis_tdata_reg[11]_i_759_n_0
    SLICE_X159Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.970 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.970    core_inst/tx_fifo_axis_tdata_reg[11]_i_754_n_0
    SLICE_X159Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.019 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_749/CO[3]
                         net (fo=1, routed)           0.001    28.020    core_inst/tx_fifo_axis_tdata_reg[11]_i_749_n_0
    SLICE_X159Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.069 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.069    core_inst/tx_fifo_axis_tdata_reg[11]_i_744_n_0
    SLICE_X159Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.118 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.118    core_inst/tx_fifo_axis_tdata_reg[11]_i_739_n_0
    SLICE_X159Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.167 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.167    core_inst/tx_fifo_axis_tdata_reg[11]_i_734_n_0
    SLICE_X159Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.216 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_729/CO[3]
                         net (fo=1, routed)           0.000    28.216    core_inst/tx_fifo_axis_tdata_reg[11]_i_729_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_726_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_725/CO[1]
                         net (fo=35, routed)          0.465    28.805    core_inst/tx_fifo_axis_tdata_reg[11]_i_725_n_2
    SLICE_X158Y400       LUT3 (Prop_lut3_I0_O)        0.118    28.923 r  core_inst/tx_fifo_axis_tdata[11]_i_766/O
                         net (fo=1, routed)           0.000    28.923    core_inst/tx_fifo_axis_tdata[11]_i_766_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    29.169 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.169    core_inst/tx_fifo_axis_tdata_reg[11]_i_716_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.219 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.219    core_inst/tx_fifo_axis_tdata_reg[11]_i_711_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.269 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.269    core_inst/tx_fifo_axis_tdata_reg[11]_i_706_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.319 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.319    core_inst/tx_fifo_axis_tdata_reg[11]_i_701_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.369 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.369    core_inst/tx_fifo_axis_tdata_reg[11]_i_696_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.419 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_691/CO[3]
                         net (fo=1, routed)           0.000    29.419    core_inst/tx_fifo_axis_tdata_reg[11]_i_691_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.469 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_686/CO[3]
                         net (fo=1, routed)           0.000    29.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_686_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.519 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_683/CO[3]
                         net (fo=1, routed)           0.000    29.519    core_inst/tx_fifo_axis_tdata_reg[11]_i_683_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_682/CO[1]
                         net (fo=35, routed)          0.495    30.088    core_inst/tx_fifo_axis_tdata_reg[11]_i_682_n_2
    SLICE_X156Y402       LUT3 (Prop_lut3_I0_O)        0.120    30.208 r  core_inst/tx_fifo_axis_tdata[11]_i_724/O
                         net (fo=1, routed)           0.000    30.208    core_inst/tx_fifo_axis_tdata[11]_i_724_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.454 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.454    core_inst/tx_fifo_axis_tdata_reg[11]_i_674_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.504 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[11]_i_669_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_664/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[11]_i_664_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[11]_i_659_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.654    core_inst/tx_fifo_axis_tdata_reg[11]_i_654_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.704 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_649/CO[3]
                         net (fo=1, routed)           0.000    30.704    core_inst/tx_fifo_axis_tdata_reg[11]_i_649_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.754 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_644/CO[3]
                         net (fo=1, routed)           0.000    30.754    core_inst/tx_fifo_axis_tdata_reg[11]_i_644_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.804 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_641/CO[3]
                         net (fo=1, routed)           0.000    30.804    core_inst/tx_fifo_axis_tdata_reg[11]_i_641_n_0
    SLICE_X156Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_640/CO[1]
                         net (fo=35, routed)          0.432    31.309    core_inst/tx_fifo_axis_tdata_reg[11]_i_640_n_2
    SLICE_X155Y406       LUT3 (Prop_lut3_I0_O)        0.120    31.429 r  core_inst/tx_fifo_axis_tdata[11]_i_681/O
                         net (fo=1, routed)           0.000    31.429    core_inst/tx_fifo_axis_tdata[11]_i_681_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_632_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.735 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.735    core_inst/tx_fifo_axis_tdata_reg[11]_i_627_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.784 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_622/CO[3]
                         net (fo=1, routed)           0.000    31.784    core_inst/tx_fifo_axis_tdata_reg[11]_i_622_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.833 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.833    core_inst/tx_fifo_axis_tdata_reg[11]_i_617_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.882 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.882    core_inst/tx_fifo_axis_tdata_reg[11]_i_612_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.931 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    31.931    core_inst/tx_fifo_axis_tdata_reg[11]_i_607_n_0
    SLICE_X155Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.980 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    31.980    core_inst/tx_fifo_axis_tdata_reg[11]_i_602_n_0
    SLICE_X155Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.029 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_599/CO[3]
                         net (fo=1, routed)           0.000    32.029    core_inst/tx_fifo_axis_tdata_reg[11]_i_599_n_0
    SLICE_X155Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.104 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_598/CO[1]
                         net (fo=35, routed)          0.481    32.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_598_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    32.703 r  core_inst/tx_fifo_axis_tdata[11]_i_639/O
                         net (fo=1, routed)           0.000    32.703    core_inst/tx_fifo_axis_tdata[11]_i_639_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.960 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.960    core_inst/tx_fifo_axis_tdata_reg[11]_i_590_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.009 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.009    core_inst/tx_fifo_axis_tdata_reg[11]_i_585_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.058 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.058    core_inst/tx_fifo_axis_tdata_reg[11]_i_580_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.107 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.107    core_inst/tx_fifo_axis_tdata_reg[11]_i_575_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.156 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.156    core_inst/tx_fifo_axis_tdata_reg[11]_i_570_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.205 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_565/CO[3]
                         net (fo=1, routed)           0.000    33.205    core_inst/tx_fifo_axis_tdata_reg[11]_i_565_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.254 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_560/CO[3]
                         net (fo=1, routed)           0.000    33.254    core_inst/tx_fifo_axis_tdata_reg[11]_i_560_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.303 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_557/CO[3]
                         net (fo=1, routed)           0.000    33.303    core_inst/tx_fifo_axis_tdata_reg[11]_i_557_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.378 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_556/CO[1]
                         net (fo=35, routed)          0.354    33.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_556_n_2
    SLICE_X159Y411       LUT3 (Prop_lut3_I0_O)        0.118    33.851 r  core_inst/tx_fifo_axis_tdata[11]_i_597/O
                         net (fo=1, routed)           0.000    33.851    core_inst/tx_fifo_axis_tdata[11]_i_597_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.108 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.108    core_inst/tx_fifo_axis_tdata_reg[11]_i_547_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.157 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.157    core_inst/tx_fifo_axis_tdata_reg[11]_i_542_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.206 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.206    core_inst/tx_fifo_axis_tdata_reg[11]_i_537_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.255 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.255    core_inst/tx_fifo_axis_tdata_reg[11]_i_532_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.304 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.304    core_inst/tx_fifo_axis_tdata_reg[11]_i_527_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.353 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    34.353    core_inst/tx_fifo_axis_tdata_reg[11]_i_522_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.402 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.402    core_inst/tx_fifo_axis_tdata_reg[11]_i_517_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.451 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_514/CO[3]
                         net (fo=1, routed)           0.000    34.451    core_inst/tx_fifo_axis_tdata_reg[11]_i_514_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.526 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_513/CO[1]
                         net (fo=35, routed)          0.465    34.991    core_inst/tx_fifo_axis_tdata_reg[11]_i_513_n_2
    SLICE_X158Y411       LUT3 (Prop_lut3_I0_O)        0.118    35.109 r  core_inst/tx_fifo_axis_tdata[11]_i_555/O
                         net (fo=1, routed)           0.000    35.109    core_inst/tx_fifo_axis_tdata[11]_i_555_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.355 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.355    core_inst/tx_fifo_axis_tdata_reg[11]_i_505_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.405 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.405    core_inst/tx_fifo_axis_tdata_reg[11]_i_500_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.455 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.455    core_inst/tx_fifo_axis_tdata_reg[11]_i_495_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.505 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.505    core_inst/tx_fifo_axis_tdata_reg[11]_i_490_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.555 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.555    core_inst/tx_fifo_axis_tdata_reg[11]_i_485_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_480/CO[3]
                         net (fo=1, routed)           0.000    35.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_480_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.655 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_475/CO[3]
                         net (fo=1, routed)           0.000    35.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_475_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.705 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_472/CO[3]
                         net (fo=1, routed)           0.000    35.705    core_inst/tx_fifo_axis_tdata_reg[11]_i_472_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.779 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_471/CO[1]
                         net (fo=35, routed)          0.388    36.166    core_inst/tx_fifo_axis_tdata_reg[11]_i_471_n_2
    SLICE_X157Y414       LUT3 (Prop_lut3_I0_O)        0.120    36.286 r  core_inst/tx_fifo_axis_tdata[11]_i_512/O
                         net (fo=1, routed)           0.000    36.286    core_inst/tx_fifo_axis_tdata[11]_i_512_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_463_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.592 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_458_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_453_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.690 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.690    core_inst/tx_fifo_axis_tdata_reg[11]_i_448_n_0
    SLICE_X157Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.739 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.739    core_inst/tx_fifo_axis_tdata_reg[11]_i_443_n_0
    SLICE_X157Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.788 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.788    core_inst/tx_fifo_axis_tdata_reg[11]_i_438_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.837 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    36.837    core_inst/tx_fifo_axis_tdata_reg[11]_i_433_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.886 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_430/CO[3]
                         net (fo=1, routed)           0.000    36.886    core_inst/tx_fifo_axis_tdata_reg[11]_i_430_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.961 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_429/CO[1]
                         net (fo=35, routed)          0.449    37.410    core_inst/tx_fifo_axis_tdata_reg[11]_i_429_n_2
    SLICE_X154Y415       LUT3 (Prop_lut3_I0_O)        0.118    37.528 r  core_inst/tx_fifo_axis_tdata[11]_i_470/O
                         net (fo=1, routed)           0.000    37.528    core_inst/tx_fifo_axis_tdata[11]_i_470_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    37.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_421/CO[3]
                         net (fo=1, routed)           0.000    37.774    core_inst/tx_fifo_axis_tdata_reg[11]_i_421_n_0
    SLICE_X154Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_416/CO[3]
                         net (fo=1, routed)           0.000    37.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_416_n_0
    SLICE_X154Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_411/CO[3]
                         net (fo=1, routed)           0.000    37.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_411_n_0
    SLICE_X154Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.924 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    37.924    core_inst/tx_fifo_axis_tdata_reg[11]_i_406_n_0
    SLICE_X154Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_401_n_0
    SLICE_X154Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.024 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.024    core_inst/tx_fifo_axis_tdata_reg[11]_i_396_n_0
    SLICE_X154Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_391_n_0
    SLICE_X154Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.124 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_388/CO[3]
                         net (fo=1, routed)           0.000    38.124    core_inst/tx_fifo_axis_tdata_reg[11]_i_388_n_0
    SLICE_X154Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.198 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_387/CO[1]
                         net (fo=35, routed)          0.456    38.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_387_n_2
    SLICE_X155Y416       LUT3 (Prop_lut3_I0_O)        0.120    38.775 r  core_inst/tx_fifo_axis_tdata[11]_i_428/O
                         net (fo=1, routed)           0.000    38.775    core_inst/tx_fifo_axis_tdata[11]_i_428_n_0
    SLICE_X155Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_378/CO[3]
                         net (fo=1, routed)           0.000    39.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_378_n_0
    SLICE_X155Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.081 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_373/CO[3]
                         net (fo=1, routed)           0.000    39.081    core_inst/tx_fifo_axis_tdata_reg[11]_i_373_n_0
    SLICE_X155Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.130 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_368/CO[3]
                         net (fo=1, routed)           0.000    39.130    core_inst/tx_fifo_axis_tdata_reg[11]_i_368_n_0
    SLICE_X155Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.179 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_363/CO[3]
                         net (fo=1, routed)           0.000    39.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_363_n_0
    SLICE_X155Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.228 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_358/CO[3]
                         net (fo=1, routed)           0.000    39.228    core_inst/tx_fifo_axis_tdata_reg[11]_i_358_n_0
    SLICE_X155Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.277 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_353/CO[3]
                         net (fo=1, routed)           0.000    39.277    core_inst/tx_fifo_axis_tdata_reg[11]_i_353_n_0
    SLICE_X155Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.326 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.326    core_inst/tx_fifo_axis_tdata_reg[11]_i_348_n_0
    SLICE_X155Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.375 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_345/CO[3]
                         net (fo=1, routed)           0.000    39.375    core_inst/tx_fifo_axis_tdata_reg[11]_i_345_n_0
    SLICE_X155Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.450 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_344/CO[1]
                         net (fo=35, routed)          0.451    39.901    core_inst/tx_fifo_axis_tdata_reg[11]_i_344_n_2
    SLICE_X156Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_336/CO[3]
                         net (fo=1, routed)           0.000    40.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_336_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.315 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_331/CO[3]
                         net (fo=1, routed)           0.000    40.315    core_inst/tx_fifo_axis_tdata_reg[11]_i_331_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.365 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.365    core_inst/tx_fifo_axis_tdata_reg[11]_i_326_n_0
    SLICE_X156Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.415 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.007    40.421    core_inst/tx_fifo_axis_tdata_reg[11]_i_321_n_0
    SLICE_X156Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.471 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.471    core_inst/tx_fifo_axis_tdata_reg[11]_i_316_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.521    core_inst/tx_fifo_axis_tdata_reg[11]_i_311_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.571 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_306/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_306_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[11]_i_303_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.695 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_302/CO[1]
                         net (fo=35, routed)          0.477    41.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_302_n_2
    SLICE_X157Y424       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.528 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_294/CO[3]
                         net (fo=1, routed)           0.007    41.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_294_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.584 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_289/CO[3]
                         net (fo=1, routed)           0.000    41.584    core_inst/tx_fifo_axis_tdata_reg[11]_i_289_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.633 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    41.633    core_inst/tx_fifo_axis_tdata_reg[11]_i_283_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.682 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    41.682    core_inst/tx_fifo_axis_tdata_reg[11]_i_274_n_0
    SLICE_X157Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.731 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.731    core_inst/tx_fifo_axis_tdata_reg[11]_i_263_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.780 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    41.780    core_inst/tx_fifo_axis_tdata_reg[11]_i_258_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.829 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.829    core_inst/tx_fifo_axis_tdata_reg[11]_i_253_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_250/CO[3]
                         net (fo=1, routed)           0.000    41.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_250_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.953 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_249/CO[1]
                         net (fo=35, routed)          0.341    42.294    core_inst/tx_fifo_axis_tdata_reg[11]_i_249_n_2
    SLICE_X156Y433       LUT3 (Prop_lut3_I0_O)        0.118    42.412 r  core_inst/tx_fifo_axis_tdata[11]_i_297/O
                         net (fo=1, routed)           0.000    42.412    core_inst/tx_fifo_axis_tdata[11]_i_297_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_234/CO[3]
                         net (fo=1, routed)           0.000    42.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_234_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_233/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_233_n_0
    SLICE_X156Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_221/CO[3]
                         net (fo=1, routed)           0.000    42.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_221_n_0
    SLICE_X156Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    42.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_206_n_0
    SLICE_X156Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    42.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_192_n_0
    SLICE_X156Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    42.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_187_n_0
    SLICE_X156Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    42.958    core_inst/tx_fifo_axis_tdata_reg[11]_i_184_n_0
    SLICE_X156Y440       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_183/CO[1]
                         net (fo=35, routed)          0.458    43.490    core_inst/tx_fifo_axis_tdata_reg[11]_i_183_n_2
    SLICE_X155Y433       LUT3 (Prop_lut3_I0_O)        0.120    43.610 r  core_inst/tx_fifo_axis_tdata[11]_i_246/O
                         net (fo=1, routed)           0.000    43.610    core_inst/tx_fifo_axis_tdata[11]_i_246_n_0
    SLICE_X155Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.867 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_166/CO[3]
                         net (fo=1, routed)           0.000    43.867    core_inst/tx_fifo_axis_tdata_reg[11]_i_166_n_0
    SLICE_X155Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.916 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    43.916    core_inst/tx_fifo_axis_tdata_reg[11]_i_161_n_0
    SLICE_X155Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.965 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    43.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_160_n_0
    SLICE_X155Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.014 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    44.014    core_inst/tx_fifo_axis_tdata_reg[11]_i_211_n_0
    SLICE_X155Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.063 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    44.063    core_inst/tx_fifo_axis_tdata_reg[11]_i_138_n_0
    SLICE_X155Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.112 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    44.112    core_inst/tx_fifo_axis_tdata_reg[11]_i_119_n_0
    SLICE_X155Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.161 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.161    core_inst/tx_fifo_axis_tdata_reg[11]_i_108_n_0
    SLICE_X155Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.210 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    44.210    core_inst/tx_fifo_axis_tdata_reg[11]_i_105_n_0
    SLICE_X155Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_104/CO[1]
                         net (fo=35, routed)          0.540    44.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_104_n_2
    SLICE_X153Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.943 r  core_inst/tx_fifo_axis_tdata[11]_i_229/O
                         net (fo=1, routed)           0.000    44.943    core_inst/tx_fifo_axis_tdata[11]_i_229_n_0
    SLICE_X153Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.200 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    45.200    core_inst/tx_fifo_axis_tdata_reg[11]_i_145_n_0
    SLICE_X153Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.249 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    45.249    core_inst/tx_fifo_axis_tdata_reg[11]_i_87_n_0
    SLICE_X153Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.298 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    45.298    core_inst/tx_fifo_axis_tdata_reg[11]_i_86_n_0
    SLICE_X153Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.347 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    45.347    core_inst/tx_fifo_axis_tdata_reg[11]_i_129_n_0
    SLICE_X153Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.396 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.396    core_inst/tx_fifo_axis_tdata_reg[11]_i_124_n_0
    SLICE_X153Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.445 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.445    core_inst/tx_fifo_axis_tdata_reg[11]_i_63_n_0
    SLICE_X153Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.494 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.494    core_inst/tx_fifo_axis_tdata_reg[11]_i_49_n_0
    SLICE_X153Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_45_n_0
    SLICE_X153Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.618 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_44/CO[1]
                         net (fo=35, routed)          0.518    46.136    core_inst/tx_fifo_axis_tdata_reg[11]_i_44_n_2
    SLICE_X154Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.254 r  core_inst/tx_fifo_axis_tdata[11]_i_149/O
                         net (fo=1, routed)           0.000    46.254    core_inst/tx_fifo_axis_tdata[11]_i_149_n_0
    SLICE_X154Y436       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.500 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.500    core_inst/tx_fifo_axis_tdata_reg[11]_i_70_n_0
    SLICE_X154Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.550 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.550    core_inst/tx_fifo_axis_tdata_reg[11]_i_85_n_0
    SLICE_X154Y438       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.697 f  core_inst/tx_fifo_axis_tdata_reg[11]_i_35/O[3]
                         net (fo=6, routed)           0.325    47.022    core_inst/tx_fifo_axis_tdata_reg[11]_i_35_n_4
    SLICE_X150Y438       LUT4 (Prop_lut4_I1_O)        0.120    47.142 f  core_inst/tx_fifo_axis_tdata[11]_i_273/O
                         net (fo=2, routed)           0.426    47.568    core_inst/tx_fifo_axis_tdata[11]_i_273_n_0
    SLICE_X152Y438       LUT6 (Prop_lut6_I5_O)        0.043    47.611 r  core_inst/tx_fifo_axis_tdata[11]_i_202/O
                         net (fo=3, routed)           0.419    48.029    core_inst/tx_fifo_axis_tdata[11]_i_202_n_0
    SLICE_X152Y437       LUT6 (Prop_lut6_I5_O)        0.043    48.072 f  core_inst/tx_fifo_axis_tdata[11]_i_115/O
                         net (fo=8, routed)           0.249    48.322    core_inst/tx_fifo_axis_tdata[11]_i_115_n_0
    SLICE_X150Y437       LUT6 (Prop_lut6_I4_O)        0.043    48.365 r  core_inst/tx_fifo_axis_tdata[11]_i_68/O
                         net (fo=2, routed)           0.461    48.826    core_inst/tx_fifo_axis_tdata[11]_i_68_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.869 r  core_inst/tx_fifo_axis_tdata[11]_i_42/O
                         net (fo=1, routed)           0.434    49.303    core_inst/tx_fifo_axis_tdata[11]_i_42_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    49.346 r  core_inst/tx_fifo_axis_tdata[11]_i_15/O
                         net (fo=1, routed)           0.409    49.756    core_inst/tx_fifo_axis_tdata[11]_i_15_n_0
    SLICE_X159Y440       LUT6 (Prop_lut6_I5_O)        0.043    49.799 r  core_inst/tx_fifo_axis_tdata[11]_i_6/O
                         net (fo=10, routed)          0.300    50.099    core_inst/tx_fifo_axis_tdata[11]_i_6_n_0
    SLICE_X159Y442       LUT5 (Prop_lut5_I0_O)        0.043    50.142 f  core_inst/tx_fifo_axis_tdata[63]_i_6/O
                         net (fo=3, routed)           0.297    50.439    core_inst/tx_fifo_axis_tdata[63]_i_6_n_0
    SLICE_X159Y442       LUT6 (Prop_lut6_I3_O)        0.043    50.482 r  core_inst/tx_fifo_axis_tdata[63]_i_3/O
                         net (fo=39, routed)          0.331    50.813    core_inst/tx_fifo_axis_tdata[63]_i_3_n_0
    SLICE_X159Y445       LUT4 (Prop_lut4_I3_O)        0.043    50.856 r  core_inst/tx_fifo_axis_tdata[60]_i_1/O
                         net (fo=1, routed)           0.000    50.856    core_inst/tx_fifo_axis_tdata[60]_i_1_n_0
    SLICE_X159Y445       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.318    11.154    core_inst/coreclk_out
    SLICE_X159Y445       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[60]/C
                         clock pessimism              1.194    12.348    
                         clock uncertainty           -0.035    12.312    
    SLICE_X159Y445       FDRE (Setup_fdre_C_D)        0.031    12.343    core_inst/tx_fifo_axis_tdata_reg[60]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -50.856    
  -------------------------------------------------------------------
                         slack                                -38.512    

Slack (VIOLATED) :        -38.512ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.914ns  (logic 26.474ns (58.944%)  route 18.440ns (41.056%))
  Logic Levels:           324  (CARRY4=289 LUT2=1 LUT3=24 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 11.153 - 6.400 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.505     5.975    core_inst/coreclk_out
    SLICE_X156Y360       FDRE                                         r  core_inst/pkt_n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y360       FDRE (Prop_fdre_C_Q)         0.254     6.229 r  core_inst/pkt_n_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     6.380    core_inst/pkt_n_reg_reg[1]
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.294     6.674 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000     6.674    core_inst/tx_fifo_axis_tdata_reg[11]_i_226_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.723 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     6.723    core_inst/tx_fifo_axis_tdata_reg[11]_i_383_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.772 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_552/CO[3]
                         net (fo=1, routed)           0.000     6.772    core_inst/tx_fifo_axis_tdata_reg[11]_i_552_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.821 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000     6.821    core_inst/tx_fifo_axis_tdata_reg[11]_i_721_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.870 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000     6.870    core_inst/tx_fifo_axis_tdata_reg[11]_i_890_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.919 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1059/CO[3]
                         net (fo=1, routed)           0.000     6.919    core_inst/tx_fifo_axis_tdata_reg[11]_i_1059_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.968 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1228/CO[3]
                         net (fo=1, routed)           0.000     6.968    core_inst/tx_fifo_axis_tdata_reg[11]_i_1228_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.075 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1397/O[2]
                         net (fo=2, routed)           0.227     7.302    core_inst/p_0_in__0[31]
    SLICE_X156Y368       LUT2 (Prop_lut2_I1_O)        0.118     7.420 r  core_inst/tx_fifo_axis_tdata[11]_i_1505/O
                         net (fo=1, routed)           0.000     7.420    core_inst/tx_fifo_axis_tdata[11]_i_1505_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_1435_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_1430_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     7.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_1425_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     7.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_1420_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_1415_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1410/CO[3]
                         net (fo=1, routed)           0.000     7.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_1410_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1405/CO[3]
                         net (fo=1, routed)           0.007     7.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_1405_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.015 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     8.015    core_inst/tx_fifo_axis_tdata_reg[11]_i_1402_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.137 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1401/CO[0]
                         net (fo=35, routed)          0.523     8.659    core_inst/tx_fifo_axis_tdata_reg[11]_i_1401_n_3
    SLICE_X154Y368       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     9.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_1392_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.082 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.082    core_inst/tx_fifo_axis_tdata_reg[11]_i_1387_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.132 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.132    core_inst/tx_fifo_axis_tdata_reg[11]_i_1382_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.182 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.182    core_inst/tx_fifo_axis_tdata_reg[11]_i_1377_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.232 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.232    core_inst/tx_fifo_axis_tdata_reg[11]_i_1372_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.282 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     9.282    core_inst/tx_fifo_axis_tdata_reg[11]_i_1367_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.332 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1362/CO[3]
                         net (fo=1, routed)           0.007     9.339    core_inst/tx_fifo_axis_tdata_reg[11]_i_1362_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1359/CO[3]
                         net (fo=1, routed)           0.000     9.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1359_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.463 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1358/CO[1]
                         net (fo=35, routed)          0.451     9.914    core_inst/tx_fifo_axis_tdata_reg[11]_i_1358_n_2
    SLICE_X155Y368       LUT3 (Prop_lut3_I0_O)        0.120    10.034 r  core_inst/tx_fifo_axis_tdata[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.034    core_inst/tx_fifo_axis_tdata[11]_i_1400_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.291 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.291    core_inst/tx_fifo_axis_tdata_reg[11]_i_1350_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.340    core_inst/tx_fifo_axis_tdata_reg[11]_i_1345_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1340_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.438 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.438    core_inst/tx_fifo_axis_tdata_reg[11]_i_1335_n_0
    SLICE_X155Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.487 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.487    core_inst/tx_fifo_axis_tdata_reg[11]_i_1330_n_0
    SLICE_X155Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    10.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_1325_n_0
    SLICE_X155Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1320/CO[3]
                         net (fo=1, routed)           0.007    10.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_1320_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1317/CO[3]
                         net (fo=1, routed)           0.000    10.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_1317_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.716 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1316/CO[1]
                         net (fo=35, routed)          0.551    11.267    core_inst/tx_fifo_axis_tdata_reg[11]_i_1316_n_2
    SLICE_X157Y368       LUT3 (Prop_lut3_I0_O)        0.118    11.385 r  core_inst/tx_fifo_axis_tdata[11]_i_1357/O
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata[11]_i_1357_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.642 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.642    core_inst/tx_fifo_axis_tdata_reg[11]_i_1308_n_0
    SLICE_X157Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.691 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.691    core_inst/tx_fifo_axis_tdata_reg[11]_i_1303_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.740 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.740    core_inst/tx_fifo_axis_tdata_reg[11]_i_1298_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.789 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.789    core_inst/tx_fifo_axis_tdata_reg[11]_i_1293_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.838 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.838    core_inst/tx_fifo_axis_tdata_reg[11]_i_1288_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.887 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    11.887    core_inst/tx_fifo_axis_tdata_reg[11]_i_1283_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.936 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1278/CO[3]
                         net (fo=1, routed)           0.007    11.943    core_inst/tx_fifo_axis_tdata_reg[11]_i_1278_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.992 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1275/CO[3]
                         net (fo=1, routed)           0.000    11.992    core_inst/tx_fifo_axis_tdata_reg[11]_i_1275_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.067 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1274/CO[1]
                         net (fo=35, routed)          0.504    12.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_1274_n_2
    SLICE_X159Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    12.925 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    12.925    core_inst/tx_fifo_axis_tdata_reg[11]_i_1266_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    12.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_1261_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.023 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.023    core_inst/tx_fifo_axis_tdata_reg[11]_i_1256_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.072 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.072    core_inst/tx_fifo_axis_tdata_reg[11]_i_1251_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.121 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.121    core_inst/tx_fifo_axis_tdata_reg[11]_i_1246_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.170 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1241/CO[3]
                         net (fo=1, routed)           0.007    13.177    core_inst/tx_fifo_axis_tdata_reg[11]_i_1241_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.226 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    13.226    core_inst/tx_fifo_axis_tdata_reg[11]_i_1236_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.275 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    13.275    core_inst/tx_fifo_axis_tdata_reg[11]_i_1233_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.350 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1232/CO[1]
                         net (fo=35, routed)          0.320    13.670    core_inst/tx_fifo_axis_tdata_reg[11]_i_1232_n_2
    SLICE_X158Y375       LUT3 (Prop_lut3_I0_O)        0.118    13.788 r  core_inst/tx_fifo_axis_tdata[11]_i_1273/O
                         net (fo=1, routed)           0.000    13.788    core_inst/tx_fifo_axis_tdata[11]_i_1273_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.034 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.034    core_inst/tx_fifo_axis_tdata_reg[11]_i_1223_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.084 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.084    core_inst/tx_fifo_axis_tdata_reg[11]_i_1218_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.134 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.134    core_inst/tx_fifo_axis_tdata_reg[11]_i_1213_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.184 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.184    core_inst/tx_fifo_axis_tdata_reg[11]_i_1208_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.234 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.234    core_inst/tx_fifo_axis_tdata_reg[11]_i_1203_n_0
    SLICE_X158Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.284 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    14.284    core_inst/tx_fifo_axis_tdata_reg[11]_i_1198_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.334 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    14.334    core_inst/tx_fifo_axis_tdata_reg[11]_i_1193_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.384 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    14.384    core_inst/tx_fifo_axis_tdata_reg[11]_i_1190_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1189/CO[1]
                         net (fo=35, routed)          0.428    14.885    core_inst/tx_fifo_axis_tdata_reg[11]_i_1189_n_2
    SLICE_X157Y377       LUT3 (Prop_lut3_I0_O)        0.120    15.005 r  core_inst/tx_fifo_axis_tdata[11]_i_1231/O
                         net (fo=1, routed)           0.000    15.005    core_inst/tx_fifo_axis_tdata[11]_i_1231_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    15.262 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.262    core_inst/tx_fifo_axis_tdata_reg[11]_i_1181_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.311 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.311    core_inst/tx_fifo_axis_tdata_reg[11]_i_1176_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.360 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.360    core_inst/tx_fifo_axis_tdata_reg[11]_i_1171_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.409 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.409    core_inst/tx_fifo_axis_tdata_reg[11]_i_1166_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.458    core_inst/tx_fifo_axis_tdata_reg[11]_i_1161_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.507 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    15.507    core_inst/tx_fifo_axis_tdata_reg[11]_i_1156_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.556 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    15.556    core_inst/tx_fifo_axis_tdata_reg[11]_i_1151_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    15.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_1148_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.680 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1147/CO[1]
                         net (fo=35, routed)          0.499    16.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_1147_n_2
    SLICE_X156Y379       LUT3 (Prop_lut3_I0_O)        0.118    16.297 r  core_inst/tx_fifo_axis_tdata[11]_i_1188/O
                         net (fo=1, routed)           0.000    16.297    core_inst/tx_fifo_axis_tdata[11]_i_1188_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_1139_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.593    core_inst/tx_fifo_axis_tdata_reg[11]_i_1134_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.643 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.643    core_inst/tx_fifo_axis_tdata_reg[11]_i_1129_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.693 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.693    core_inst/tx_fifo_axis_tdata_reg[11]_i_1124_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.743 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    16.743    core_inst/tx_fifo_axis_tdata_reg[11]_i_1119_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.793 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    16.793    core_inst/tx_fifo_axis_tdata_reg[11]_i_1114_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.843 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    16.843    core_inst/tx_fifo_axis_tdata_reg[11]_i_1109_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.893 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    16.893    core_inst/tx_fifo_axis_tdata_reg[11]_i_1106_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.967 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1105/CO[1]
                         net (fo=35, routed)          0.502    17.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_1105_n_2
    SLICE_X155Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    17.825 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    17.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_1097_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    17.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_1092_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.923 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.923    core_inst/tx_fifo_axis_tdata_reg[11]_i_1087_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.972 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    17.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1082_n_0
    SLICE_X155Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.021 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.021    core_inst/tx_fifo_axis_tdata_reg[11]_i_1077_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.070 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    18.070    core_inst/tx_fifo_axis_tdata_reg[11]_i_1072_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.119 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    18.119    core_inst/tx_fifo_axis_tdata_reg[11]_i_1067_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.168 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    18.168    core_inst/tx_fifo_axis_tdata_reg[11]_i_1064_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.243 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1063/CO[1]
                         net (fo=35, routed)          0.506    18.749    core_inst/tx_fifo_axis_tdata_reg[11]_i_1063_n_2
    SLICE_X159Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    19.103 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.103    core_inst/tx_fifo_axis_tdata_reg[11]_i_1054_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.152 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.152    core_inst/tx_fifo_axis_tdata_reg[11]_i_1049_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.201 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.201    core_inst/tx_fifo_axis_tdata_reg[11]_i_1044_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.250 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_1039_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.299 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.299    core_inst/tx_fifo_axis_tdata_reg[11]_i_1034_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.348 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    19.348    core_inst/tx_fifo_axis_tdata_reg[11]_i_1029_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.397 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    19.397    core_inst/tx_fifo_axis_tdata_reg[11]_i_1024_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.446 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1021/CO[3]
                         net (fo=1, routed)           0.000    19.446    core_inst/tx_fifo_axis_tdata_reg[11]_i_1021_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1020/CO[1]
                         net (fo=35, routed)          0.451    19.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1020_n_2
    SLICE_X158Y385       LUT3 (Prop_lut3_I0_O)        0.118    20.090 r  core_inst/tx_fifo_axis_tdata[11]_i_1062/O
                         net (fo=1, routed)           0.000    20.090    core_inst/tx_fifo_axis_tdata[11]_i_1062_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.336 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    20.336    core_inst/tx_fifo_axis_tdata_reg[11]_i_1012_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.386 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.386    core_inst/tx_fifo_axis_tdata_reg[11]_i_1007_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.436 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.436    core_inst/tx_fifo_axis_tdata_reg[11]_i_1002_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.486 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.486    core_inst/tx_fifo_axis_tdata_reg[11]_i_997_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_992_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.586 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000    20.586    core_inst/tx_fifo_axis_tdata_reg[11]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.636 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    20.636    core_inst/tx_fifo_axis_tdata_reg[11]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_979/CO[3]
                         net (fo=1, routed)           0.000    20.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_979_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.760 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_978/CO[1]
                         net (fo=35, routed)          0.498    21.258    core_inst/tx_fifo_axis_tdata_reg[11]_i_978_n_2
    SLICE_X157Y386       LUT3 (Prop_lut3_I0_O)        0.120    21.378 r  core_inst/tx_fifo_axis_tdata[11]_i_1019/O
                         net (fo=1, routed)           0.000    21.378    core_inst/tx_fifo_axis_tdata[11]_i_1019_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    21.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_970_n_0
    SLICE_X157Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.684 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.684    core_inst/tx_fifo_axis_tdata_reg[11]_i_965_n_0
    SLICE_X157Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.733 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_960/CO[3]
                         net (fo=1, routed)           0.000    21.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_960_n_0
    SLICE_X157Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.782 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_955/CO[3]
                         net (fo=1, routed)           0.000    21.782    core_inst/tx_fifo_axis_tdata_reg[11]_i_955_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.831 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_950/CO[3]
                         net (fo=1, routed)           0.000    21.831    core_inst/tx_fifo_axis_tdata_reg[11]_i_950_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.880 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.880    core_inst/tx_fifo_axis_tdata_reg[11]_i_945_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.929 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_940/CO[3]
                         net (fo=1, routed)           0.000    21.929    core_inst/tx_fifo_axis_tdata_reg[11]_i_940_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.978 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_937/CO[3]
                         net (fo=1, routed)           0.000    21.978    core_inst/tx_fifo_axis_tdata_reg[11]_i_937_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.053 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_936/CO[1]
                         net (fo=35, routed)          0.450    22.503    core_inst/tx_fifo_axis_tdata_reg[11]_i_936_n_2
    SLICE_X155Y390       LUT3 (Prop_lut3_I0_O)        0.118    22.621 r  core_inst/tx_fifo_axis_tdata[11]_i_977/O
                         net (fo=1, routed)           0.000    22.621    core_inst/tx_fifo_axis_tdata[11]_i_977_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    22.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_928_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.927 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_923/CO[3]
                         net (fo=1, routed)           0.000    22.927    core_inst/tx_fifo_axis_tdata_reg[11]_i_923_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.976 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_918/CO[3]
                         net (fo=1, routed)           0.000    22.976    core_inst/tx_fifo_axis_tdata_reg[11]_i_918_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.025 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.025    core_inst/tx_fifo_axis_tdata_reg[11]_i_913_n_0
    SLICE_X155Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_908_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.123 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    23.123    core_inst/tx_fifo_axis_tdata_reg[11]_i_903_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.172 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_898/CO[3]
                         net (fo=1, routed)           0.000    23.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_898_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.221 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_895/CO[3]
                         net (fo=1, routed)           0.000    23.221    core_inst/tx_fifo_axis_tdata_reg[11]_i_895_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.296 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_894/CO[1]
                         net (fo=35, routed)          0.475    23.771    core_inst/tx_fifo_axis_tdata_reg[11]_i_894_n_2
    SLICE_X154Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.889 r  core_inst/tx_fifo_axis_tdata[11]_i_935/O
                         net (fo=1, routed)           0.000    23.889    core_inst/tx_fifo_axis_tdata[11]_i_935_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.135 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.135    core_inst/tx_fifo_axis_tdata_reg[11]_i_885_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.185 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.185    core_inst/tx_fifo_axis_tdata_reg[11]_i_880_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.235 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[11]_i_875_n_0
    SLICE_X154Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.285    core_inst/tx_fifo_axis_tdata_reg[11]_i_870_n_0
    SLICE_X154Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.335 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.335    core_inst/tx_fifo_axis_tdata_reg[11]_i_865_n_0
    SLICE_X154Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    24.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_860_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_855/CO[3]
                         net (fo=1, routed)           0.000    24.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_855_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    24.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_852_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.559 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_851/CO[1]
                         net (fo=35, routed)          0.461    25.019    core_inst/tx_fifo_axis_tdata_reg[11]_i_851_n_2
    SLICE_X156Y393       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    25.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_843_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_838_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_833_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.535 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_828_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_823_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_818/CO[3]
                         net (fo=1, routed)           0.000    25.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_818_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.685 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_813/CO[3]
                         net (fo=1, routed)           0.001    25.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_813_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.736 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    25.736    core_inst/tx_fifo_axis_tdata_reg[11]_i_810_n_0
    SLICE_X156Y401       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.810 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_809/CO[1]
                         net (fo=35, routed)          0.440    26.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_809_n_2
    SLICE_X157Y396       LUT3 (Prop_lut3_I0_O)        0.120    26.370 r  core_inst/tx_fifo_axis_tdata[11]_i_850/O
                         net (fo=1, routed)           0.000    26.370    core_inst/tx_fifo_axis_tdata[11]_i_850_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.627 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.627    core_inst/tx_fifo_axis_tdata_reg[11]_i_801_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.676 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.676    core_inst/tx_fifo_axis_tdata_reg[11]_i_796_n_0
    SLICE_X157Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.725 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.725    core_inst/tx_fifo_axis_tdata_reg[11]_i_791_n_0
    SLICE_X157Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_786/CO[3]
                         net (fo=1, routed)           0.001    26.775    core_inst/tx_fifo_axis_tdata_reg[11]_i_786_n_0
    SLICE_X157Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_781_n_0
    SLICE_X157Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.873 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_776/CO[3]
                         net (fo=1, routed)           0.000    26.873    core_inst/tx_fifo_axis_tdata_reg[11]_i_776_n_0
    SLICE_X157Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.922 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_771/CO[3]
                         net (fo=1, routed)           0.000    26.922    core_inst/tx_fifo_axis_tdata_reg[11]_i_771_n_0
    SLICE_X157Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.971 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_768/CO[3]
                         net (fo=1, routed)           0.000    26.971    core_inst/tx_fifo_axis_tdata_reg[11]_i_768_n_0
    SLICE_X157Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.046 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_767/CO[1]
                         net (fo=35, routed)          0.501    27.546    core_inst/tx_fifo_axis_tdata_reg[11]_i_767_n_2
    SLICE_X159Y397       LUT3 (Prop_lut3_I0_O)        0.118    27.664 r  core_inst/tx_fifo_axis_tdata[11]_i_808/O
                         net (fo=1, routed)           0.000    27.664    core_inst/tx_fifo_axis_tdata[11]_i_808_n_0
    SLICE_X159Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.921 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.921    core_inst/tx_fifo_axis_tdata_reg[11]_i_759_n_0
    SLICE_X159Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.970 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.970    core_inst/tx_fifo_axis_tdata_reg[11]_i_754_n_0
    SLICE_X159Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.019 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_749/CO[3]
                         net (fo=1, routed)           0.001    28.020    core_inst/tx_fifo_axis_tdata_reg[11]_i_749_n_0
    SLICE_X159Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.069 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.069    core_inst/tx_fifo_axis_tdata_reg[11]_i_744_n_0
    SLICE_X159Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.118 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.118    core_inst/tx_fifo_axis_tdata_reg[11]_i_739_n_0
    SLICE_X159Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.167 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.167    core_inst/tx_fifo_axis_tdata_reg[11]_i_734_n_0
    SLICE_X159Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.216 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_729/CO[3]
                         net (fo=1, routed)           0.000    28.216    core_inst/tx_fifo_axis_tdata_reg[11]_i_729_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_726_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_725/CO[1]
                         net (fo=35, routed)          0.465    28.805    core_inst/tx_fifo_axis_tdata_reg[11]_i_725_n_2
    SLICE_X158Y400       LUT3 (Prop_lut3_I0_O)        0.118    28.923 r  core_inst/tx_fifo_axis_tdata[11]_i_766/O
                         net (fo=1, routed)           0.000    28.923    core_inst/tx_fifo_axis_tdata[11]_i_766_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    29.169 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.169    core_inst/tx_fifo_axis_tdata_reg[11]_i_716_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.219 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.219    core_inst/tx_fifo_axis_tdata_reg[11]_i_711_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.269 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.269    core_inst/tx_fifo_axis_tdata_reg[11]_i_706_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.319 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.319    core_inst/tx_fifo_axis_tdata_reg[11]_i_701_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.369 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.369    core_inst/tx_fifo_axis_tdata_reg[11]_i_696_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.419 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_691/CO[3]
                         net (fo=1, routed)           0.000    29.419    core_inst/tx_fifo_axis_tdata_reg[11]_i_691_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.469 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_686/CO[3]
                         net (fo=1, routed)           0.000    29.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_686_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.519 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_683/CO[3]
                         net (fo=1, routed)           0.000    29.519    core_inst/tx_fifo_axis_tdata_reg[11]_i_683_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_682/CO[1]
                         net (fo=35, routed)          0.495    30.088    core_inst/tx_fifo_axis_tdata_reg[11]_i_682_n_2
    SLICE_X156Y402       LUT3 (Prop_lut3_I0_O)        0.120    30.208 r  core_inst/tx_fifo_axis_tdata[11]_i_724/O
                         net (fo=1, routed)           0.000    30.208    core_inst/tx_fifo_axis_tdata[11]_i_724_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.454 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.454    core_inst/tx_fifo_axis_tdata_reg[11]_i_674_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.504 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[11]_i_669_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_664/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[11]_i_664_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[11]_i_659_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.654    core_inst/tx_fifo_axis_tdata_reg[11]_i_654_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.704 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_649/CO[3]
                         net (fo=1, routed)           0.000    30.704    core_inst/tx_fifo_axis_tdata_reg[11]_i_649_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.754 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_644/CO[3]
                         net (fo=1, routed)           0.000    30.754    core_inst/tx_fifo_axis_tdata_reg[11]_i_644_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.804 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_641/CO[3]
                         net (fo=1, routed)           0.000    30.804    core_inst/tx_fifo_axis_tdata_reg[11]_i_641_n_0
    SLICE_X156Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_640/CO[1]
                         net (fo=35, routed)          0.432    31.309    core_inst/tx_fifo_axis_tdata_reg[11]_i_640_n_2
    SLICE_X155Y406       LUT3 (Prop_lut3_I0_O)        0.120    31.429 r  core_inst/tx_fifo_axis_tdata[11]_i_681/O
                         net (fo=1, routed)           0.000    31.429    core_inst/tx_fifo_axis_tdata[11]_i_681_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_632_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.735 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.735    core_inst/tx_fifo_axis_tdata_reg[11]_i_627_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.784 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_622/CO[3]
                         net (fo=1, routed)           0.000    31.784    core_inst/tx_fifo_axis_tdata_reg[11]_i_622_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.833 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.833    core_inst/tx_fifo_axis_tdata_reg[11]_i_617_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.882 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.882    core_inst/tx_fifo_axis_tdata_reg[11]_i_612_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.931 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    31.931    core_inst/tx_fifo_axis_tdata_reg[11]_i_607_n_0
    SLICE_X155Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.980 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    31.980    core_inst/tx_fifo_axis_tdata_reg[11]_i_602_n_0
    SLICE_X155Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.029 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_599/CO[3]
                         net (fo=1, routed)           0.000    32.029    core_inst/tx_fifo_axis_tdata_reg[11]_i_599_n_0
    SLICE_X155Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.104 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_598/CO[1]
                         net (fo=35, routed)          0.481    32.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_598_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    32.703 r  core_inst/tx_fifo_axis_tdata[11]_i_639/O
                         net (fo=1, routed)           0.000    32.703    core_inst/tx_fifo_axis_tdata[11]_i_639_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.960 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.960    core_inst/tx_fifo_axis_tdata_reg[11]_i_590_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.009 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.009    core_inst/tx_fifo_axis_tdata_reg[11]_i_585_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.058 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.058    core_inst/tx_fifo_axis_tdata_reg[11]_i_580_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.107 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.107    core_inst/tx_fifo_axis_tdata_reg[11]_i_575_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.156 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.156    core_inst/tx_fifo_axis_tdata_reg[11]_i_570_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.205 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_565/CO[3]
                         net (fo=1, routed)           0.000    33.205    core_inst/tx_fifo_axis_tdata_reg[11]_i_565_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.254 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_560/CO[3]
                         net (fo=1, routed)           0.000    33.254    core_inst/tx_fifo_axis_tdata_reg[11]_i_560_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.303 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_557/CO[3]
                         net (fo=1, routed)           0.000    33.303    core_inst/tx_fifo_axis_tdata_reg[11]_i_557_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.378 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_556/CO[1]
                         net (fo=35, routed)          0.354    33.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_556_n_2
    SLICE_X159Y411       LUT3 (Prop_lut3_I0_O)        0.118    33.851 r  core_inst/tx_fifo_axis_tdata[11]_i_597/O
                         net (fo=1, routed)           0.000    33.851    core_inst/tx_fifo_axis_tdata[11]_i_597_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.108 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.108    core_inst/tx_fifo_axis_tdata_reg[11]_i_547_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.157 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.157    core_inst/tx_fifo_axis_tdata_reg[11]_i_542_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.206 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.206    core_inst/tx_fifo_axis_tdata_reg[11]_i_537_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.255 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.255    core_inst/tx_fifo_axis_tdata_reg[11]_i_532_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.304 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.304    core_inst/tx_fifo_axis_tdata_reg[11]_i_527_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.353 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    34.353    core_inst/tx_fifo_axis_tdata_reg[11]_i_522_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.402 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.402    core_inst/tx_fifo_axis_tdata_reg[11]_i_517_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.451 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_514/CO[3]
                         net (fo=1, routed)           0.000    34.451    core_inst/tx_fifo_axis_tdata_reg[11]_i_514_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.526 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_513/CO[1]
                         net (fo=35, routed)          0.465    34.991    core_inst/tx_fifo_axis_tdata_reg[11]_i_513_n_2
    SLICE_X158Y411       LUT3 (Prop_lut3_I0_O)        0.118    35.109 r  core_inst/tx_fifo_axis_tdata[11]_i_555/O
                         net (fo=1, routed)           0.000    35.109    core_inst/tx_fifo_axis_tdata[11]_i_555_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.355 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.355    core_inst/tx_fifo_axis_tdata_reg[11]_i_505_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.405 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.405    core_inst/tx_fifo_axis_tdata_reg[11]_i_500_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.455 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.455    core_inst/tx_fifo_axis_tdata_reg[11]_i_495_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.505 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.505    core_inst/tx_fifo_axis_tdata_reg[11]_i_490_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.555 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.555    core_inst/tx_fifo_axis_tdata_reg[11]_i_485_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_480/CO[3]
                         net (fo=1, routed)           0.000    35.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_480_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.655 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_475/CO[3]
                         net (fo=1, routed)           0.000    35.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_475_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.705 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_472/CO[3]
                         net (fo=1, routed)           0.000    35.705    core_inst/tx_fifo_axis_tdata_reg[11]_i_472_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.779 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_471/CO[1]
                         net (fo=35, routed)          0.388    36.166    core_inst/tx_fifo_axis_tdata_reg[11]_i_471_n_2
    SLICE_X157Y414       LUT3 (Prop_lut3_I0_O)        0.120    36.286 r  core_inst/tx_fifo_axis_tdata[11]_i_512/O
                         net (fo=1, routed)           0.000    36.286    core_inst/tx_fifo_axis_tdata[11]_i_512_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_463_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.592 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_458_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_453_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.690 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.690    core_inst/tx_fifo_axis_tdata_reg[11]_i_448_n_0
    SLICE_X157Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.739 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.739    core_inst/tx_fifo_axis_tdata_reg[11]_i_443_n_0
    SLICE_X157Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.788 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.788    core_inst/tx_fifo_axis_tdata_reg[11]_i_438_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.837 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    36.837    core_inst/tx_fifo_axis_tdata_reg[11]_i_433_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.886 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_430/CO[3]
                         net (fo=1, routed)           0.000    36.886    core_inst/tx_fifo_axis_tdata_reg[11]_i_430_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.961 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_429/CO[1]
                         net (fo=35, routed)          0.449    37.410    core_inst/tx_fifo_axis_tdata_reg[11]_i_429_n_2
    SLICE_X154Y415       LUT3 (Prop_lut3_I0_O)        0.118    37.528 r  core_inst/tx_fifo_axis_tdata[11]_i_470/O
                         net (fo=1, routed)           0.000    37.528    core_inst/tx_fifo_axis_tdata[11]_i_470_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    37.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_421/CO[3]
                         net (fo=1, routed)           0.000    37.774    core_inst/tx_fifo_axis_tdata_reg[11]_i_421_n_0
    SLICE_X154Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_416/CO[3]
                         net (fo=1, routed)           0.000    37.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_416_n_0
    SLICE_X154Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_411/CO[3]
                         net (fo=1, routed)           0.000    37.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_411_n_0
    SLICE_X154Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.924 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    37.924    core_inst/tx_fifo_axis_tdata_reg[11]_i_406_n_0
    SLICE_X154Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_401_n_0
    SLICE_X154Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.024 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.024    core_inst/tx_fifo_axis_tdata_reg[11]_i_396_n_0
    SLICE_X154Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_391_n_0
    SLICE_X154Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.124 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_388/CO[3]
                         net (fo=1, routed)           0.000    38.124    core_inst/tx_fifo_axis_tdata_reg[11]_i_388_n_0
    SLICE_X154Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.198 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_387/CO[1]
                         net (fo=35, routed)          0.456    38.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_387_n_2
    SLICE_X155Y416       LUT3 (Prop_lut3_I0_O)        0.120    38.775 r  core_inst/tx_fifo_axis_tdata[11]_i_428/O
                         net (fo=1, routed)           0.000    38.775    core_inst/tx_fifo_axis_tdata[11]_i_428_n_0
    SLICE_X155Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_378/CO[3]
                         net (fo=1, routed)           0.000    39.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_378_n_0
    SLICE_X155Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.081 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_373/CO[3]
                         net (fo=1, routed)           0.000    39.081    core_inst/tx_fifo_axis_tdata_reg[11]_i_373_n_0
    SLICE_X155Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.130 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_368/CO[3]
                         net (fo=1, routed)           0.000    39.130    core_inst/tx_fifo_axis_tdata_reg[11]_i_368_n_0
    SLICE_X155Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.179 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_363/CO[3]
                         net (fo=1, routed)           0.000    39.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_363_n_0
    SLICE_X155Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.228 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_358/CO[3]
                         net (fo=1, routed)           0.000    39.228    core_inst/tx_fifo_axis_tdata_reg[11]_i_358_n_0
    SLICE_X155Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.277 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_353/CO[3]
                         net (fo=1, routed)           0.000    39.277    core_inst/tx_fifo_axis_tdata_reg[11]_i_353_n_0
    SLICE_X155Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.326 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.326    core_inst/tx_fifo_axis_tdata_reg[11]_i_348_n_0
    SLICE_X155Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.375 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_345/CO[3]
                         net (fo=1, routed)           0.000    39.375    core_inst/tx_fifo_axis_tdata_reg[11]_i_345_n_0
    SLICE_X155Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.450 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_344/CO[1]
                         net (fo=35, routed)          0.451    39.901    core_inst/tx_fifo_axis_tdata_reg[11]_i_344_n_2
    SLICE_X156Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_336/CO[3]
                         net (fo=1, routed)           0.000    40.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_336_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.315 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_331/CO[3]
                         net (fo=1, routed)           0.000    40.315    core_inst/tx_fifo_axis_tdata_reg[11]_i_331_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.365 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.365    core_inst/tx_fifo_axis_tdata_reg[11]_i_326_n_0
    SLICE_X156Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.415 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.007    40.421    core_inst/tx_fifo_axis_tdata_reg[11]_i_321_n_0
    SLICE_X156Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.471 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.471    core_inst/tx_fifo_axis_tdata_reg[11]_i_316_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.521    core_inst/tx_fifo_axis_tdata_reg[11]_i_311_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.571 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_306/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_306_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[11]_i_303_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.695 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_302/CO[1]
                         net (fo=35, routed)          0.477    41.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_302_n_2
    SLICE_X157Y424       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.528 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_294/CO[3]
                         net (fo=1, routed)           0.007    41.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_294_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.584 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_289/CO[3]
                         net (fo=1, routed)           0.000    41.584    core_inst/tx_fifo_axis_tdata_reg[11]_i_289_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.633 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    41.633    core_inst/tx_fifo_axis_tdata_reg[11]_i_283_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.682 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    41.682    core_inst/tx_fifo_axis_tdata_reg[11]_i_274_n_0
    SLICE_X157Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.731 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.731    core_inst/tx_fifo_axis_tdata_reg[11]_i_263_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.780 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    41.780    core_inst/tx_fifo_axis_tdata_reg[11]_i_258_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.829 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.829    core_inst/tx_fifo_axis_tdata_reg[11]_i_253_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_250/CO[3]
                         net (fo=1, routed)           0.000    41.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_250_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.953 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_249/CO[1]
                         net (fo=35, routed)          0.341    42.294    core_inst/tx_fifo_axis_tdata_reg[11]_i_249_n_2
    SLICE_X156Y433       LUT3 (Prop_lut3_I0_O)        0.118    42.412 r  core_inst/tx_fifo_axis_tdata[11]_i_297/O
                         net (fo=1, routed)           0.000    42.412    core_inst/tx_fifo_axis_tdata[11]_i_297_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_234/CO[3]
                         net (fo=1, routed)           0.000    42.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_234_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_233/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_233_n_0
    SLICE_X156Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_221/CO[3]
                         net (fo=1, routed)           0.000    42.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_221_n_0
    SLICE_X156Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    42.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_206_n_0
    SLICE_X156Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    42.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_192_n_0
    SLICE_X156Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    42.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_187_n_0
    SLICE_X156Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    42.958    core_inst/tx_fifo_axis_tdata_reg[11]_i_184_n_0
    SLICE_X156Y440       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_183/CO[1]
                         net (fo=35, routed)          0.458    43.490    core_inst/tx_fifo_axis_tdata_reg[11]_i_183_n_2
    SLICE_X155Y433       LUT3 (Prop_lut3_I0_O)        0.120    43.610 r  core_inst/tx_fifo_axis_tdata[11]_i_246/O
                         net (fo=1, routed)           0.000    43.610    core_inst/tx_fifo_axis_tdata[11]_i_246_n_0
    SLICE_X155Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.867 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_166/CO[3]
                         net (fo=1, routed)           0.000    43.867    core_inst/tx_fifo_axis_tdata_reg[11]_i_166_n_0
    SLICE_X155Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.916 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    43.916    core_inst/tx_fifo_axis_tdata_reg[11]_i_161_n_0
    SLICE_X155Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.965 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    43.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_160_n_0
    SLICE_X155Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.014 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    44.014    core_inst/tx_fifo_axis_tdata_reg[11]_i_211_n_0
    SLICE_X155Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.063 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    44.063    core_inst/tx_fifo_axis_tdata_reg[11]_i_138_n_0
    SLICE_X155Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.112 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    44.112    core_inst/tx_fifo_axis_tdata_reg[11]_i_119_n_0
    SLICE_X155Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.161 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.161    core_inst/tx_fifo_axis_tdata_reg[11]_i_108_n_0
    SLICE_X155Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.210 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    44.210    core_inst/tx_fifo_axis_tdata_reg[11]_i_105_n_0
    SLICE_X155Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_104/CO[1]
                         net (fo=35, routed)          0.540    44.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_104_n_2
    SLICE_X153Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.943 r  core_inst/tx_fifo_axis_tdata[11]_i_229/O
                         net (fo=1, routed)           0.000    44.943    core_inst/tx_fifo_axis_tdata[11]_i_229_n_0
    SLICE_X153Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.200 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    45.200    core_inst/tx_fifo_axis_tdata_reg[11]_i_145_n_0
    SLICE_X153Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.249 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    45.249    core_inst/tx_fifo_axis_tdata_reg[11]_i_87_n_0
    SLICE_X153Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.298 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    45.298    core_inst/tx_fifo_axis_tdata_reg[11]_i_86_n_0
    SLICE_X153Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.347 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    45.347    core_inst/tx_fifo_axis_tdata_reg[11]_i_129_n_0
    SLICE_X153Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.396 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.396    core_inst/tx_fifo_axis_tdata_reg[11]_i_124_n_0
    SLICE_X153Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.445 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.445    core_inst/tx_fifo_axis_tdata_reg[11]_i_63_n_0
    SLICE_X153Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.494 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.494    core_inst/tx_fifo_axis_tdata_reg[11]_i_49_n_0
    SLICE_X153Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_45_n_0
    SLICE_X153Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.618 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_44/CO[1]
                         net (fo=35, routed)          0.518    46.136    core_inst/tx_fifo_axis_tdata_reg[11]_i_44_n_2
    SLICE_X154Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.254 r  core_inst/tx_fifo_axis_tdata[11]_i_149/O
                         net (fo=1, routed)           0.000    46.254    core_inst/tx_fifo_axis_tdata[11]_i_149_n_0
    SLICE_X154Y436       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.500 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.500    core_inst/tx_fifo_axis_tdata_reg[11]_i_70_n_0
    SLICE_X154Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.550 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.550    core_inst/tx_fifo_axis_tdata_reg[11]_i_85_n_0
    SLICE_X154Y438       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.697 f  core_inst/tx_fifo_axis_tdata_reg[11]_i_35/O[3]
                         net (fo=6, routed)           0.325    47.022    core_inst/tx_fifo_axis_tdata_reg[11]_i_35_n_4
    SLICE_X150Y438       LUT4 (Prop_lut4_I1_O)        0.120    47.142 f  core_inst/tx_fifo_axis_tdata[11]_i_273/O
                         net (fo=2, routed)           0.426    47.568    core_inst/tx_fifo_axis_tdata[11]_i_273_n_0
    SLICE_X152Y438       LUT6 (Prop_lut6_I5_O)        0.043    47.611 r  core_inst/tx_fifo_axis_tdata[11]_i_202/O
                         net (fo=3, routed)           0.419    48.029    core_inst/tx_fifo_axis_tdata[11]_i_202_n_0
    SLICE_X152Y437       LUT6 (Prop_lut6_I5_O)        0.043    48.072 f  core_inst/tx_fifo_axis_tdata[11]_i_115/O
                         net (fo=8, routed)           0.249    48.322    core_inst/tx_fifo_axis_tdata[11]_i_115_n_0
    SLICE_X150Y437       LUT6 (Prop_lut6_I4_O)        0.043    48.365 r  core_inst/tx_fifo_axis_tdata[11]_i_68/O
                         net (fo=2, routed)           0.461    48.826    core_inst/tx_fifo_axis_tdata[11]_i_68_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.869 r  core_inst/tx_fifo_axis_tdata[11]_i_42/O
                         net (fo=1, routed)           0.434    49.303    core_inst/tx_fifo_axis_tdata[11]_i_42_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    49.346 r  core_inst/tx_fifo_axis_tdata[11]_i_15/O
                         net (fo=1, routed)           0.409    49.756    core_inst/tx_fifo_axis_tdata[11]_i_15_n_0
    SLICE_X159Y440       LUT6 (Prop_lut6_I5_O)        0.043    49.799 r  core_inst/tx_fifo_axis_tdata[11]_i_6/O
                         net (fo=10, routed)          0.300    50.099    core_inst/tx_fifo_axis_tdata[11]_i_6_n_0
    SLICE_X159Y442       LUT5 (Prop_lut5_I0_O)        0.043    50.142 f  core_inst/tx_fifo_axis_tdata[63]_i_6/O
                         net (fo=3, routed)           0.297    50.439    core_inst/tx_fifo_axis_tdata[63]_i_6_n_0
    SLICE_X159Y442       LUT6 (Prop_lut6_I3_O)        0.043    50.482 r  core_inst/tx_fifo_axis_tdata[63]_i_3/O
                         net (fo=39, routed)          0.364    50.846    core_inst/tx_fifo_axis_tdata[63]_i_3_n_0
    SLICE_X160Y442       LUT4 (Prop_lut4_I3_O)        0.043    50.889 r  core_inst/tx_fifo_axis_tdata[58]_i_1/O
                         net (fo=1, routed)           0.000    50.889    core_inst/tx_fifo_axis_tdata[58]_i_1_n_0
    SLICE_X160Y442       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.317    11.153    core_inst/coreclk_out
    SLICE_X160Y442       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[58]/C
                         clock pessimism              1.194    12.347    
                         clock uncertainty           -0.035    12.311    
    SLICE_X160Y442       FDRE (Setup_fdre_C_D)        0.065    12.376    core_inst/tx_fifo_axis_tdata_reg[58]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                         -50.889    
  -------------------------------------------------------------------
                         slack                                -38.512    

Slack (VIOLATED) :        -38.511ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.881ns  (logic 26.474ns (58.987%)  route 18.407ns (41.013%))
  Logic Levels:           324  (CARRY4=289 LUT2=1 LUT3=24 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 11.154 - 6.400 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.505     5.975    core_inst/coreclk_out
    SLICE_X156Y360       FDRE                                         r  core_inst/pkt_n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y360       FDRE (Prop_fdre_C_Q)         0.254     6.229 r  core_inst/pkt_n_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     6.380    core_inst/pkt_n_reg_reg[1]
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.294     6.674 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000     6.674    core_inst/tx_fifo_axis_tdata_reg[11]_i_226_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.723 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     6.723    core_inst/tx_fifo_axis_tdata_reg[11]_i_383_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.772 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_552/CO[3]
                         net (fo=1, routed)           0.000     6.772    core_inst/tx_fifo_axis_tdata_reg[11]_i_552_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.821 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000     6.821    core_inst/tx_fifo_axis_tdata_reg[11]_i_721_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.870 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000     6.870    core_inst/tx_fifo_axis_tdata_reg[11]_i_890_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.919 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1059/CO[3]
                         net (fo=1, routed)           0.000     6.919    core_inst/tx_fifo_axis_tdata_reg[11]_i_1059_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.968 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1228/CO[3]
                         net (fo=1, routed)           0.000     6.968    core_inst/tx_fifo_axis_tdata_reg[11]_i_1228_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.075 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1397/O[2]
                         net (fo=2, routed)           0.227     7.302    core_inst/p_0_in__0[31]
    SLICE_X156Y368       LUT2 (Prop_lut2_I1_O)        0.118     7.420 r  core_inst/tx_fifo_axis_tdata[11]_i_1505/O
                         net (fo=1, routed)           0.000     7.420    core_inst/tx_fifo_axis_tdata[11]_i_1505_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_1435_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_1430_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     7.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_1425_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     7.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_1420_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_1415_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1410/CO[3]
                         net (fo=1, routed)           0.000     7.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_1410_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1405/CO[3]
                         net (fo=1, routed)           0.007     7.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_1405_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.015 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     8.015    core_inst/tx_fifo_axis_tdata_reg[11]_i_1402_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.137 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1401/CO[0]
                         net (fo=35, routed)          0.523     8.659    core_inst/tx_fifo_axis_tdata_reg[11]_i_1401_n_3
    SLICE_X154Y368       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     9.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_1392_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.082 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.082    core_inst/tx_fifo_axis_tdata_reg[11]_i_1387_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.132 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.132    core_inst/tx_fifo_axis_tdata_reg[11]_i_1382_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.182 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.182    core_inst/tx_fifo_axis_tdata_reg[11]_i_1377_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.232 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.232    core_inst/tx_fifo_axis_tdata_reg[11]_i_1372_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.282 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     9.282    core_inst/tx_fifo_axis_tdata_reg[11]_i_1367_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.332 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1362/CO[3]
                         net (fo=1, routed)           0.007     9.339    core_inst/tx_fifo_axis_tdata_reg[11]_i_1362_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1359/CO[3]
                         net (fo=1, routed)           0.000     9.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1359_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.463 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1358/CO[1]
                         net (fo=35, routed)          0.451     9.914    core_inst/tx_fifo_axis_tdata_reg[11]_i_1358_n_2
    SLICE_X155Y368       LUT3 (Prop_lut3_I0_O)        0.120    10.034 r  core_inst/tx_fifo_axis_tdata[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.034    core_inst/tx_fifo_axis_tdata[11]_i_1400_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.291 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.291    core_inst/tx_fifo_axis_tdata_reg[11]_i_1350_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.340    core_inst/tx_fifo_axis_tdata_reg[11]_i_1345_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1340_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.438 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.438    core_inst/tx_fifo_axis_tdata_reg[11]_i_1335_n_0
    SLICE_X155Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.487 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.487    core_inst/tx_fifo_axis_tdata_reg[11]_i_1330_n_0
    SLICE_X155Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    10.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_1325_n_0
    SLICE_X155Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1320/CO[3]
                         net (fo=1, routed)           0.007    10.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_1320_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1317/CO[3]
                         net (fo=1, routed)           0.000    10.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_1317_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.716 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1316/CO[1]
                         net (fo=35, routed)          0.551    11.267    core_inst/tx_fifo_axis_tdata_reg[11]_i_1316_n_2
    SLICE_X157Y368       LUT3 (Prop_lut3_I0_O)        0.118    11.385 r  core_inst/tx_fifo_axis_tdata[11]_i_1357/O
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata[11]_i_1357_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.642 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.642    core_inst/tx_fifo_axis_tdata_reg[11]_i_1308_n_0
    SLICE_X157Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.691 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.691    core_inst/tx_fifo_axis_tdata_reg[11]_i_1303_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.740 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.740    core_inst/tx_fifo_axis_tdata_reg[11]_i_1298_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.789 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.789    core_inst/tx_fifo_axis_tdata_reg[11]_i_1293_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.838 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.838    core_inst/tx_fifo_axis_tdata_reg[11]_i_1288_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.887 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    11.887    core_inst/tx_fifo_axis_tdata_reg[11]_i_1283_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.936 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1278/CO[3]
                         net (fo=1, routed)           0.007    11.943    core_inst/tx_fifo_axis_tdata_reg[11]_i_1278_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.992 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1275/CO[3]
                         net (fo=1, routed)           0.000    11.992    core_inst/tx_fifo_axis_tdata_reg[11]_i_1275_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.067 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1274/CO[1]
                         net (fo=35, routed)          0.504    12.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_1274_n_2
    SLICE_X159Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    12.925 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    12.925    core_inst/tx_fifo_axis_tdata_reg[11]_i_1266_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    12.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_1261_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.023 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.023    core_inst/tx_fifo_axis_tdata_reg[11]_i_1256_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.072 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.072    core_inst/tx_fifo_axis_tdata_reg[11]_i_1251_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.121 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.121    core_inst/tx_fifo_axis_tdata_reg[11]_i_1246_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.170 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1241/CO[3]
                         net (fo=1, routed)           0.007    13.177    core_inst/tx_fifo_axis_tdata_reg[11]_i_1241_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.226 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    13.226    core_inst/tx_fifo_axis_tdata_reg[11]_i_1236_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.275 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    13.275    core_inst/tx_fifo_axis_tdata_reg[11]_i_1233_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.350 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1232/CO[1]
                         net (fo=35, routed)          0.320    13.670    core_inst/tx_fifo_axis_tdata_reg[11]_i_1232_n_2
    SLICE_X158Y375       LUT3 (Prop_lut3_I0_O)        0.118    13.788 r  core_inst/tx_fifo_axis_tdata[11]_i_1273/O
                         net (fo=1, routed)           0.000    13.788    core_inst/tx_fifo_axis_tdata[11]_i_1273_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.034 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.034    core_inst/tx_fifo_axis_tdata_reg[11]_i_1223_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.084 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.084    core_inst/tx_fifo_axis_tdata_reg[11]_i_1218_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.134 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.134    core_inst/tx_fifo_axis_tdata_reg[11]_i_1213_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.184 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.184    core_inst/tx_fifo_axis_tdata_reg[11]_i_1208_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.234 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.234    core_inst/tx_fifo_axis_tdata_reg[11]_i_1203_n_0
    SLICE_X158Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.284 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    14.284    core_inst/tx_fifo_axis_tdata_reg[11]_i_1198_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.334 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    14.334    core_inst/tx_fifo_axis_tdata_reg[11]_i_1193_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.384 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    14.384    core_inst/tx_fifo_axis_tdata_reg[11]_i_1190_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1189/CO[1]
                         net (fo=35, routed)          0.428    14.885    core_inst/tx_fifo_axis_tdata_reg[11]_i_1189_n_2
    SLICE_X157Y377       LUT3 (Prop_lut3_I0_O)        0.120    15.005 r  core_inst/tx_fifo_axis_tdata[11]_i_1231/O
                         net (fo=1, routed)           0.000    15.005    core_inst/tx_fifo_axis_tdata[11]_i_1231_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    15.262 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.262    core_inst/tx_fifo_axis_tdata_reg[11]_i_1181_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.311 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.311    core_inst/tx_fifo_axis_tdata_reg[11]_i_1176_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.360 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.360    core_inst/tx_fifo_axis_tdata_reg[11]_i_1171_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.409 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.409    core_inst/tx_fifo_axis_tdata_reg[11]_i_1166_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.458    core_inst/tx_fifo_axis_tdata_reg[11]_i_1161_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.507 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    15.507    core_inst/tx_fifo_axis_tdata_reg[11]_i_1156_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.556 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    15.556    core_inst/tx_fifo_axis_tdata_reg[11]_i_1151_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    15.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_1148_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.680 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1147/CO[1]
                         net (fo=35, routed)          0.499    16.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_1147_n_2
    SLICE_X156Y379       LUT3 (Prop_lut3_I0_O)        0.118    16.297 r  core_inst/tx_fifo_axis_tdata[11]_i_1188/O
                         net (fo=1, routed)           0.000    16.297    core_inst/tx_fifo_axis_tdata[11]_i_1188_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_1139_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.593    core_inst/tx_fifo_axis_tdata_reg[11]_i_1134_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.643 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.643    core_inst/tx_fifo_axis_tdata_reg[11]_i_1129_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.693 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.693    core_inst/tx_fifo_axis_tdata_reg[11]_i_1124_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.743 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    16.743    core_inst/tx_fifo_axis_tdata_reg[11]_i_1119_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.793 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    16.793    core_inst/tx_fifo_axis_tdata_reg[11]_i_1114_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.843 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    16.843    core_inst/tx_fifo_axis_tdata_reg[11]_i_1109_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.893 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    16.893    core_inst/tx_fifo_axis_tdata_reg[11]_i_1106_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.967 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1105/CO[1]
                         net (fo=35, routed)          0.502    17.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_1105_n_2
    SLICE_X155Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    17.825 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    17.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_1097_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    17.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_1092_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.923 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.923    core_inst/tx_fifo_axis_tdata_reg[11]_i_1087_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.972 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    17.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1082_n_0
    SLICE_X155Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.021 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.021    core_inst/tx_fifo_axis_tdata_reg[11]_i_1077_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.070 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    18.070    core_inst/tx_fifo_axis_tdata_reg[11]_i_1072_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.119 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    18.119    core_inst/tx_fifo_axis_tdata_reg[11]_i_1067_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.168 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    18.168    core_inst/tx_fifo_axis_tdata_reg[11]_i_1064_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.243 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1063/CO[1]
                         net (fo=35, routed)          0.506    18.749    core_inst/tx_fifo_axis_tdata_reg[11]_i_1063_n_2
    SLICE_X159Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    19.103 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.103    core_inst/tx_fifo_axis_tdata_reg[11]_i_1054_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.152 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.152    core_inst/tx_fifo_axis_tdata_reg[11]_i_1049_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.201 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.201    core_inst/tx_fifo_axis_tdata_reg[11]_i_1044_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.250 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_1039_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.299 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.299    core_inst/tx_fifo_axis_tdata_reg[11]_i_1034_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.348 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    19.348    core_inst/tx_fifo_axis_tdata_reg[11]_i_1029_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.397 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    19.397    core_inst/tx_fifo_axis_tdata_reg[11]_i_1024_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.446 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1021/CO[3]
                         net (fo=1, routed)           0.000    19.446    core_inst/tx_fifo_axis_tdata_reg[11]_i_1021_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1020/CO[1]
                         net (fo=35, routed)          0.451    19.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1020_n_2
    SLICE_X158Y385       LUT3 (Prop_lut3_I0_O)        0.118    20.090 r  core_inst/tx_fifo_axis_tdata[11]_i_1062/O
                         net (fo=1, routed)           0.000    20.090    core_inst/tx_fifo_axis_tdata[11]_i_1062_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.336 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    20.336    core_inst/tx_fifo_axis_tdata_reg[11]_i_1012_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.386 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.386    core_inst/tx_fifo_axis_tdata_reg[11]_i_1007_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.436 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.436    core_inst/tx_fifo_axis_tdata_reg[11]_i_1002_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.486 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.486    core_inst/tx_fifo_axis_tdata_reg[11]_i_997_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_992_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.586 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000    20.586    core_inst/tx_fifo_axis_tdata_reg[11]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.636 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    20.636    core_inst/tx_fifo_axis_tdata_reg[11]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_979/CO[3]
                         net (fo=1, routed)           0.000    20.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_979_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.760 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_978/CO[1]
                         net (fo=35, routed)          0.498    21.258    core_inst/tx_fifo_axis_tdata_reg[11]_i_978_n_2
    SLICE_X157Y386       LUT3 (Prop_lut3_I0_O)        0.120    21.378 r  core_inst/tx_fifo_axis_tdata[11]_i_1019/O
                         net (fo=1, routed)           0.000    21.378    core_inst/tx_fifo_axis_tdata[11]_i_1019_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    21.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_970_n_0
    SLICE_X157Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.684 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.684    core_inst/tx_fifo_axis_tdata_reg[11]_i_965_n_0
    SLICE_X157Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.733 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_960/CO[3]
                         net (fo=1, routed)           0.000    21.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_960_n_0
    SLICE_X157Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.782 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_955/CO[3]
                         net (fo=1, routed)           0.000    21.782    core_inst/tx_fifo_axis_tdata_reg[11]_i_955_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.831 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_950/CO[3]
                         net (fo=1, routed)           0.000    21.831    core_inst/tx_fifo_axis_tdata_reg[11]_i_950_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.880 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.880    core_inst/tx_fifo_axis_tdata_reg[11]_i_945_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.929 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_940/CO[3]
                         net (fo=1, routed)           0.000    21.929    core_inst/tx_fifo_axis_tdata_reg[11]_i_940_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.978 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_937/CO[3]
                         net (fo=1, routed)           0.000    21.978    core_inst/tx_fifo_axis_tdata_reg[11]_i_937_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.053 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_936/CO[1]
                         net (fo=35, routed)          0.450    22.503    core_inst/tx_fifo_axis_tdata_reg[11]_i_936_n_2
    SLICE_X155Y390       LUT3 (Prop_lut3_I0_O)        0.118    22.621 r  core_inst/tx_fifo_axis_tdata[11]_i_977/O
                         net (fo=1, routed)           0.000    22.621    core_inst/tx_fifo_axis_tdata[11]_i_977_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    22.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_928_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.927 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_923/CO[3]
                         net (fo=1, routed)           0.000    22.927    core_inst/tx_fifo_axis_tdata_reg[11]_i_923_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.976 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_918/CO[3]
                         net (fo=1, routed)           0.000    22.976    core_inst/tx_fifo_axis_tdata_reg[11]_i_918_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.025 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.025    core_inst/tx_fifo_axis_tdata_reg[11]_i_913_n_0
    SLICE_X155Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_908_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.123 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    23.123    core_inst/tx_fifo_axis_tdata_reg[11]_i_903_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.172 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_898/CO[3]
                         net (fo=1, routed)           0.000    23.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_898_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.221 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_895/CO[3]
                         net (fo=1, routed)           0.000    23.221    core_inst/tx_fifo_axis_tdata_reg[11]_i_895_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.296 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_894/CO[1]
                         net (fo=35, routed)          0.475    23.771    core_inst/tx_fifo_axis_tdata_reg[11]_i_894_n_2
    SLICE_X154Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.889 r  core_inst/tx_fifo_axis_tdata[11]_i_935/O
                         net (fo=1, routed)           0.000    23.889    core_inst/tx_fifo_axis_tdata[11]_i_935_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.135 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.135    core_inst/tx_fifo_axis_tdata_reg[11]_i_885_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.185 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.185    core_inst/tx_fifo_axis_tdata_reg[11]_i_880_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.235 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[11]_i_875_n_0
    SLICE_X154Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.285    core_inst/tx_fifo_axis_tdata_reg[11]_i_870_n_0
    SLICE_X154Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.335 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.335    core_inst/tx_fifo_axis_tdata_reg[11]_i_865_n_0
    SLICE_X154Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    24.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_860_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_855/CO[3]
                         net (fo=1, routed)           0.000    24.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_855_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    24.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_852_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.559 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_851/CO[1]
                         net (fo=35, routed)          0.461    25.019    core_inst/tx_fifo_axis_tdata_reg[11]_i_851_n_2
    SLICE_X156Y393       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    25.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_843_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_838_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_833_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.535 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_828_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_823_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_818/CO[3]
                         net (fo=1, routed)           0.000    25.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_818_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.685 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_813/CO[3]
                         net (fo=1, routed)           0.001    25.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_813_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.736 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    25.736    core_inst/tx_fifo_axis_tdata_reg[11]_i_810_n_0
    SLICE_X156Y401       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.810 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_809/CO[1]
                         net (fo=35, routed)          0.440    26.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_809_n_2
    SLICE_X157Y396       LUT3 (Prop_lut3_I0_O)        0.120    26.370 r  core_inst/tx_fifo_axis_tdata[11]_i_850/O
                         net (fo=1, routed)           0.000    26.370    core_inst/tx_fifo_axis_tdata[11]_i_850_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.627 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.627    core_inst/tx_fifo_axis_tdata_reg[11]_i_801_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.676 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.676    core_inst/tx_fifo_axis_tdata_reg[11]_i_796_n_0
    SLICE_X157Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.725 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.725    core_inst/tx_fifo_axis_tdata_reg[11]_i_791_n_0
    SLICE_X157Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_786/CO[3]
                         net (fo=1, routed)           0.001    26.775    core_inst/tx_fifo_axis_tdata_reg[11]_i_786_n_0
    SLICE_X157Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_781_n_0
    SLICE_X157Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.873 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_776/CO[3]
                         net (fo=1, routed)           0.000    26.873    core_inst/tx_fifo_axis_tdata_reg[11]_i_776_n_0
    SLICE_X157Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.922 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_771/CO[3]
                         net (fo=1, routed)           0.000    26.922    core_inst/tx_fifo_axis_tdata_reg[11]_i_771_n_0
    SLICE_X157Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.971 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_768/CO[3]
                         net (fo=1, routed)           0.000    26.971    core_inst/tx_fifo_axis_tdata_reg[11]_i_768_n_0
    SLICE_X157Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.046 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_767/CO[1]
                         net (fo=35, routed)          0.501    27.546    core_inst/tx_fifo_axis_tdata_reg[11]_i_767_n_2
    SLICE_X159Y397       LUT3 (Prop_lut3_I0_O)        0.118    27.664 r  core_inst/tx_fifo_axis_tdata[11]_i_808/O
                         net (fo=1, routed)           0.000    27.664    core_inst/tx_fifo_axis_tdata[11]_i_808_n_0
    SLICE_X159Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.921 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.921    core_inst/tx_fifo_axis_tdata_reg[11]_i_759_n_0
    SLICE_X159Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.970 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.970    core_inst/tx_fifo_axis_tdata_reg[11]_i_754_n_0
    SLICE_X159Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.019 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_749/CO[3]
                         net (fo=1, routed)           0.001    28.020    core_inst/tx_fifo_axis_tdata_reg[11]_i_749_n_0
    SLICE_X159Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.069 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.069    core_inst/tx_fifo_axis_tdata_reg[11]_i_744_n_0
    SLICE_X159Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.118 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.118    core_inst/tx_fifo_axis_tdata_reg[11]_i_739_n_0
    SLICE_X159Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.167 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.167    core_inst/tx_fifo_axis_tdata_reg[11]_i_734_n_0
    SLICE_X159Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.216 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_729/CO[3]
                         net (fo=1, routed)           0.000    28.216    core_inst/tx_fifo_axis_tdata_reg[11]_i_729_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_726_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_725/CO[1]
                         net (fo=35, routed)          0.465    28.805    core_inst/tx_fifo_axis_tdata_reg[11]_i_725_n_2
    SLICE_X158Y400       LUT3 (Prop_lut3_I0_O)        0.118    28.923 r  core_inst/tx_fifo_axis_tdata[11]_i_766/O
                         net (fo=1, routed)           0.000    28.923    core_inst/tx_fifo_axis_tdata[11]_i_766_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    29.169 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.169    core_inst/tx_fifo_axis_tdata_reg[11]_i_716_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.219 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.219    core_inst/tx_fifo_axis_tdata_reg[11]_i_711_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.269 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.269    core_inst/tx_fifo_axis_tdata_reg[11]_i_706_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.319 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.319    core_inst/tx_fifo_axis_tdata_reg[11]_i_701_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.369 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.369    core_inst/tx_fifo_axis_tdata_reg[11]_i_696_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.419 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_691/CO[3]
                         net (fo=1, routed)           0.000    29.419    core_inst/tx_fifo_axis_tdata_reg[11]_i_691_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.469 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_686/CO[3]
                         net (fo=1, routed)           0.000    29.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_686_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.519 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_683/CO[3]
                         net (fo=1, routed)           0.000    29.519    core_inst/tx_fifo_axis_tdata_reg[11]_i_683_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_682/CO[1]
                         net (fo=35, routed)          0.495    30.088    core_inst/tx_fifo_axis_tdata_reg[11]_i_682_n_2
    SLICE_X156Y402       LUT3 (Prop_lut3_I0_O)        0.120    30.208 r  core_inst/tx_fifo_axis_tdata[11]_i_724/O
                         net (fo=1, routed)           0.000    30.208    core_inst/tx_fifo_axis_tdata[11]_i_724_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.454 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.454    core_inst/tx_fifo_axis_tdata_reg[11]_i_674_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.504 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[11]_i_669_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_664/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[11]_i_664_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[11]_i_659_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.654    core_inst/tx_fifo_axis_tdata_reg[11]_i_654_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.704 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_649/CO[3]
                         net (fo=1, routed)           0.000    30.704    core_inst/tx_fifo_axis_tdata_reg[11]_i_649_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.754 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_644/CO[3]
                         net (fo=1, routed)           0.000    30.754    core_inst/tx_fifo_axis_tdata_reg[11]_i_644_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.804 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_641/CO[3]
                         net (fo=1, routed)           0.000    30.804    core_inst/tx_fifo_axis_tdata_reg[11]_i_641_n_0
    SLICE_X156Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_640/CO[1]
                         net (fo=35, routed)          0.432    31.309    core_inst/tx_fifo_axis_tdata_reg[11]_i_640_n_2
    SLICE_X155Y406       LUT3 (Prop_lut3_I0_O)        0.120    31.429 r  core_inst/tx_fifo_axis_tdata[11]_i_681/O
                         net (fo=1, routed)           0.000    31.429    core_inst/tx_fifo_axis_tdata[11]_i_681_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_632_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.735 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.735    core_inst/tx_fifo_axis_tdata_reg[11]_i_627_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.784 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_622/CO[3]
                         net (fo=1, routed)           0.000    31.784    core_inst/tx_fifo_axis_tdata_reg[11]_i_622_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.833 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.833    core_inst/tx_fifo_axis_tdata_reg[11]_i_617_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.882 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.882    core_inst/tx_fifo_axis_tdata_reg[11]_i_612_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.931 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    31.931    core_inst/tx_fifo_axis_tdata_reg[11]_i_607_n_0
    SLICE_X155Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.980 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    31.980    core_inst/tx_fifo_axis_tdata_reg[11]_i_602_n_0
    SLICE_X155Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.029 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_599/CO[3]
                         net (fo=1, routed)           0.000    32.029    core_inst/tx_fifo_axis_tdata_reg[11]_i_599_n_0
    SLICE_X155Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.104 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_598/CO[1]
                         net (fo=35, routed)          0.481    32.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_598_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    32.703 r  core_inst/tx_fifo_axis_tdata[11]_i_639/O
                         net (fo=1, routed)           0.000    32.703    core_inst/tx_fifo_axis_tdata[11]_i_639_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.960 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.960    core_inst/tx_fifo_axis_tdata_reg[11]_i_590_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.009 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.009    core_inst/tx_fifo_axis_tdata_reg[11]_i_585_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.058 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.058    core_inst/tx_fifo_axis_tdata_reg[11]_i_580_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.107 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.107    core_inst/tx_fifo_axis_tdata_reg[11]_i_575_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.156 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.156    core_inst/tx_fifo_axis_tdata_reg[11]_i_570_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.205 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_565/CO[3]
                         net (fo=1, routed)           0.000    33.205    core_inst/tx_fifo_axis_tdata_reg[11]_i_565_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.254 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_560/CO[3]
                         net (fo=1, routed)           0.000    33.254    core_inst/tx_fifo_axis_tdata_reg[11]_i_560_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.303 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_557/CO[3]
                         net (fo=1, routed)           0.000    33.303    core_inst/tx_fifo_axis_tdata_reg[11]_i_557_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.378 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_556/CO[1]
                         net (fo=35, routed)          0.354    33.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_556_n_2
    SLICE_X159Y411       LUT3 (Prop_lut3_I0_O)        0.118    33.851 r  core_inst/tx_fifo_axis_tdata[11]_i_597/O
                         net (fo=1, routed)           0.000    33.851    core_inst/tx_fifo_axis_tdata[11]_i_597_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.108 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.108    core_inst/tx_fifo_axis_tdata_reg[11]_i_547_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.157 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.157    core_inst/tx_fifo_axis_tdata_reg[11]_i_542_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.206 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.206    core_inst/tx_fifo_axis_tdata_reg[11]_i_537_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.255 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.255    core_inst/tx_fifo_axis_tdata_reg[11]_i_532_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.304 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.304    core_inst/tx_fifo_axis_tdata_reg[11]_i_527_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.353 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    34.353    core_inst/tx_fifo_axis_tdata_reg[11]_i_522_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.402 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.402    core_inst/tx_fifo_axis_tdata_reg[11]_i_517_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.451 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_514/CO[3]
                         net (fo=1, routed)           0.000    34.451    core_inst/tx_fifo_axis_tdata_reg[11]_i_514_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.526 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_513/CO[1]
                         net (fo=35, routed)          0.465    34.991    core_inst/tx_fifo_axis_tdata_reg[11]_i_513_n_2
    SLICE_X158Y411       LUT3 (Prop_lut3_I0_O)        0.118    35.109 r  core_inst/tx_fifo_axis_tdata[11]_i_555/O
                         net (fo=1, routed)           0.000    35.109    core_inst/tx_fifo_axis_tdata[11]_i_555_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.355 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.355    core_inst/tx_fifo_axis_tdata_reg[11]_i_505_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.405 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.405    core_inst/tx_fifo_axis_tdata_reg[11]_i_500_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.455 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.455    core_inst/tx_fifo_axis_tdata_reg[11]_i_495_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.505 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.505    core_inst/tx_fifo_axis_tdata_reg[11]_i_490_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.555 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.555    core_inst/tx_fifo_axis_tdata_reg[11]_i_485_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_480/CO[3]
                         net (fo=1, routed)           0.000    35.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_480_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.655 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_475/CO[3]
                         net (fo=1, routed)           0.000    35.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_475_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.705 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_472/CO[3]
                         net (fo=1, routed)           0.000    35.705    core_inst/tx_fifo_axis_tdata_reg[11]_i_472_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.779 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_471/CO[1]
                         net (fo=35, routed)          0.388    36.166    core_inst/tx_fifo_axis_tdata_reg[11]_i_471_n_2
    SLICE_X157Y414       LUT3 (Prop_lut3_I0_O)        0.120    36.286 r  core_inst/tx_fifo_axis_tdata[11]_i_512/O
                         net (fo=1, routed)           0.000    36.286    core_inst/tx_fifo_axis_tdata[11]_i_512_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_463_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.592 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_458_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_453_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.690 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.690    core_inst/tx_fifo_axis_tdata_reg[11]_i_448_n_0
    SLICE_X157Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.739 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.739    core_inst/tx_fifo_axis_tdata_reg[11]_i_443_n_0
    SLICE_X157Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.788 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.788    core_inst/tx_fifo_axis_tdata_reg[11]_i_438_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.837 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    36.837    core_inst/tx_fifo_axis_tdata_reg[11]_i_433_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.886 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_430/CO[3]
                         net (fo=1, routed)           0.000    36.886    core_inst/tx_fifo_axis_tdata_reg[11]_i_430_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.961 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_429/CO[1]
                         net (fo=35, routed)          0.449    37.410    core_inst/tx_fifo_axis_tdata_reg[11]_i_429_n_2
    SLICE_X154Y415       LUT3 (Prop_lut3_I0_O)        0.118    37.528 r  core_inst/tx_fifo_axis_tdata[11]_i_470/O
                         net (fo=1, routed)           0.000    37.528    core_inst/tx_fifo_axis_tdata[11]_i_470_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    37.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_421/CO[3]
                         net (fo=1, routed)           0.000    37.774    core_inst/tx_fifo_axis_tdata_reg[11]_i_421_n_0
    SLICE_X154Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_416/CO[3]
                         net (fo=1, routed)           0.000    37.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_416_n_0
    SLICE_X154Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_411/CO[3]
                         net (fo=1, routed)           0.000    37.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_411_n_0
    SLICE_X154Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.924 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    37.924    core_inst/tx_fifo_axis_tdata_reg[11]_i_406_n_0
    SLICE_X154Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_401_n_0
    SLICE_X154Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.024 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.024    core_inst/tx_fifo_axis_tdata_reg[11]_i_396_n_0
    SLICE_X154Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_391_n_0
    SLICE_X154Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.124 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_388/CO[3]
                         net (fo=1, routed)           0.000    38.124    core_inst/tx_fifo_axis_tdata_reg[11]_i_388_n_0
    SLICE_X154Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.198 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_387/CO[1]
                         net (fo=35, routed)          0.456    38.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_387_n_2
    SLICE_X155Y416       LUT3 (Prop_lut3_I0_O)        0.120    38.775 r  core_inst/tx_fifo_axis_tdata[11]_i_428/O
                         net (fo=1, routed)           0.000    38.775    core_inst/tx_fifo_axis_tdata[11]_i_428_n_0
    SLICE_X155Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_378/CO[3]
                         net (fo=1, routed)           0.000    39.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_378_n_0
    SLICE_X155Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.081 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_373/CO[3]
                         net (fo=1, routed)           0.000    39.081    core_inst/tx_fifo_axis_tdata_reg[11]_i_373_n_0
    SLICE_X155Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.130 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_368/CO[3]
                         net (fo=1, routed)           0.000    39.130    core_inst/tx_fifo_axis_tdata_reg[11]_i_368_n_0
    SLICE_X155Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.179 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_363/CO[3]
                         net (fo=1, routed)           0.000    39.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_363_n_0
    SLICE_X155Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.228 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_358/CO[3]
                         net (fo=1, routed)           0.000    39.228    core_inst/tx_fifo_axis_tdata_reg[11]_i_358_n_0
    SLICE_X155Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.277 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_353/CO[3]
                         net (fo=1, routed)           0.000    39.277    core_inst/tx_fifo_axis_tdata_reg[11]_i_353_n_0
    SLICE_X155Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.326 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.326    core_inst/tx_fifo_axis_tdata_reg[11]_i_348_n_0
    SLICE_X155Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.375 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_345/CO[3]
                         net (fo=1, routed)           0.000    39.375    core_inst/tx_fifo_axis_tdata_reg[11]_i_345_n_0
    SLICE_X155Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.450 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_344/CO[1]
                         net (fo=35, routed)          0.451    39.901    core_inst/tx_fifo_axis_tdata_reg[11]_i_344_n_2
    SLICE_X156Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_336/CO[3]
                         net (fo=1, routed)           0.000    40.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_336_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.315 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_331/CO[3]
                         net (fo=1, routed)           0.000    40.315    core_inst/tx_fifo_axis_tdata_reg[11]_i_331_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.365 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.365    core_inst/tx_fifo_axis_tdata_reg[11]_i_326_n_0
    SLICE_X156Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.415 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.007    40.421    core_inst/tx_fifo_axis_tdata_reg[11]_i_321_n_0
    SLICE_X156Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.471 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.471    core_inst/tx_fifo_axis_tdata_reg[11]_i_316_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.521    core_inst/tx_fifo_axis_tdata_reg[11]_i_311_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.571 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_306/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_306_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[11]_i_303_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.695 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_302/CO[1]
                         net (fo=35, routed)          0.477    41.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_302_n_2
    SLICE_X157Y424       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.528 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_294/CO[3]
                         net (fo=1, routed)           0.007    41.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_294_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.584 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_289/CO[3]
                         net (fo=1, routed)           0.000    41.584    core_inst/tx_fifo_axis_tdata_reg[11]_i_289_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.633 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    41.633    core_inst/tx_fifo_axis_tdata_reg[11]_i_283_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.682 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    41.682    core_inst/tx_fifo_axis_tdata_reg[11]_i_274_n_0
    SLICE_X157Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.731 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.731    core_inst/tx_fifo_axis_tdata_reg[11]_i_263_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.780 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    41.780    core_inst/tx_fifo_axis_tdata_reg[11]_i_258_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.829 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.829    core_inst/tx_fifo_axis_tdata_reg[11]_i_253_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_250/CO[3]
                         net (fo=1, routed)           0.000    41.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_250_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.953 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_249/CO[1]
                         net (fo=35, routed)          0.341    42.294    core_inst/tx_fifo_axis_tdata_reg[11]_i_249_n_2
    SLICE_X156Y433       LUT3 (Prop_lut3_I0_O)        0.118    42.412 r  core_inst/tx_fifo_axis_tdata[11]_i_297/O
                         net (fo=1, routed)           0.000    42.412    core_inst/tx_fifo_axis_tdata[11]_i_297_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_234/CO[3]
                         net (fo=1, routed)           0.000    42.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_234_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_233/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_233_n_0
    SLICE_X156Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_221/CO[3]
                         net (fo=1, routed)           0.000    42.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_221_n_0
    SLICE_X156Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    42.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_206_n_0
    SLICE_X156Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    42.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_192_n_0
    SLICE_X156Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    42.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_187_n_0
    SLICE_X156Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    42.958    core_inst/tx_fifo_axis_tdata_reg[11]_i_184_n_0
    SLICE_X156Y440       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_183/CO[1]
                         net (fo=35, routed)          0.458    43.490    core_inst/tx_fifo_axis_tdata_reg[11]_i_183_n_2
    SLICE_X155Y433       LUT3 (Prop_lut3_I0_O)        0.120    43.610 r  core_inst/tx_fifo_axis_tdata[11]_i_246/O
                         net (fo=1, routed)           0.000    43.610    core_inst/tx_fifo_axis_tdata[11]_i_246_n_0
    SLICE_X155Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.867 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_166/CO[3]
                         net (fo=1, routed)           0.000    43.867    core_inst/tx_fifo_axis_tdata_reg[11]_i_166_n_0
    SLICE_X155Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.916 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    43.916    core_inst/tx_fifo_axis_tdata_reg[11]_i_161_n_0
    SLICE_X155Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.965 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    43.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_160_n_0
    SLICE_X155Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.014 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    44.014    core_inst/tx_fifo_axis_tdata_reg[11]_i_211_n_0
    SLICE_X155Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.063 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    44.063    core_inst/tx_fifo_axis_tdata_reg[11]_i_138_n_0
    SLICE_X155Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.112 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    44.112    core_inst/tx_fifo_axis_tdata_reg[11]_i_119_n_0
    SLICE_X155Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.161 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.161    core_inst/tx_fifo_axis_tdata_reg[11]_i_108_n_0
    SLICE_X155Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.210 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    44.210    core_inst/tx_fifo_axis_tdata_reg[11]_i_105_n_0
    SLICE_X155Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_104/CO[1]
                         net (fo=35, routed)          0.540    44.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_104_n_2
    SLICE_X153Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.943 r  core_inst/tx_fifo_axis_tdata[11]_i_229/O
                         net (fo=1, routed)           0.000    44.943    core_inst/tx_fifo_axis_tdata[11]_i_229_n_0
    SLICE_X153Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.200 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    45.200    core_inst/tx_fifo_axis_tdata_reg[11]_i_145_n_0
    SLICE_X153Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.249 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    45.249    core_inst/tx_fifo_axis_tdata_reg[11]_i_87_n_0
    SLICE_X153Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.298 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    45.298    core_inst/tx_fifo_axis_tdata_reg[11]_i_86_n_0
    SLICE_X153Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.347 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    45.347    core_inst/tx_fifo_axis_tdata_reg[11]_i_129_n_0
    SLICE_X153Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.396 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.396    core_inst/tx_fifo_axis_tdata_reg[11]_i_124_n_0
    SLICE_X153Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.445 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.445    core_inst/tx_fifo_axis_tdata_reg[11]_i_63_n_0
    SLICE_X153Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.494 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.494    core_inst/tx_fifo_axis_tdata_reg[11]_i_49_n_0
    SLICE_X153Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_45_n_0
    SLICE_X153Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.618 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_44/CO[1]
                         net (fo=35, routed)          0.518    46.136    core_inst/tx_fifo_axis_tdata_reg[11]_i_44_n_2
    SLICE_X154Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.254 r  core_inst/tx_fifo_axis_tdata[11]_i_149/O
                         net (fo=1, routed)           0.000    46.254    core_inst/tx_fifo_axis_tdata[11]_i_149_n_0
    SLICE_X154Y436       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.500 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.500    core_inst/tx_fifo_axis_tdata_reg[11]_i_70_n_0
    SLICE_X154Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.550 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.550    core_inst/tx_fifo_axis_tdata_reg[11]_i_85_n_0
    SLICE_X154Y438       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.697 f  core_inst/tx_fifo_axis_tdata_reg[11]_i_35/O[3]
                         net (fo=6, routed)           0.325    47.022    core_inst/tx_fifo_axis_tdata_reg[11]_i_35_n_4
    SLICE_X150Y438       LUT4 (Prop_lut4_I1_O)        0.120    47.142 f  core_inst/tx_fifo_axis_tdata[11]_i_273/O
                         net (fo=2, routed)           0.426    47.568    core_inst/tx_fifo_axis_tdata[11]_i_273_n_0
    SLICE_X152Y438       LUT6 (Prop_lut6_I5_O)        0.043    47.611 r  core_inst/tx_fifo_axis_tdata[11]_i_202/O
                         net (fo=3, routed)           0.419    48.029    core_inst/tx_fifo_axis_tdata[11]_i_202_n_0
    SLICE_X152Y437       LUT6 (Prop_lut6_I5_O)        0.043    48.072 f  core_inst/tx_fifo_axis_tdata[11]_i_115/O
                         net (fo=8, routed)           0.249    48.322    core_inst/tx_fifo_axis_tdata[11]_i_115_n_0
    SLICE_X150Y437       LUT6 (Prop_lut6_I4_O)        0.043    48.365 r  core_inst/tx_fifo_axis_tdata[11]_i_68/O
                         net (fo=2, routed)           0.461    48.826    core_inst/tx_fifo_axis_tdata[11]_i_68_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.869 r  core_inst/tx_fifo_axis_tdata[11]_i_42/O
                         net (fo=1, routed)           0.434    49.303    core_inst/tx_fifo_axis_tdata[11]_i_42_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    49.346 r  core_inst/tx_fifo_axis_tdata[11]_i_15/O
                         net (fo=1, routed)           0.409    49.756    core_inst/tx_fifo_axis_tdata[11]_i_15_n_0
    SLICE_X159Y440       LUT6 (Prop_lut6_I5_O)        0.043    49.799 r  core_inst/tx_fifo_axis_tdata[11]_i_6/O
                         net (fo=10, routed)          0.300    50.099    core_inst/tx_fifo_axis_tdata[11]_i_6_n_0
    SLICE_X159Y442       LUT5 (Prop_lut5_I0_O)        0.043    50.142 f  core_inst/tx_fifo_axis_tdata[63]_i_6/O
                         net (fo=3, routed)           0.297    50.439    core_inst/tx_fifo_axis_tdata[63]_i_6_n_0
    SLICE_X159Y442       LUT6 (Prop_lut6_I3_O)        0.043    50.482 r  core_inst/tx_fifo_axis_tdata[63]_i_3/O
                         net (fo=39, routed)          0.331    50.813    core_inst/tx_fifo_axis_tdata[63]_i_3_n_0
    SLICE_X159Y445       LUT4 (Prop_lut4_I3_O)        0.043    50.856 r  core_inst/tx_fifo_axis_tdata[0]_i_1/O
                         net (fo=1, routed)           0.000    50.856    core_inst/tx_fifo_axis_tdata[0]_i_1_n_0
    SLICE_X159Y445       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.318    11.154    core_inst/coreclk_out
    SLICE_X159Y445       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[0]/C
                         clock pessimism              1.194    12.348    
                         clock uncertainty           -0.035    12.312    
    SLICE_X159Y445       FDRE (Setup_fdre_C_D)        0.032    12.344    core_inst/tx_fifo_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -50.856    
  -------------------------------------------------------------------
                         slack                                -38.511    

Slack (VIOLATED) :        -38.502ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.871ns  (logic 26.474ns (59.000%)  route 18.397ns (41.000%))
  Logic Levels:           324  (CARRY4=289 LUT2=1 LUT3=24 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 11.153 - 6.400 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.505     5.975    core_inst/coreclk_out
    SLICE_X156Y360       FDRE                                         r  core_inst/pkt_n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y360       FDRE (Prop_fdre_C_Q)         0.254     6.229 r  core_inst/pkt_n_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     6.380    core_inst/pkt_n_reg_reg[1]
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.294     6.674 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000     6.674    core_inst/tx_fifo_axis_tdata_reg[11]_i_226_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.723 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     6.723    core_inst/tx_fifo_axis_tdata_reg[11]_i_383_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.772 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_552/CO[3]
                         net (fo=1, routed)           0.000     6.772    core_inst/tx_fifo_axis_tdata_reg[11]_i_552_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.821 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000     6.821    core_inst/tx_fifo_axis_tdata_reg[11]_i_721_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.870 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000     6.870    core_inst/tx_fifo_axis_tdata_reg[11]_i_890_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.919 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1059/CO[3]
                         net (fo=1, routed)           0.000     6.919    core_inst/tx_fifo_axis_tdata_reg[11]_i_1059_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.968 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1228/CO[3]
                         net (fo=1, routed)           0.000     6.968    core_inst/tx_fifo_axis_tdata_reg[11]_i_1228_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.075 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1397/O[2]
                         net (fo=2, routed)           0.227     7.302    core_inst/p_0_in__0[31]
    SLICE_X156Y368       LUT2 (Prop_lut2_I1_O)        0.118     7.420 r  core_inst/tx_fifo_axis_tdata[11]_i_1505/O
                         net (fo=1, routed)           0.000     7.420    core_inst/tx_fifo_axis_tdata[11]_i_1505_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_1435_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_1430_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     7.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_1425_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     7.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_1420_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_1415_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1410/CO[3]
                         net (fo=1, routed)           0.000     7.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_1410_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1405/CO[3]
                         net (fo=1, routed)           0.007     7.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_1405_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.015 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     8.015    core_inst/tx_fifo_axis_tdata_reg[11]_i_1402_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.137 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1401/CO[0]
                         net (fo=35, routed)          0.523     8.659    core_inst/tx_fifo_axis_tdata_reg[11]_i_1401_n_3
    SLICE_X154Y368       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     9.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_1392_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.082 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.082    core_inst/tx_fifo_axis_tdata_reg[11]_i_1387_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.132 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.132    core_inst/tx_fifo_axis_tdata_reg[11]_i_1382_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.182 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.182    core_inst/tx_fifo_axis_tdata_reg[11]_i_1377_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.232 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.232    core_inst/tx_fifo_axis_tdata_reg[11]_i_1372_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.282 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     9.282    core_inst/tx_fifo_axis_tdata_reg[11]_i_1367_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.332 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1362/CO[3]
                         net (fo=1, routed)           0.007     9.339    core_inst/tx_fifo_axis_tdata_reg[11]_i_1362_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1359/CO[3]
                         net (fo=1, routed)           0.000     9.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1359_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.463 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1358/CO[1]
                         net (fo=35, routed)          0.451     9.914    core_inst/tx_fifo_axis_tdata_reg[11]_i_1358_n_2
    SLICE_X155Y368       LUT3 (Prop_lut3_I0_O)        0.120    10.034 r  core_inst/tx_fifo_axis_tdata[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.034    core_inst/tx_fifo_axis_tdata[11]_i_1400_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.291 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.291    core_inst/tx_fifo_axis_tdata_reg[11]_i_1350_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.340    core_inst/tx_fifo_axis_tdata_reg[11]_i_1345_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1340_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.438 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.438    core_inst/tx_fifo_axis_tdata_reg[11]_i_1335_n_0
    SLICE_X155Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.487 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.487    core_inst/tx_fifo_axis_tdata_reg[11]_i_1330_n_0
    SLICE_X155Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    10.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_1325_n_0
    SLICE_X155Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1320/CO[3]
                         net (fo=1, routed)           0.007    10.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_1320_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1317/CO[3]
                         net (fo=1, routed)           0.000    10.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_1317_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.716 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1316/CO[1]
                         net (fo=35, routed)          0.551    11.267    core_inst/tx_fifo_axis_tdata_reg[11]_i_1316_n_2
    SLICE_X157Y368       LUT3 (Prop_lut3_I0_O)        0.118    11.385 r  core_inst/tx_fifo_axis_tdata[11]_i_1357/O
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata[11]_i_1357_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.642 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.642    core_inst/tx_fifo_axis_tdata_reg[11]_i_1308_n_0
    SLICE_X157Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.691 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.691    core_inst/tx_fifo_axis_tdata_reg[11]_i_1303_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.740 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.740    core_inst/tx_fifo_axis_tdata_reg[11]_i_1298_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.789 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.789    core_inst/tx_fifo_axis_tdata_reg[11]_i_1293_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.838 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.838    core_inst/tx_fifo_axis_tdata_reg[11]_i_1288_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.887 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    11.887    core_inst/tx_fifo_axis_tdata_reg[11]_i_1283_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.936 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1278/CO[3]
                         net (fo=1, routed)           0.007    11.943    core_inst/tx_fifo_axis_tdata_reg[11]_i_1278_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.992 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1275/CO[3]
                         net (fo=1, routed)           0.000    11.992    core_inst/tx_fifo_axis_tdata_reg[11]_i_1275_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.067 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1274/CO[1]
                         net (fo=35, routed)          0.504    12.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_1274_n_2
    SLICE_X159Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    12.925 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    12.925    core_inst/tx_fifo_axis_tdata_reg[11]_i_1266_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    12.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_1261_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.023 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.023    core_inst/tx_fifo_axis_tdata_reg[11]_i_1256_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.072 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.072    core_inst/tx_fifo_axis_tdata_reg[11]_i_1251_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.121 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.121    core_inst/tx_fifo_axis_tdata_reg[11]_i_1246_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.170 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1241/CO[3]
                         net (fo=1, routed)           0.007    13.177    core_inst/tx_fifo_axis_tdata_reg[11]_i_1241_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.226 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    13.226    core_inst/tx_fifo_axis_tdata_reg[11]_i_1236_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.275 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    13.275    core_inst/tx_fifo_axis_tdata_reg[11]_i_1233_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.350 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1232/CO[1]
                         net (fo=35, routed)          0.320    13.670    core_inst/tx_fifo_axis_tdata_reg[11]_i_1232_n_2
    SLICE_X158Y375       LUT3 (Prop_lut3_I0_O)        0.118    13.788 r  core_inst/tx_fifo_axis_tdata[11]_i_1273/O
                         net (fo=1, routed)           0.000    13.788    core_inst/tx_fifo_axis_tdata[11]_i_1273_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.034 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.034    core_inst/tx_fifo_axis_tdata_reg[11]_i_1223_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.084 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.084    core_inst/tx_fifo_axis_tdata_reg[11]_i_1218_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.134 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.134    core_inst/tx_fifo_axis_tdata_reg[11]_i_1213_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.184 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.184    core_inst/tx_fifo_axis_tdata_reg[11]_i_1208_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.234 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.234    core_inst/tx_fifo_axis_tdata_reg[11]_i_1203_n_0
    SLICE_X158Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.284 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    14.284    core_inst/tx_fifo_axis_tdata_reg[11]_i_1198_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.334 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    14.334    core_inst/tx_fifo_axis_tdata_reg[11]_i_1193_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.384 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    14.384    core_inst/tx_fifo_axis_tdata_reg[11]_i_1190_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1189/CO[1]
                         net (fo=35, routed)          0.428    14.885    core_inst/tx_fifo_axis_tdata_reg[11]_i_1189_n_2
    SLICE_X157Y377       LUT3 (Prop_lut3_I0_O)        0.120    15.005 r  core_inst/tx_fifo_axis_tdata[11]_i_1231/O
                         net (fo=1, routed)           0.000    15.005    core_inst/tx_fifo_axis_tdata[11]_i_1231_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    15.262 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.262    core_inst/tx_fifo_axis_tdata_reg[11]_i_1181_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.311 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.311    core_inst/tx_fifo_axis_tdata_reg[11]_i_1176_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.360 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.360    core_inst/tx_fifo_axis_tdata_reg[11]_i_1171_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.409 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.409    core_inst/tx_fifo_axis_tdata_reg[11]_i_1166_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.458    core_inst/tx_fifo_axis_tdata_reg[11]_i_1161_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.507 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    15.507    core_inst/tx_fifo_axis_tdata_reg[11]_i_1156_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.556 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    15.556    core_inst/tx_fifo_axis_tdata_reg[11]_i_1151_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    15.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_1148_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.680 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1147/CO[1]
                         net (fo=35, routed)          0.499    16.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_1147_n_2
    SLICE_X156Y379       LUT3 (Prop_lut3_I0_O)        0.118    16.297 r  core_inst/tx_fifo_axis_tdata[11]_i_1188/O
                         net (fo=1, routed)           0.000    16.297    core_inst/tx_fifo_axis_tdata[11]_i_1188_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_1139_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.593    core_inst/tx_fifo_axis_tdata_reg[11]_i_1134_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.643 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.643    core_inst/tx_fifo_axis_tdata_reg[11]_i_1129_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.693 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.693    core_inst/tx_fifo_axis_tdata_reg[11]_i_1124_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.743 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    16.743    core_inst/tx_fifo_axis_tdata_reg[11]_i_1119_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.793 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    16.793    core_inst/tx_fifo_axis_tdata_reg[11]_i_1114_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.843 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    16.843    core_inst/tx_fifo_axis_tdata_reg[11]_i_1109_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.893 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    16.893    core_inst/tx_fifo_axis_tdata_reg[11]_i_1106_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.967 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1105/CO[1]
                         net (fo=35, routed)          0.502    17.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_1105_n_2
    SLICE_X155Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    17.825 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    17.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_1097_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    17.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_1092_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.923 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.923    core_inst/tx_fifo_axis_tdata_reg[11]_i_1087_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.972 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    17.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1082_n_0
    SLICE_X155Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.021 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.021    core_inst/tx_fifo_axis_tdata_reg[11]_i_1077_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.070 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    18.070    core_inst/tx_fifo_axis_tdata_reg[11]_i_1072_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.119 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    18.119    core_inst/tx_fifo_axis_tdata_reg[11]_i_1067_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.168 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    18.168    core_inst/tx_fifo_axis_tdata_reg[11]_i_1064_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.243 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1063/CO[1]
                         net (fo=35, routed)          0.506    18.749    core_inst/tx_fifo_axis_tdata_reg[11]_i_1063_n_2
    SLICE_X159Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    19.103 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.103    core_inst/tx_fifo_axis_tdata_reg[11]_i_1054_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.152 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.152    core_inst/tx_fifo_axis_tdata_reg[11]_i_1049_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.201 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.201    core_inst/tx_fifo_axis_tdata_reg[11]_i_1044_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.250 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_1039_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.299 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.299    core_inst/tx_fifo_axis_tdata_reg[11]_i_1034_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.348 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    19.348    core_inst/tx_fifo_axis_tdata_reg[11]_i_1029_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.397 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    19.397    core_inst/tx_fifo_axis_tdata_reg[11]_i_1024_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.446 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1021/CO[3]
                         net (fo=1, routed)           0.000    19.446    core_inst/tx_fifo_axis_tdata_reg[11]_i_1021_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1020/CO[1]
                         net (fo=35, routed)          0.451    19.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1020_n_2
    SLICE_X158Y385       LUT3 (Prop_lut3_I0_O)        0.118    20.090 r  core_inst/tx_fifo_axis_tdata[11]_i_1062/O
                         net (fo=1, routed)           0.000    20.090    core_inst/tx_fifo_axis_tdata[11]_i_1062_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.336 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    20.336    core_inst/tx_fifo_axis_tdata_reg[11]_i_1012_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.386 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.386    core_inst/tx_fifo_axis_tdata_reg[11]_i_1007_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.436 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.436    core_inst/tx_fifo_axis_tdata_reg[11]_i_1002_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.486 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.486    core_inst/tx_fifo_axis_tdata_reg[11]_i_997_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_992_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.586 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000    20.586    core_inst/tx_fifo_axis_tdata_reg[11]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.636 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    20.636    core_inst/tx_fifo_axis_tdata_reg[11]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_979/CO[3]
                         net (fo=1, routed)           0.000    20.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_979_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.760 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_978/CO[1]
                         net (fo=35, routed)          0.498    21.258    core_inst/tx_fifo_axis_tdata_reg[11]_i_978_n_2
    SLICE_X157Y386       LUT3 (Prop_lut3_I0_O)        0.120    21.378 r  core_inst/tx_fifo_axis_tdata[11]_i_1019/O
                         net (fo=1, routed)           0.000    21.378    core_inst/tx_fifo_axis_tdata[11]_i_1019_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    21.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_970_n_0
    SLICE_X157Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.684 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.684    core_inst/tx_fifo_axis_tdata_reg[11]_i_965_n_0
    SLICE_X157Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.733 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_960/CO[3]
                         net (fo=1, routed)           0.000    21.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_960_n_0
    SLICE_X157Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.782 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_955/CO[3]
                         net (fo=1, routed)           0.000    21.782    core_inst/tx_fifo_axis_tdata_reg[11]_i_955_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.831 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_950/CO[3]
                         net (fo=1, routed)           0.000    21.831    core_inst/tx_fifo_axis_tdata_reg[11]_i_950_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.880 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.880    core_inst/tx_fifo_axis_tdata_reg[11]_i_945_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.929 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_940/CO[3]
                         net (fo=1, routed)           0.000    21.929    core_inst/tx_fifo_axis_tdata_reg[11]_i_940_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.978 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_937/CO[3]
                         net (fo=1, routed)           0.000    21.978    core_inst/tx_fifo_axis_tdata_reg[11]_i_937_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.053 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_936/CO[1]
                         net (fo=35, routed)          0.450    22.503    core_inst/tx_fifo_axis_tdata_reg[11]_i_936_n_2
    SLICE_X155Y390       LUT3 (Prop_lut3_I0_O)        0.118    22.621 r  core_inst/tx_fifo_axis_tdata[11]_i_977/O
                         net (fo=1, routed)           0.000    22.621    core_inst/tx_fifo_axis_tdata[11]_i_977_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    22.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_928_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.927 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_923/CO[3]
                         net (fo=1, routed)           0.000    22.927    core_inst/tx_fifo_axis_tdata_reg[11]_i_923_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.976 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_918/CO[3]
                         net (fo=1, routed)           0.000    22.976    core_inst/tx_fifo_axis_tdata_reg[11]_i_918_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.025 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.025    core_inst/tx_fifo_axis_tdata_reg[11]_i_913_n_0
    SLICE_X155Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_908_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.123 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    23.123    core_inst/tx_fifo_axis_tdata_reg[11]_i_903_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.172 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_898/CO[3]
                         net (fo=1, routed)           0.000    23.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_898_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.221 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_895/CO[3]
                         net (fo=1, routed)           0.000    23.221    core_inst/tx_fifo_axis_tdata_reg[11]_i_895_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.296 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_894/CO[1]
                         net (fo=35, routed)          0.475    23.771    core_inst/tx_fifo_axis_tdata_reg[11]_i_894_n_2
    SLICE_X154Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.889 r  core_inst/tx_fifo_axis_tdata[11]_i_935/O
                         net (fo=1, routed)           0.000    23.889    core_inst/tx_fifo_axis_tdata[11]_i_935_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.135 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.135    core_inst/tx_fifo_axis_tdata_reg[11]_i_885_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.185 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.185    core_inst/tx_fifo_axis_tdata_reg[11]_i_880_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.235 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[11]_i_875_n_0
    SLICE_X154Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.285    core_inst/tx_fifo_axis_tdata_reg[11]_i_870_n_0
    SLICE_X154Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.335 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.335    core_inst/tx_fifo_axis_tdata_reg[11]_i_865_n_0
    SLICE_X154Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    24.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_860_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_855/CO[3]
                         net (fo=1, routed)           0.000    24.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_855_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    24.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_852_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.559 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_851/CO[1]
                         net (fo=35, routed)          0.461    25.019    core_inst/tx_fifo_axis_tdata_reg[11]_i_851_n_2
    SLICE_X156Y393       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    25.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_843_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_838_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_833_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.535 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_828_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_823_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_818/CO[3]
                         net (fo=1, routed)           0.000    25.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_818_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.685 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_813/CO[3]
                         net (fo=1, routed)           0.001    25.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_813_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.736 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    25.736    core_inst/tx_fifo_axis_tdata_reg[11]_i_810_n_0
    SLICE_X156Y401       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.810 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_809/CO[1]
                         net (fo=35, routed)          0.440    26.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_809_n_2
    SLICE_X157Y396       LUT3 (Prop_lut3_I0_O)        0.120    26.370 r  core_inst/tx_fifo_axis_tdata[11]_i_850/O
                         net (fo=1, routed)           0.000    26.370    core_inst/tx_fifo_axis_tdata[11]_i_850_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.627 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.627    core_inst/tx_fifo_axis_tdata_reg[11]_i_801_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.676 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.676    core_inst/tx_fifo_axis_tdata_reg[11]_i_796_n_0
    SLICE_X157Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.725 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.725    core_inst/tx_fifo_axis_tdata_reg[11]_i_791_n_0
    SLICE_X157Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_786/CO[3]
                         net (fo=1, routed)           0.001    26.775    core_inst/tx_fifo_axis_tdata_reg[11]_i_786_n_0
    SLICE_X157Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_781_n_0
    SLICE_X157Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.873 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_776/CO[3]
                         net (fo=1, routed)           0.000    26.873    core_inst/tx_fifo_axis_tdata_reg[11]_i_776_n_0
    SLICE_X157Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.922 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_771/CO[3]
                         net (fo=1, routed)           0.000    26.922    core_inst/tx_fifo_axis_tdata_reg[11]_i_771_n_0
    SLICE_X157Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.971 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_768/CO[3]
                         net (fo=1, routed)           0.000    26.971    core_inst/tx_fifo_axis_tdata_reg[11]_i_768_n_0
    SLICE_X157Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.046 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_767/CO[1]
                         net (fo=35, routed)          0.501    27.546    core_inst/tx_fifo_axis_tdata_reg[11]_i_767_n_2
    SLICE_X159Y397       LUT3 (Prop_lut3_I0_O)        0.118    27.664 r  core_inst/tx_fifo_axis_tdata[11]_i_808/O
                         net (fo=1, routed)           0.000    27.664    core_inst/tx_fifo_axis_tdata[11]_i_808_n_0
    SLICE_X159Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.921 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.921    core_inst/tx_fifo_axis_tdata_reg[11]_i_759_n_0
    SLICE_X159Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.970 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.970    core_inst/tx_fifo_axis_tdata_reg[11]_i_754_n_0
    SLICE_X159Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.019 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_749/CO[3]
                         net (fo=1, routed)           0.001    28.020    core_inst/tx_fifo_axis_tdata_reg[11]_i_749_n_0
    SLICE_X159Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.069 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.069    core_inst/tx_fifo_axis_tdata_reg[11]_i_744_n_0
    SLICE_X159Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.118 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.118    core_inst/tx_fifo_axis_tdata_reg[11]_i_739_n_0
    SLICE_X159Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.167 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.167    core_inst/tx_fifo_axis_tdata_reg[11]_i_734_n_0
    SLICE_X159Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.216 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_729/CO[3]
                         net (fo=1, routed)           0.000    28.216    core_inst/tx_fifo_axis_tdata_reg[11]_i_729_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_726_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_725/CO[1]
                         net (fo=35, routed)          0.465    28.805    core_inst/tx_fifo_axis_tdata_reg[11]_i_725_n_2
    SLICE_X158Y400       LUT3 (Prop_lut3_I0_O)        0.118    28.923 r  core_inst/tx_fifo_axis_tdata[11]_i_766/O
                         net (fo=1, routed)           0.000    28.923    core_inst/tx_fifo_axis_tdata[11]_i_766_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    29.169 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.169    core_inst/tx_fifo_axis_tdata_reg[11]_i_716_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.219 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.219    core_inst/tx_fifo_axis_tdata_reg[11]_i_711_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.269 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.269    core_inst/tx_fifo_axis_tdata_reg[11]_i_706_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.319 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.319    core_inst/tx_fifo_axis_tdata_reg[11]_i_701_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.369 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.369    core_inst/tx_fifo_axis_tdata_reg[11]_i_696_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.419 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_691/CO[3]
                         net (fo=1, routed)           0.000    29.419    core_inst/tx_fifo_axis_tdata_reg[11]_i_691_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.469 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_686/CO[3]
                         net (fo=1, routed)           0.000    29.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_686_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.519 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_683/CO[3]
                         net (fo=1, routed)           0.000    29.519    core_inst/tx_fifo_axis_tdata_reg[11]_i_683_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_682/CO[1]
                         net (fo=35, routed)          0.495    30.088    core_inst/tx_fifo_axis_tdata_reg[11]_i_682_n_2
    SLICE_X156Y402       LUT3 (Prop_lut3_I0_O)        0.120    30.208 r  core_inst/tx_fifo_axis_tdata[11]_i_724/O
                         net (fo=1, routed)           0.000    30.208    core_inst/tx_fifo_axis_tdata[11]_i_724_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.454 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.454    core_inst/tx_fifo_axis_tdata_reg[11]_i_674_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.504 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[11]_i_669_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_664/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[11]_i_664_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[11]_i_659_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.654    core_inst/tx_fifo_axis_tdata_reg[11]_i_654_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.704 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_649/CO[3]
                         net (fo=1, routed)           0.000    30.704    core_inst/tx_fifo_axis_tdata_reg[11]_i_649_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.754 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_644/CO[3]
                         net (fo=1, routed)           0.000    30.754    core_inst/tx_fifo_axis_tdata_reg[11]_i_644_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.804 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_641/CO[3]
                         net (fo=1, routed)           0.000    30.804    core_inst/tx_fifo_axis_tdata_reg[11]_i_641_n_0
    SLICE_X156Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_640/CO[1]
                         net (fo=35, routed)          0.432    31.309    core_inst/tx_fifo_axis_tdata_reg[11]_i_640_n_2
    SLICE_X155Y406       LUT3 (Prop_lut3_I0_O)        0.120    31.429 r  core_inst/tx_fifo_axis_tdata[11]_i_681/O
                         net (fo=1, routed)           0.000    31.429    core_inst/tx_fifo_axis_tdata[11]_i_681_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_632_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.735 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.735    core_inst/tx_fifo_axis_tdata_reg[11]_i_627_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.784 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_622/CO[3]
                         net (fo=1, routed)           0.000    31.784    core_inst/tx_fifo_axis_tdata_reg[11]_i_622_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.833 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.833    core_inst/tx_fifo_axis_tdata_reg[11]_i_617_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.882 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.882    core_inst/tx_fifo_axis_tdata_reg[11]_i_612_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.931 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    31.931    core_inst/tx_fifo_axis_tdata_reg[11]_i_607_n_0
    SLICE_X155Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.980 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    31.980    core_inst/tx_fifo_axis_tdata_reg[11]_i_602_n_0
    SLICE_X155Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.029 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_599/CO[3]
                         net (fo=1, routed)           0.000    32.029    core_inst/tx_fifo_axis_tdata_reg[11]_i_599_n_0
    SLICE_X155Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.104 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_598/CO[1]
                         net (fo=35, routed)          0.481    32.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_598_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    32.703 r  core_inst/tx_fifo_axis_tdata[11]_i_639/O
                         net (fo=1, routed)           0.000    32.703    core_inst/tx_fifo_axis_tdata[11]_i_639_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.960 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.960    core_inst/tx_fifo_axis_tdata_reg[11]_i_590_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.009 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.009    core_inst/tx_fifo_axis_tdata_reg[11]_i_585_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.058 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.058    core_inst/tx_fifo_axis_tdata_reg[11]_i_580_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.107 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.107    core_inst/tx_fifo_axis_tdata_reg[11]_i_575_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.156 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.156    core_inst/tx_fifo_axis_tdata_reg[11]_i_570_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.205 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_565/CO[3]
                         net (fo=1, routed)           0.000    33.205    core_inst/tx_fifo_axis_tdata_reg[11]_i_565_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.254 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_560/CO[3]
                         net (fo=1, routed)           0.000    33.254    core_inst/tx_fifo_axis_tdata_reg[11]_i_560_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.303 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_557/CO[3]
                         net (fo=1, routed)           0.000    33.303    core_inst/tx_fifo_axis_tdata_reg[11]_i_557_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.378 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_556/CO[1]
                         net (fo=35, routed)          0.354    33.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_556_n_2
    SLICE_X159Y411       LUT3 (Prop_lut3_I0_O)        0.118    33.851 r  core_inst/tx_fifo_axis_tdata[11]_i_597/O
                         net (fo=1, routed)           0.000    33.851    core_inst/tx_fifo_axis_tdata[11]_i_597_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.108 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.108    core_inst/tx_fifo_axis_tdata_reg[11]_i_547_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.157 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.157    core_inst/tx_fifo_axis_tdata_reg[11]_i_542_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.206 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.206    core_inst/tx_fifo_axis_tdata_reg[11]_i_537_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.255 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.255    core_inst/tx_fifo_axis_tdata_reg[11]_i_532_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.304 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.304    core_inst/tx_fifo_axis_tdata_reg[11]_i_527_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.353 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    34.353    core_inst/tx_fifo_axis_tdata_reg[11]_i_522_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.402 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.402    core_inst/tx_fifo_axis_tdata_reg[11]_i_517_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.451 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_514/CO[3]
                         net (fo=1, routed)           0.000    34.451    core_inst/tx_fifo_axis_tdata_reg[11]_i_514_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.526 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_513/CO[1]
                         net (fo=35, routed)          0.465    34.991    core_inst/tx_fifo_axis_tdata_reg[11]_i_513_n_2
    SLICE_X158Y411       LUT3 (Prop_lut3_I0_O)        0.118    35.109 r  core_inst/tx_fifo_axis_tdata[11]_i_555/O
                         net (fo=1, routed)           0.000    35.109    core_inst/tx_fifo_axis_tdata[11]_i_555_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.355 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.355    core_inst/tx_fifo_axis_tdata_reg[11]_i_505_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.405 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.405    core_inst/tx_fifo_axis_tdata_reg[11]_i_500_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.455 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.455    core_inst/tx_fifo_axis_tdata_reg[11]_i_495_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.505 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.505    core_inst/tx_fifo_axis_tdata_reg[11]_i_490_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.555 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.555    core_inst/tx_fifo_axis_tdata_reg[11]_i_485_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_480/CO[3]
                         net (fo=1, routed)           0.000    35.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_480_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.655 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_475/CO[3]
                         net (fo=1, routed)           0.000    35.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_475_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.705 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_472/CO[3]
                         net (fo=1, routed)           0.000    35.705    core_inst/tx_fifo_axis_tdata_reg[11]_i_472_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.779 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_471/CO[1]
                         net (fo=35, routed)          0.388    36.166    core_inst/tx_fifo_axis_tdata_reg[11]_i_471_n_2
    SLICE_X157Y414       LUT3 (Prop_lut3_I0_O)        0.120    36.286 r  core_inst/tx_fifo_axis_tdata[11]_i_512/O
                         net (fo=1, routed)           0.000    36.286    core_inst/tx_fifo_axis_tdata[11]_i_512_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_463_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.592 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_458_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_453_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.690 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.690    core_inst/tx_fifo_axis_tdata_reg[11]_i_448_n_0
    SLICE_X157Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.739 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.739    core_inst/tx_fifo_axis_tdata_reg[11]_i_443_n_0
    SLICE_X157Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.788 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.788    core_inst/tx_fifo_axis_tdata_reg[11]_i_438_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.837 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    36.837    core_inst/tx_fifo_axis_tdata_reg[11]_i_433_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.886 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_430/CO[3]
                         net (fo=1, routed)           0.000    36.886    core_inst/tx_fifo_axis_tdata_reg[11]_i_430_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.961 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_429/CO[1]
                         net (fo=35, routed)          0.449    37.410    core_inst/tx_fifo_axis_tdata_reg[11]_i_429_n_2
    SLICE_X154Y415       LUT3 (Prop_lut3_I0_O)        0.118    37.528 r  core_inst/tx_fifo_axis_tdata[11]_i_470/O
                         net (fo=1, routed)           0.000    37.528    core_inst/tx_fifo_axis_tdata[11]_i_470_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    37.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_421/CO[3]
                         net (fo=1, routed)           0.000    37.774    core_inst/tx_fifo_axis_tdata_reg[11]_i_421_n_0
    SLICE_X154Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_416/CO[3]
                         net (fo=1, routed)           0.000    37.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_416_n_0
    SLICE_X154Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_411/CO[3]
                         net (fo=1, routed)           0.000    37.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_411_n_0
    SLICE_X154Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.924 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    37.924    core_inst/tx_fifo_axis_tdata_reg[11]_i_406_n_0
    SLICE_X154Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_401_n_0
    SLICE_X154Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.024 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.024    core_inst/tx_fifo_axis_tdata_reg[11]_i_396_n_0
    SLICE_X154Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_391_n_0
    SLICE_X154Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.124 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_388/CO[3]
                         net (fo=1, routed)           0.000    38.124    core_inst/tx_fifo_axis_tdata_reg[11]_i_388_n_0
    SLICE_X154Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.198 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_387/CO[1]
                         net (fo=35, routed)          0.456    38.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_387_n_2
    SLICE_X155Y416       LUT3 (Prop_lut3_I0_O)        0.120    38.775 r  core_inst/tx_fifo_axis_tdata[11]_i_428/O
                         net (fo=1, routed)           0.000    38.775    core_inst/tx_fifo_axis_tdata[11]_i_428_n_0
    SLICE_X155Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_378/CO[3]
                         net (fo=1, routed)           0.000    39.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_378_n_0
    SLICE_X155Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.081 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_373/CO[3]
                         net (fo=1, routed)           0.000    39.081    core_inst/tx_fifo_axis_tdata_reg[11]_i_373_n_0
    SLICE_X155Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.130 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_368/CO[3]
                         net (fo=1, routed)           0.000    39.130    core_inst/tx_fifo_axis_tdata_reg[11]_i_368_n_0
    SLICE_X155Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.179 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_363/CO[3]
                         net (fo=1, routed)           0.000    39.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_363_n_0
    SLICE_X155Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.228 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_358/CO[3]
                         net (fo=1, routed)           0.000    39.228    core_inst/tx_fifo_axis_tdata_reg[11]_i_358_n_0
    SLICE_X155Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.277 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_353/CO[3]
                         net (fo=1, routed)           0.000    39.277    core_inst/tx_fifo_axis_tdata_reg[11]_i_353_n_0
    SLICE_X155Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.326 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.326    core_inst/tx_fifo_axis_tdata_reg[11]_i_348_n_0
    SLICE_X155Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.375 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_345/CO[3]
                         net (fo=1, routed)           0.000    39.375    core_inst/tx_fifo_axis_tdata_reg[11]_i_345_n_0
    SLICE_X155Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.450 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_344/CO[1]
                         net (fo=35, routed)          0.451    39.901    core_inst/tx_fifo_axis_tdata_reg[11]_i_344_n_2
    SLICE_X156Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_336/CO[3]
                         net (fo=1, routed)           0.000    40.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_336_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.315 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_331/CO[3]
                         net (fo=1, routed)           0.000    40.315    core_inst/tx_fifo_axis_tdata_reg[11]_i_331_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.365 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.365    core_inst/tx_fifo_axis_tdata_reg[11]_i_326_n_0
    SLICE_X156Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.415 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.007    40.421    core_inst/tx_fifo_axis_tdata_reg[11]_i_321_n_0
    SLICE_X156Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.471 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.471    core_inst/tx_fifo_axis_tdata_reg[11]_i_316_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.521    core_inst/tx_fifo_axis_tdata_reg[11]_i_311_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.571 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_306/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_306_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[11]_i_303_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.695 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_302/CO[1]
                         net (fo=35, routed)          0.477    41.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_302_n_2
    SLICE_X157Y424       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.528 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_294/CO[3]
                         net (fo=1, routed)           0.007    41.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_294_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.584 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_289/CO[3]
                         net (fo=1, routed)           0.000    41.584    core_inst/tx_fifo_axis_tdata_reg[11]_i_289_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.633 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    41.633    core_inst/tx_fifo_axis_tdata_reg[11]_i_283_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.682 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    41.682    core_inst/tx_fifo_axis_tdata_reg[11]_i_274_n_0
    SLICE_X157Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.731 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.731    core_inst/tx_fifo_axis_tdata_reg[11]_i_263_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.780 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    41.780    core_inst/tx_fifo_axis_tdata_reg[11]_i_258_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.829 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.829    core_inst/tx_fifo_axis_tdata_reg[11]_i_253_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_250/CO[3]
                         net (fo=1, routed)           0.000    41.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_250_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.953 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_249/CO[1]
                         net (fo=35, routed)          0.341    42.294    core_inst/tx_fifo_axis_tdata_reg[11]_i_249_n_2
    SLICE_X156Y433       LUT3 (Prop_lut3_I0_O)        0.118    42.412 r  core_inst/tx_fifo_axis_tdata[11]_i_297/O
                         net (fo=1, routed)           0.000    42.412    core_inst/tx_fifo_axis_tdata[11]_i_297_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_234/CO[3]
                         net (fo=1, routed)           0.000    42.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_234_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_233/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_233_n_0
    SLICE_X156Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_221/CO[3]
                         net (fo=1, routed)           0.000    42.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_221_n_0
    SLICE_X156Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    42.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_206_n_0
    SLICE_X156Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    42.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_192_n_0
    SLICE_X156Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    42.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_187_n_0
    SLICE_X156Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    42.958    core_inst/tx_fifo_axis_tdata_reg[11]_i_184_n_0
    SLICE_X156Y440       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_183/CO[1]
                         net (fo=35, routed)          0.458    43.490    core_inst/tx_fifo_axis_tdata_reg[11]_i_183_n_2
    SLICE_X155Y433       LUT3 (Prop_lut3_I0_O)        0.120    43.610 r  core_inst/tx_fifo_axis_tdata[11]_i_246/O
                         net (fo=1, routed)           0.000    43.610    core_inst/tx_fifo_axis_tdata[11]_i_246_n_0
    SLICE_X155Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.867 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_166/CO[3]
                         net (fo=1, routed)           0.000    43.867    core_inst/tx_fifo_axis_tdata_reg[11]_i_166_n_0
    SLICE_X155Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.916 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    43.916    core_inst/tx_fifo_axis_tdata_reg[11]_i_161_n_0
    SLICE_X155Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.965 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    43.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_160_n_0
    SLICE_X155Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.014 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    44.014    core_inst/tx_fifo_axis_tdata_reg[11]_i_211_n_0
    SLICE_X155Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.063 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    44.063    core_inst/tx_fifo_axis_tdata_reg[11]_i_138_n_0
    SLICE_X155Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.112 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    44.112    core_inst/tx_fifo_axis_tdata_reg[11]_i_119_n_0
    SLICE_X155Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.161 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.161    core_inst/tx_fifo_axis_tdata_reg[11]_i_108_n_0
    SLICE_X155Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.210 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    44.210    core_inst/tx_fifo_axis_tdata_reg[11]_i_105_n_0
    SLICE_X155Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_104/CO[1]
                         net (fo=35, routed)          0.540    44.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_104_n_2
    SLICE_X153Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.943 r  core_inst/tx_fifo_axis_tdata[11]_i_229/O
                         net (fo=1, routed)           0.000    44.943    core_inst/tx_fifo_axis_tdata[11]_i_229_n_0
    SLICE_X153Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.200 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    45.200    core_inst/tx_fifo_axis_tdata_reg[11]_i_145_n_0
    SLICE_X153Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.249 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    45.249    core_inst/tx_fifo_axis_tdata_reg[11]_i_87_n_0
    SLICE_X153Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.298 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    45.298    core_inst/tx_fifo_axis_tdata_reg[11]_i_86_n_0
    SLICE_X153Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.347 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    45.347    core_inst/tx_fifo_axis_tdata_reg[11]_i_129_n_0
    SLICE_X153Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.396 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.396    core_inst/tx_fifo_axis_tdata_reg[11]_i_124_n_0
    SLICE_X153Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.445 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.445    core_inst/tx_fifo_axis_tdata_reg[11]_i_63_n_0
    SLICE_X153Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.494 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.494    core_inst/tx_fifo_axis_tdata_reg[11]_i_49_n_0
    SLICE_X153Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_45_n_0
    SLICE_X153Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.618 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_44/CO[1]
                         net (fo=35, routed)          0.518    46.136    core_inst/tx_fifo_axis_tdata_reg[11]_i_44_n_2
    SLICE_X154Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.254 r  core_inst/tx_fifo_axis_tdata[11]_i_149/O
                         net (fo=1, routed)           0.000    46.254    core_inst/tx_fifo_axis_tdata[11]_i_149_n_0
    SLICE_X154Y436       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.500 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.500    core_inst/tx_fifo_axis_tdata_reg[11]_i_70_n_0
    SLICE_X154Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.550 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.550    core_inst/tx_fifo_axis_tdata_reg[11]_i_85_n_0
    SLICE_X154Y438       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.697 f  core_inst/tx_fifo_axis_tdata_reg[11]_i_35/O[3]
                         net (fo=6, routed)           0.325    47.022    core_inst/tx_fifo_axis_tdata_reg[11]_i_35_n_4
    SLICE_X150Y438       LUT4 (Prop_lut4_I1_O)        0.120    47.142 f  core_inst/tx_fifo_axis_tdata[11]_i_273/O
                         net (fo=2, routed)           0.426    47.568    core_inst/tx_fifo_axis_tdata[11]_i_273_n_0
    SLICE_X152Y438       LUT6 (Prop_lut6_I5_O)        0.043    47.611 r  core_inst/tx_fifo_axis_tdata[11]_i_202/O
                         net (fo=3, routed)           0.419    48.029    core_inst/tx_fifo_axis_tdata[11]_i_202_n_0
    SLICE_X152Y437       LUT6 (Prop_lut6_I5_O)        0.043    48.072 f  core_inst/tx_fifo_axis_tdata[11]_i_115/O
                         net (fo=8, routed)           0.249    48.322    core_inst/tx_fifo_axis_tdata[11]_i_115_n_0
    SLICE_X150Y437       LUT6 (Prop_lut6_I4_O)        0.043    48.365 r  core_inst/tx_fifo_axis_tdata[11]_i_68/O
                         net (fo=2, routed)           0.461    48.826    core_inst/tx_fifo_axis_tdata[11]_i_68_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.869 r  core_inst/tx_fifo_axis_tdata[11]_i_42/O
                         net (fo=1, routed)           0.434    49.303    core_inst/tx_fifo_axis_tdata[11]_i_42_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    49.346 r  core_inst/tx_fifo_axis_tdata[11]_i_15/O
                         net (fo=1, routed)           0.409    49.756    core_inst/tx_fifo_axis_tdata[11]_i_15_n_0
    SLICE_X159Y440       LUT6 (Prop_lut6_I5_O)        0.043    49.799 r  core_inst/tx_fifo_axis_tdata[11]_i_6/O
                         net (fo=10, routed)          0.300    50.099    core_inst/tx_fifo_axis_tdata[11]_i_6_n_0
    SLICE_X159Y442       LUT5 (Prop_lut5_I0_O)        0.043    50.142 f  core_inst/tx_fifo_axis_tdata[63]_i_6/O
                         net (fo=3, routed)           0.297    50.439    core_inst/tx_fifo_axis_tdata[63]_i_6_n_0
    SLICE_X159Y442       LUT6 (Prop_lut6_I3_O)        0.043    50.482 r  core_inst/tx_fifo_axis_tdata[63]_i_3/O
                         net (fo=39, routed)          0.321    50.803    core_inst/tx_fifo_axis_tdata[63]_i_3_n_0
    SLICE_X161Y443       LUT4 (Prop_lut4_I3_O)        0.043    50.846 r  core_inst/tx_fifo_axis_tdata[61]_i_1/O
                         net (fo=1, routed)           0.000    50.846    core_inst/tx_fifo_axis_tdata[61]_i_1_n_0
    SLICE_X161Y443       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.317    11.153    core_inst/coreclk_out
    SLICE_X161Y443       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[61]/C
                         clock pessimism              1.194    12.347    
                         clock uncertainty           -0.035    12.311    
    SLICE_X161Y443       FDRE (Setup_fdre_C_D)        0.032    12.343    core_inst/tx_fifo_axis_tdata_reg[61]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -50.846    
  -------------------------------------------------------------------
                         slack                                -38.502    

Slack (VIOLATED) :        -38.497ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.898ns  (logic 26.474ns (58.965%)  route 18.424ns (41.035%))
  Logic Levels:           324  (CARRY4=289 LUT2=1 LUT3=24 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 11.153 - 6.400 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.505     5.975    core_inst/coreclk_out
    SLICE_X156Y360       FDRE                                         r  core_inst/pkt_n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y360       FDRE (Prop_fdre_C_Q)         0.254     6.229 r  core_inst/pkt_n_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     6.380    core_inst/pkt_n_reg_reg[1]
    SLICE_X157Y360       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.294     6.674 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_226/CO[3]
                         net (fo=1, routed)           0.000     6.674    core_inst/tx_fifo_axis_tdata_reg[11]_i_226_n_0
    SLICE_X157Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.723 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_383/CO[3]
                         net (fo=1, routed)           0.000     6.723    core_inst/tx_fifo_axis_tdata_reg[11]_i_383_n_0
    SLICE_X157Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.772 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_552/CO[3]
                         net (fo=1, routed)           0.000     6.772    core_inst/tx_fifo_axis_tdata_reg[11]_i_552_n_0
    SLICE_X157Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.821 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.000     6.821    core_inst/tx_fifo_axis_tdata_reg[11]_i_721_n_0
    SLICE_X157Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.870 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000     6.870    core_inst/tx_fifo_axis_tdata_reg[11]_i_890_n_0
    SLICE_X157Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.919 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1059/CO[3]
                         net (fo=1, routed)           0.000     6.919    core_inst/tx_fifo_axis_tdata_reg[11]_i_1059_n_0
    SLICE_X157Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.968 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1228/CO[3]
                         net (fo=1, routed)           0.000     6.968    core_inst/tx_fifo_axis_tdata_reg[11]_i_1228_n_0
    SLICE_X157Y367       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.075 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1397/O[2]
                         net (fo=2, routed)           0.227     7.302    core_inst/p_0_in__0[31]
    SLICE_X156Y368       LUT2 (Prop_lut2_I1_O)        0.118     7.420 r  core_inst/tx_fifo_axis_tdata[11]_i_1505/O
                         net (fo=1, routed)           0.000     7.420    core_inst/tx_fifo_axis_tdata[11]_i_1505_n_0
    SLICE_X156Y368       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_1435_n_0
    SLICE_X156Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_1430_n_0
    SLICE_X156Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     7.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_1425_n_0
    SLICE_X156Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     7.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_1420_n_0
    SLICE_X156Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     7.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_1415_n_0
    SLICE_X156Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1410/CO[3]
                         net (fo=1, routed)           0.000     7.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_1410_n_0
    SLICE_X156Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1405/CO[3]
                         net (fo=1, routed)           0.007     7.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_1405_n_0
    SLICE_X156Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.015 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     8.015    core_inst/tx_fifo_axis_tdata_reg[11]_i_1402_n_0
    SLICE_X156Y376       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.137 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1401/CO[0]
                         net (fo=35, routed)          0.523     8.659    core_inst/tx_fifo_axis_tdata_reg[11]_i_1401_n_3
    SLICE_X154Y368       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     9.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_1392_n_0
    SLICE_X154Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.082 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.082    core_inst/tx_fifo_axis_tdata_reg[11]_i_1387_n_0
    SLICE_X154Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.132 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.132    core_inst/tx_fifo_axis_tdata_reg[11]_i_1382_n_0
    SLICE_X154Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.182 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.182    core_inst/tx_fifo_axis_tdata_reg[11]_i_1377_n_0
    SLICE_X154Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.232 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.232    core_inst/tx_fifo_axis_tdata_reg[11]_i_1372_n_0
    SLICE_X154Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.282 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     9.282    core_inst/tx_fifo_axis_tdata_reg[11]_i_1367_n_0
    SLICE_X154Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.332 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1362/CO[3]
                         net (fo=1, routed)           0.007     9.339    core_inst/tx_fifo_axis_tdata_reg[11]_i_1362_n_0
    SLICE_X154Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1359/CO[3]
                         net (fo=1, routed)           0.000     9.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1359_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.463 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1358/CO[1]
                         net (fo=35, routed)          0.451     9.914    core_inst/tx_fifo_axis_tdata_reg[11]_i_1358_n_2
    SLICE_X155Y368       LUT3 (Prop_lut3_I0_O)        0.120    10.034 r  core_inst/tx_fifo_axis_tdata[11]_i_1400/O
                         net (fo=1, routed)           0.000    10.034    core_inst/tx_fifo_axis_tdata[11]_i_1400_n_0
    SLICE_X155Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.291 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.291    core_inst/tx_fifo_axis_tdata_reg[11]_i_1350_n_0
    SLICE_X155Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.340    core_inst/tx_fifo_axis_tdata_reg[11]_i_1345_n_0
    SLICE_X155Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.389 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.389    core_inst/tx_fifo_axis_tdata_reg[11]_i_1340_n_0
    SLICE_X155Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.438 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.438    core_inst/tx_fifo_axis_tdata_reg[11]_i_1335_n_0
    SLICE_X155Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.487 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.487    core_inst/tx_fifo_axis_tdata_reg[11]_i_1330_n_0
    SLICE_X155Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1325/CO[3]
                         net (fo=1, routed)           0.000    10.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_1325_n_0
    SLICE_X155Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1320/CO[3]
                         net (fo=1, routed)           0.007    10.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_1320_n_0
    SLICE_X155Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1317/CO[3]
                         net (fo=1, routed)           0.000    10.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_1317_n_0
    SLICE_X155Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.716 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1316/CO[1]
                         net (fo=35, routed)          0.551    11.267    core_inst/tx_fifo_axis_tdata_reg[11]_i_1316_n_2
    SLICE_X157Y368       LUT3 (Prop_lut3_I0_O)        0.118    11.385 r  core_inst/tx_fifo_axis_tdata[11]_i_1357/O
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata[11]_i_1357_n_0
    SLICE_X157Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.642 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.642    core_inst/tx_fifo_axis_tdata_reg[11]_i_1308_n_0
    SLICE_X157Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.691 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.691    core_inst/tx_fifo_axis_tdata_reg[11]_i_1303_n_0
    SLICE_X157Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.740 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.740    core_inst/tx_fifo_axis_tdata_reg[11]_i_1298_n_0
    SLICE_X157Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.789 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.789    core_inst/tx_fifo_axis_tdata_reg[11]_i_1293_n_0
    SLICE_X157Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.838 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.838    core_inst/tx_fifo_axis_tdata_reg[11]_i_1288_n_0
    SLICE_X157Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.887 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    11.887    core_inst/tx_fifo_axis_tdata_reg[11]_i_1283_n_0
    SLICE_X157Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.936 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1278/CO[3]
                         net (fo=1, routed)           0.007    11.943    core_inst/tx_fifo_axis_tdata_reg[11]_i_1278_n_0
    SLICE_X157Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.992 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1275/CO[3]
                         net (fo=1, routed)           0.000    11.992    core_inst/tx_fifo_axis_tdata_reg[11]_i_1275_n_0
    SLICE_X157Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.067 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1274/CO[1]
                         net (fo=35, routed)          0.504    12.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_1274_n_2
    SLICE_X159Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    12.925 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    12.925    core_inst/tx_fifo_axis_tdata_reg[11]_i_1266_n_0
    SLICE_X159Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    12.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_1261_n_0
    SLICE_X159Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.023 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.023    core_inst/tx_fifo_axis_tdata_reg[11]_i_1256_n_0
    SLICE_X159Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.072 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.072    core_inst/tx_fifo_axis_tdata_reg[11]_i_1251_n_0
    SLICE_X159Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.121 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.121    core_inst/tx_fifo_axis_tdata_reg[11]_i_1246_n_0
    SLICE_X159Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.170 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1241/CO[3]
                         net (fo=1, routed)           0.007    13.177    core_inst/tx_fifo_axis_tdata_reg[11]_i_1241_n_0
    SLICE_X159Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.226 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    13.226    core_inst/tx_fifo_axis_tdata_reg[11]_i_1236_n_0
    SLICE_X159Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.275 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    13.275    core_inst/tx_fifo_axis_tdata_reg[11]_i_1233_n_0
    SLICE_X159Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.350 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1232/CO[1]
                         net (fo=35, routed)          0.320    13.670    core_inst/tx_fifo_axis_tdata_reg[11]_i_1232_n_2
    SLICE_X158Y375       LUT3 (Prop_lut3_I0_O)        0.118    13.788 r  core_inst/tx_fifo_axis_tdata[11]_i_1273/O
                         net (fo=1, routed)           0.000    13.788    core_inst/tx_fifo_axis_tdata[11]_i_1273_n_0
    SLICE_X158Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.034 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.034    core_inst/tx_fifo_axis_tdata_reg[11]_i_1223_n_0
    SLICE_X158Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.084 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.084    core_inst/tx_fifo_axis_tdata_reg[11]_i_1218_n_0
    SLICE_X158Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.134 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.134    core_inst/tx_fifo_axis_tdata_reg[11]_i_1213_n_0
    SLICE_X158Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.184 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.184    core_inst/tx_fifo_axis_tdata_reg[11]_i_1208_n_0
    SLICE_X158Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.234 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.234    core_inst/tx_fifo_axis_tdata_reg[11]_i_1203_n_0
    SLICE_X158Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.284 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    14.284    core_inst/tx_fifo_axis_tdata_reg[11]_i_1198_n_0
    SLICE_X158Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.334 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    14.334    core_inst/tx_fifo_axis_tdata_reg[11]_i_1193_n_0
    SLICE_X158Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.384 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    14.384    core_inst/tx_fifo_axis_tdata_reg[11]_i_1190_n_0
    SLICE_X158Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1189/CO[1]
                         net (fo=35, routed)          0.428    14.885    core_inst/tx_fifo_axis_tdata_reg[11]_i_1189_n_2
    SLICE_X157Y377       LUT3 (Prop_lut3_I0_O)        0.120    15.005 r  core_inst/tx_fifo_axis_tdata[11]_i_1231/O
                         net (fo=1, routed)           0.000    15.005    core_inst/tx_fifo_axis_tdata[11]_i_1231_n_0
    SLICE_X157Y377       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    15.262 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.262    core_inst/tx_fifo_axis_tdata_reg[11]_i_1181_n_0
    SLICE_X157Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.311 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.311    core_inst/tx_fifo_axis_tdata_reg[11]_i_1176_n_0
    SLICE_X157Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.360 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.360    core_inst/tx_fifo_axis_tdata_reg[11]_i_1171_n_0
    SLICE_X157Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.409 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.409    core_inst/tx_fifo_axis_tdata_reg[11]_i_1166_n_0
    SLICE_X157Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.458 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.458    core_inst/tx_fifo_axis_tdata_reg[11]_i_1161_n_0
    SLICE_X157Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.507 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    15.507    core_inst/tx_fifo_axis_tdata_reg[11]_i_1156_n_0
    SLICE_X157Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.556 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    15.556    core_inst/tx_fifo_axis_tdata_reg[11]_i_1151_n_0
    SLICE_X157Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    15.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_1148_n_0
    SLICE_X157Y385       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    15.680 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1147/CO[1]
                         net (fo=35, routed)          0.499    16.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_1147_n_2
    SLICE_X156Y379       LUT3 (Prop_lut3_I0_O)        0.118    16.297 r  core_inst/tx_fifo_axis_tdata[11]_i_1188/O
                         net (fo=1, routed)           0.000    16.297    core_inst/tx_fifo_axis_tdata[11]_i_1188_n_0
    SLICE_X156Y379       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_1139_n_0
    SLICE_X156Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.593    core_inst/tx_fifo_axis_tdata_reg[11]_i_1134_n_0
    SLICE_X156Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.643 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.643    core_inst/tx_fifo_axis_tdata_reg[11]_i_1129_n_0
    SLICE_X156Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.693 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.693    core_inst/tx_fifo_axis_tdata_reg[11]_i_1124_n_0
    SLICE_X156Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.743 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    16.743    core_inst/tx_fifo_axis_tdata_reg[11]_i_1119_n_0
    SLICE_X156Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.793 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    16.793    core_inst/tx_fifo_axis_tdata_reg[11]_i_1114_n_0
    SLICE_X156Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.843 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    16.843    core_inst/tx_fifo_axis_tdata_reg[11]_i_1109_n_0
    SLICE_X156Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.893 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    16.893    core_inst/tx_fifo_axis_tdata_reg[11]_i_1106_n_0
    SLICE_X156Y387       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.967 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1105/CO[1]
                         net (fo=35, routed)          0.502    17.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_1105_n_2
    SLICE_X155Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    17.825 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    17.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_1097_n_0
    SLICE_X155Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    17.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_1092_n_0
    SLICE_X155Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.923 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.923    core_inst/tx_fifo_axis_tdata_reg[11]_i_1087_n_0
    SLICE_X155Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.972 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    17.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1082_n_0
    SLICE_X155Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.021 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.021    core_inst/tx_fifo_axis_tdata_reg[11]_i_1077_n_0
    SLICE_X155Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.070 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    18.070    core_inst/tx_fifo_axis_tdata_reg[11]_i_1072_n_0
    SLICE_X155Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.119 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    18.119    core_inst/tx_fifo_axis_tdata_reg[11]_i_1067_n_0
    SLICE_X155Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.168 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    18.168    core_inst/tx_fifo_axis_tdata_reg[11]_i_1064_n_0
    SLICE_X155Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.243 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1063/CO[1]
                         net (fo=35, routed)          0.506    18.749    core_inst/tx_fifo_axis_tdata_reg[11]_i_1063_n_2
    SLICE_X159Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    19.103 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.103    core_inst/tx_fifo_axis_tdata_reg[11]_i_1054_n_0
    SLICE_X159Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.152 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.152    core_inst/tx_fifo_axis_tdata_reg[11]_i_1049_n_0
    SLICE_X159Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.201 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.201    core_inst/tx_fifo_axis_tdata_reg[11]_i_1044_n_0
    SLICE_X159Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.250 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_1039_n_0
    SLICE_X159Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.299 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.299    core_inst/tx_fifo_axis_tdata_reg[11]_i_1034_n_0
    SLICE_X159Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.348 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    19.348    core_inst/tx_fifo_axis_tdata_reg[11]_i_1029_n_0
    SLICE_X159Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.397 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    19.397    core_inst/tx_fifo_axis_tdata_reg[11]_i_1024_n_0
    SLICE_X159Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.446 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1021/CO[3]
                         net (fo=1, routed)           0.000    19.446    core_inst/tx_fifo_axis_tdata_reg[11]_i_1021_n_0
    SLICE_X159Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1020/CO[1]
                         net (fo=35, routed)          0.451    19.972    core_inst/tx_fifo_axis_tdata_reg[11]_i_1020_n_2
    SLICE_X158Y385       LUT3 (Prop_lut3_I0_O)        0.118    20.090 r  core_inst/tx_fifo_axis_tdata[11]_i_1062/O
                         net (fo=1, routed)           0.000    20.090    core_inst/tx_fifo_axis_tdata[11]_i_1062_n_0
    SLICE_X158Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.336 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    20.336    core_inst/tx_fifo_axis_tdata_reg[11]_i_1012_n_0
    SLICE_X158Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.386 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.386    core_inst/tx_fifo_axis_tdata_reg[11]_i_1007_n_0
    SLICE_X158Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.436 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.436    core_inst/tx_fifo_axis_tdata_reg[11]_i_1002_n_0
    SLICE_X158Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.486 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.486    core_inst/tx_fifo_axis_tdata_reg[11]_i_997_n_0
    SLICE_X158Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.536 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.536    core_inst/tx_fifo_axis_tdata_reg[11]_i_992_n_0
    SLICE_X158Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.586 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_987/CO[3]
                         net (fo=1, routed)           0.000    20.586    core_inst/tx_fifo_axis_tdata_reg[11]_i_987_n_0
    SLICE_X158Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.636 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_982/CO[3]
                         net (fo=1, routed)           0.000    20.636    core_inst/tx_fifo_axis_tdata_reg[11]_i_982_n_0
    SLICE_X158Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_979/CO[3]
                         net (fo=1, routed)           0.000    20.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_979_n_0
    SLICE_X158Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.760 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_978/CO[1]
                         net (fo=35, routed)          0.498    21.258    core_inst/tx_fifo_axis_tdata_reg[11]_i_978_n_2
    SLICE_X157Y386       LUT3 (Prop_lut3_I0_O)        0.120    21.378 r  core_inst/tx_fifo_axis_tdata[11]_i_1019/O
                         net (fo=1, routed)           0.000    21.378    core_inst/tx_fifo_axis_tdata[11]_i_1019_n_0
    SLICE_X157Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    21.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_970_n_0
    SLICE_X157Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.684 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.684    core_inst/tx_fifo_axis_tdata_reg[11]_i_965_n_0
    SLICE_X157Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.733 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_960/CO[3]
                         net (fo=1, routed)           0.000    21.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_960_n_0
    SLICE_X157Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.782 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_955/CO[3]
                         net (fo=1, routed)           0.000    21.782    core_inst/tx_fifo_axis_tdata_reg[11]_i_955_n_0
    SLICE_X157Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.831 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_950/CO[3]
                         net (fo=1, routed)           0.000    21.831    core_inst/tx_fifo_axis_tdata_reg[11]_i_950_n_0
    SLICE_X157Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.880 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.880    core_inst/tx_fifo_axis_tdata_reg[11]_i_945_n_0
    SLICE_X157Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.929 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_940/CO[3]
                         net (fo=1, routed)           0.000    21.929    core_inst/tx_fifo_axis_tdata_reg[11]_i_940_n_0
    SLICE_X157Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.978 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_937/CO[3]
                         net (fo=1, routed)           0.000    21.978    core_inst/tx_fifo_axis_tdata_reg[11]_i_937_n_0
    SLICE_X157Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.053 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_936/CO[1]
                         net (fo=35, routed)          0.450    22.503    core_inst/tx_fifo_axis_tdata_reg[11]_i_936_n_2
    SLICE_X155Y390       LUT3 (Prop_lut3_I0_O)        0.118    22.621 r  core_inst/tx_fifo_axis_tdata[11]_i_977/O
                         net (fo=1, routed)           0.000    22.621    core_inst/tx_fifo_axis_tdata[11]_i_977_n_0
    SLICE_X155Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_928/CO[3]
                         net (fo=1, routed)           0.000    22.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_928_n_0
    SLICE_X155Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.927 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_923/CO[3]
                         net (fo=1, routed)           0.000    22.927    core_inst/tx_fifo_axis_tdata_reg[11]_i_923_n_0
    SLICE_X155Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.976 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_918/CO[3]
                         net (fo=1, routed)           0.000    22.976    core_inst/tx_fifo_axis_tdata_reg[11]_i_918_n_0
    SLICE_X155Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.025 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.025    core_inst/tx_fifo_axis_tdata_reg[11]_i_913_n_0
    SLICE_X155Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_908_n_0
    SLICE_X155Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.123 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_903/CO[3]
                         net (fo=1, routed)           0.000    23.123    core_inst/tx_fifo_axis_tdata_reg[11]_i_903_n_0
    SLICE_X155Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.172 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_898/CO[3]
                         net (fo=1, routed)           0.000    23.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_898_n_0
    SLICE_X155Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.221 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_895/CO[3]
                         net (fo=1, routed)           0.000    23.221    core_inst/tx_fifo_axis_tdata_reg[11]_i_895_n_0
    SLICE_X155Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.296 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_894/CO[1]
                         net (fo=35, routed)          0.475    23.771    core_inst/tx_fifo_axis_tdata_reg[11]_i_894_n_2
    SLICE_X154Y390       LUT3 (Prop_lut3_I0_O)        0.118    23.889 r  core_inst/tx_fifo_axis_tdata[11]_i_935/O
                         net (fo=1, routed)           0.000    23.889    core_inst/tx_fifo_axis_tdata[11]_i_935_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.135 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.135    core_inst/tx_fifo_axis_tdata_reg[11]_i_885_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.185 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.185    core_inst/tx_fifo_axis_tdata_reg[11]_i_880_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.235 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[11]_i_875_n_0
    SLICE_X154Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.285    core_inst/tx_fifo_axis_tdata_reg[11]_i_870_n_0
    SLICE_X154Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.335 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.335    core_inst/tx_fifo_axis_tdata_reg[11]_i_865_n_0
    SLICE_X154Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_860/CO[3]
                         net (fo=1, routed)           0.000    24.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_860_n_0
    SLICE_X154Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_855/CO[3]
                         net (fo=1, routed)           0.000    24.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_855_n_0
    SLICE_X154Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    24.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_852_n_0
    SLICE_X154Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.559 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_851/CO[1]
                         net (fo=35, routed)          0.461    25.019    core_inst/tx_fifo_axis_tdata_reg[11]_i_851_n_2
    SLICE_X156Y393       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    25.385 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.385    core_inst/tx_fifo_axis_tdata_reg[11]_i_843_n_0
    SLICE_X156Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.435 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.435    core_inst/tx_fifo_axis_tdata_reg[11]_i_838_n_0
    SLICE_X156Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.485 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.485    core_inst/tx_fifo_axis_tdata_reg[11]_i_833_n_0
    SLICE_X156Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.535 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_828_n_0
    SLICE_X156Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.585 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_823_n_0
    SLICE_X156Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.635 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_818/CO[3]
                         net (fo=1, routed)           0.000    25.635    core_inst/tx_fifo_axis_tdata_reg[11]_i_818_n_0
    SLICE_X156Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.685 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_813/CO[3]
                         net (fo=1, routed)           0.001    25.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_813_n_0
    SLICE_X156Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.736 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    25.736    core_inst/tx_fifo_axis_tdata_reg[11]_i_810_n_0
    SLICE_X156Y401       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.810 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_809/CO[1]
                         net (fo=35, routed)          0.440    26.250    core_inst/tx_fifo_axis_tdata_reg[11]_i_809_n_2
    SLICE_X157Y396       LUT3 (Prop_lut3_I0_O)        0.120    26.370 r  core_inst/tx_fifo_axis_tdata[11]_i_850/O
                         net (fo=1, routed)           0.000    26.370    core_inst/tx_fifo_axis_tdata[11]_i_850_n_0
    SLICE_X157Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    26.627 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.627    core_inst/tx_fifo_axis_tdata_reg[11]_i_801_n_0
    SLICE_X157Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.676 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.676    core_inst/tx_fifo_axis_tdata_reg[11]_i_796_n_0
    SLICE_X157Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.725 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.725    core_inst/tx_fifo_axis_tdata_reg[11]_i_791_n_0
    SLICE_X157Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_786/CO[3]
                         net (fo=1, routed)           0.001    26.775    core_inst/tx_fifo_axis_tdata_reg[11]_i_786_n_0
    SLICE_X157Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_781_n_0
    SLICE_X157Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.873 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_776/CO[3]
                         net (fo=1, routed)           0.000    26.873    core_inst/tx_fifo_axis_tdata_reg[11]_i_776_n_0
    SLICE_X157Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.922 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_771/CO[3]
                         net (fo=1, routed)           0.000    26.922    core_inst/tx_fifo_axis_tdata_reg[11]_i_771_n_0
    SLICE_X157Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.971 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_768/CO[3]
                         net (fo=1, routed)           0.000    26.971    core_inst/tx_fifo_axis_tdata_reg[11]_i_768_n_0
    SLICE_X157Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.046 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_767/CO[1]
                         net (fo=35, routed)          0.501    27.546    core_inst/tx_fifo_axis_tdata_reg[11]_i_767_n_2
    SLICE_X159Y397       LUT3 (Prop_lut3_I0_O)        0.118    27.664 r  core_inst/tx_fifo_axis_tdata[11]_i_808/O
                         net (fo=1, routed)           0.000    27.664    core_inst/tx_fifo_axis_tdata[11]_i_808_n_0
    SLICE_X159Y397       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.921 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.921    core_inst/tx_fifo_axis_tdata_reg[11]_i_759_n_0
    SLICE_X159Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.970 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.970    core_inst/tx_fifo_axis_tdata_reg[11]_i_754_n_0
    SLICE_X159Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.019 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_749/CO[3]
                         net (fo=1, routed)           0.001    28.020    core_inst/tx_fifo_axis_tdata_reg[11]_i_749_n_0
    SLICE_X159Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.069 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.069    core_inst/tx_fifo_axis_tdata_reg[11]_i_744_n_0
    SLICE_X159Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.118 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.118    core_inst/tx_fifo_axis_tdata_reg[11]_i_739_n_0
    SLICE_X159Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.167 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.167    core_inst/tx_fifo_axis_tdata_reg[11]_i_734_n_0
    SLICE_X159Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.216 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_729/CO[3]
                         net (fo=1, routed)           0.000    28.216    core_inst/tx_fifo_axis_tdata_reg[11]_i_729_n_0
    SLICE_X159Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    28.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_726_n_0
    SLICE_X159Y405       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.340 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_725/CO[1]
                         net (fo=35, routed)          0.465    28.805    core_inst/tx_fifo_axis_tdata_reg[11]_i_725_n_2
    SLICE_X158Y400       LUT3 (Prop_lut3_I0_O)        0.118    28.923 r  core_inst/tx_fifo_axis_tdata[11]_i_766/O
                         net (fo=1, routed)           0.000    28.923    core_inst/tx_fifo_axis_tdata[11]_i_766_n_0
    SLICE_X158Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    29.169 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.169    core_inst/tx_fifo_axis_tdata_reg[11]_i_716_n_0
    SLICE_X158Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.219 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.219    core_inst/tx_fifo_axis_tdata_reg[11]_i_711_n_0
    SLICE_X158Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.269 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.269    core_inst/tx_fifo_axis_tdata_reg[11]_i_706_n_0
    SLICE_X158Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.319 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.319    core_inst/tx_fifo_axis_tdata_reg[11]_i_701_n_0
    SLICE_X158Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.369 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.369    core_inst/tx_fifo_axis_tdata_reg[11]_i_696_n_0
    SLICE_X158Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.419 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_691/CO[3]
                         net (fo=1, routed)           0.000    29.419    core_inst/tx_fifo_axis_tdata_reg[11]_i_691_n_0
    SLICE_X158Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.469 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_686/CO[3]
                         net (fo=1, routed)           0.000    29.469    core_inst/tx_fifo_axis_tdata_reg[11]_i_686_n_0
    SLICE_X158Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.519 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_683/CO[3]
                         net (fo=1, routed)           0.000    29.519    core_inst/tx_fifo_axis_tdata_reg[11]_i_683_n_0
    SLICE_X158Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.593 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_682/CO[1]
                         net (fo=35, routed)          0.495    30.088    core_inst/tx_fifo_axis_tdata_reg[11]_i_682_n_2
    SLICE_X156Y402       LUT3 (Prop_lut3_I0_O)        0.120    30.208 r  core_inst/tx_fifo_axis_tdata[11]_i_724/O
                         net (fo=1, routed)           0.000    30.208    core_inst/tx_fifo_axis_tdata[11]_i_724_n_0
    SLICE_X156Y402       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.454 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.454    core_inst/tx_fifo_axis_tdata_reg[11]_i_674_n_0
    SLICE_X156Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.504 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.504    core_inst/tx_fifo_axis_tdata_reg[11]_i_669_n_0
    SLICE_X156Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.554 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_664/CO[3]
                         net (fo=1, routed)           0.000    30.554    core_inst/tx_fifo_axis_tdata_reg[11]_i_664_n_0
    SLICE_X156Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.604 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.604    core_inst/tx_fifo_axis_tdata_reg[11]_i_659_n_0
    SLICE_X156Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.654 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.654    core_inst/tx_fifo_axis_tdata_reg[11]_i_654_n_0
    SLICE_X156Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.704 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_649/CO[3]
                         net (fo=1, routed)           0.000    30.704    core_inst/tx_fifo_axis_tdata_reg[11]_i_649_n_0
    SLICE_X156Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.754 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_644/CO[3]
                         net (fo=1, routed)           0.000    30.754    core_inst/tx_fifo_axis_tdata_reg[11]_i_644_n_0
    SLICE_X156Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.804 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_641/CO[3]
                         net (fo=1, routed)           0.000    30.804    core_inst/tx_fifo_axis_tdata_reg[11]_i_641_n_0
    SLICE_X156Y410       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_640/CO[1]
                         net (fo=35, routed)          0.432    31.309    core_inst/tx_fifo_axis_tdata_reg[11]_i_640_n_2
    SLICE_X155Y406       LUT3 (Prop_lut3_I0_O)        0.120    31.429 r  core_inst/tx_fifo_axis_tdata[11]_i_681/O
                         net (fo=1, routed)           0.000    31.429    core_inst/tx_fifo_axis_tdata[11]_i_681_n_0
    SLICE_X155Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.686 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.686    core_inst/tx_fifo_axis_tdata_reg[11]_i_632_n_0
    SLICE_X155Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.735 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.735    core_inst/tx_fifo_axis_tdata_reg[11]_i_627_n_0
    SLICE_X155Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.784 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_622/CO[3]
                         net (fo=1, routed)           0.000    31.784    core_inst/tx_fifo_axis_tdata_reg[11]_i_622_n_0
    SLICE_X155Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.833 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.833    core_inst/tx_fifo_axis_tdata_reg[11]_i_617_n_0
    SLICE_X155Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.882 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.882    core_inst/tx_fifo_axis_tdata_reg[11]_i_612_n_0
    SLICE_X155Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.931 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.000    31.931    core_inst/tx_fifo_axis_tdata_reg[11]_i_607_n_0
    SLICE_X155Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.980 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    31.980    core_inst/tx_fifo_axis_tdata_reg[11]_i_602_n_0
    SLICE_X155Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.029 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_599/CO[3]
                         net (fo=1, routed)           0.000    32.029    core_inst/tx_fifo_axis_tdata_reg[11]_i_599_n_0
    SLICE_X155Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.104 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_598/CO[1]
                         net (fo=35, routed)          0.481    32.585    core_inst/tx_fifo_axis_tdata_reg[11]_i_598_n_2
    SLICE_X157Y405       LUT3 (Prop_lut3_I0_O)        0.118    32.703 r  core_inst/tx_fifo_axis_tdata[11]_i_639/O
                         net (fo=1, routed)           0.000    32.703    core_inst/tx_fifo_axis_tdata[11]_i_639_n_0
    SLICE_X157Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.960 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.960    core_inst/tx_fifo_axis_tdata_reg[11]_i_590_n_0
    SLICE_X157Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.009 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.009    core_inst/tx_fifo_axis_tdata_reg[11]_i_585_n_0
    SLICE_X157Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.058 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.058    core_inst/tx_fifo_axis_tdata_reg[11]_i_580_n_0
    SLICE_X157Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.107 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.107    core_inst/tx_fifo_axis_tdata_reg[11]_i_575_n_0
    SLICE_X157Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.156 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.156    core_inst/tx_fifo_axis_tdata_reg[11]_i_570_n_0
    SLICE_X157Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.205 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_565/CO[3]
                         net (fo=1, routed)           0.000    33.205    core_inst/tx_fifo_axis_tdata_reg[11]_i_565_n_0
    SLICE_X157Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.254 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_560/CO[3]
                         net (fo=1, routed)           0.000    33.254    core_inst/tx_fifo_axis_tdata_reg[11]_i_560_n_0
    SLICE_X157Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.303 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_557/CO[3]
                         net (fo=1, routed)           0.000    33.303    core_inst/tx_fifo_axis_tdata_reg[11]_i_557_n_0
    SLICE_X157Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.378 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_556/CO[1]
                         net (fo=35, routed)          0.354    33.733    core_inst/tx_fifo_axis_tdata_reg[11]_i_556_n_2
    SLICE_X159Y411       LUT3 (Prop_lut3_I0_O)        0.118    33.851 r  core_inst/tx_fifo_axis_tdata[11]_i_597/O
                         net (fo=1, routed)           0.000    33.851    core_inst/tx_fifo_axis_tdata[11]_i_597_n_0
    SLICE_X159Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    34.108 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.108    core_inst/tx_fifo_axis_tdata_reg[11]_i_547_n_0
    SLICE_X159Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.157 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.157    core_inst/tx_fifo_axis_tdata_reg[11]_i_542_n_0
    SLICE_X159Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.206 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.206    core_inst/tx_fifo_axis_tdata_reg[11]_i_537_n_0
    SLICE_X159Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.255 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.255    core_inst/tx_fifo_axis_tdata_reg[11]_i_532_n_0
    SLICE_X159Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.304 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.304    core_inst/tx_fifo_axis_tdata_reg[11]_i_527_n_0
    SLICE_X159Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.353 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    34.353    core_inst/tx_fifo_axis_tdata_reg[11]_i_522_n_0
    SLICE_X159Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.402 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.402    core_inst/tx_fifo_axis_tdata_reg[11]_i_517_n_0
    SLICE_X159Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.451 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_514/CO[3]
                         net (fo=1, routed)           0.000    34.451    core_inst/tx_fifo_axis_tdata_reg[11]_i_514_n_0
    SLICE_X159Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.526 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_513/CO[1]
                         net (fo=35, routed)          0.465    34.991    core_inst/tx_fifo_axis_tdata_reg[11]_i_513_n_2
    SLICE_X158Y411       LUT3 (Prop_lut3_I0_O)        0.118    35.109 r  core_inst/tx_fifo_axis_tdata[11]_i_555/O
                         net (fo=1, routed)           0.000    35.109    core_inst/tx_fifo_axis_tdata[11]_i_555_n_0
    SLICE_X158Y411       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    35.355 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.355    core_inst/tx_fifo_axis_tdata_reg[11]_i_505_n_0
    SLICE_X158Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.405 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.405    core_inst/tx_fifo_axis_tdata_reg[11]_i_500_n_0
    SLICE_X158Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.455 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.455    core_inst/tx_fifo_axis_tdata_reg[11]_i_495_n_0
    SLICE_X158Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.505 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.505    core_inst/tx_fifo_axis_tdata_reg[11]_i_490_n_0
    SLICE_X158Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.555 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.555    core_inst/tx_fifo_axis_tdata_reg[11]_i_485_n_0
    SLICE_X158Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.605 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_480/CO[3]
                         net (fo=1, routed)           0.000    35.605    core_inst/tx_fifo_axis_tdata_reg[11]_i_480_n_0
    SLICE_X158Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.655 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_475/CO[3]
                         net (fo=1, routed)           0.000    35.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_475_n_0
    SLICE_X158Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.705 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_472/CO[3]
                         net (fo=1, routed)           0.000    35.705    core_inst/tx_fifo_axis_tdata_reg[11]_i_472_n_0
    SLICE_X158Y419       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.779 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_471/CO[1]
                         net (fo=35, routed)          0.388    36.166    core_inst/tx_fifo_axis_tdata_reg[11]_i_471_n_2
    SLICE_X157Y414       LUT3 (Prop_lut3_I0_O)        0.120    36.286 r  core_inst/tx_fifo_axis_tdata[11]_i_512/O
                         net (fo=1, routed)           0.000    36.286    core_inst/tx_fifo_axis_tdata[11]_i_512_n_0
    SLICE_X157Y414       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_463_n_0
    SLICE_X157Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.592 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.592    core_inst/tx_fifo_axis_tdata_reg[11]_i_458_n_0
    SLICE_X157Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.641 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.641    core_inst/tx_fifo_axis_tdata_reg[11]_i_453_n_0
    SLICE_X157Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.690 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.690    core_inst/tx_fifo_axis_tdata_reg[11]_i_448_n_0
    SLICE_X157Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.739 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.739    core_inst/tx_fifo_axis_tdata_reg[11]_i_443_n_0
    SLICE_X157Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.788 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.788    core_inst/tx_fifo_axis_tdata_reg[11]_i_438_n_0
    SLICE_X157Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.837 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_433/CO[3]
                         net (fo=1, routed)           0.000    36.837    core_inst/tx_fifo_axis_tdata_reg[11]_i_433_n_0
    SLICE_X157Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.886 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_430/CO[3]
                         net (fo=1, routed)           0.000    36.886    core_inst/tx_fifo_axis_tdata_reg[11]_i_430_n_0
    SLICE_X157Y422       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.961 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_429/CO[1]
                         net (fo=35, routed)          0.449    37.410    core_inst/tx_fifo_axis_tdata_reg[11]_i_429_n_2
    SLICE_X154Y415       LUT3 (Prop_lut3_I0_O)        0.118    37.528 r  core_inst/tx_fifo_axis_tdata[11]_i_470/O
                         net (fo=1, routed)           0.000    37.528    core_inst/tx_fifo_axis_tdata[11]_i_470_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    37.774 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_421/CO[3]
                         net (fo=1, routed)           0.000    37.774    core_inst/tx_fifo_axis_tdata_reg[11]_i_421_n_0
    SLICE_X154Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.824 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_416/CO[3]
                         net (fo=1, routed)           0.000    37.824    core_inst/tx_fifo_axis_tdata_reg[11]_i_416_n_0
    SLICE_X154Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.874 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_411/CO[3]
                         net (fo=1, routed)           0.000    37.874    core_inst/tx_fifo_axis_tdata_reg[11]_i_411_n_0
    SLICE_X154Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.924 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    37.924    core_inst/tx_fifo_axis_tdata_reg[11]_i_406_n_0
    SLICE_X154Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.974 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000    37.974    core_inst/tx_fifo_axis_tdata_reg[11]_i_401_n_0
    SLICE_X154Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.024 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_396/CO[3]
                         net (fo=1, routed)           0.000    38.024    core_inst/tx_fifo_axis_tdata_reg[11]_i_396_n_0
    SLICE_X154Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.074 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.074    core_inst/tx_fifo_axis_tdata_reg[11]_i_391_n_0
    SLICE_X154Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.124 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_388/CO[3]
                         net (fo=1, routed)           0.000    38.124    core_inst/tx_fifo_axis_tdata_reg[11]_i_388_n_0
    SLICE_X154Y423       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.198 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_387/CO[1]
                         net (fo=35, routed)          0.456    38.655    core_inst/tx_fifo_axis_tdata_reg[11]_i_387_n_2
    SLICE_X155Y416       LUT3 (Prop_lut3_I0_O)        0.120    38.775 r  core_inst/tx_fifo_axis_tdata[11]_i_428/O
                         net (fo=1, routed)           0.000    38.775    core_inst/tx_fifo_axis_tdata[11]_i_428_n_0
    SLICE_X155Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_378/CO[3]
                         net (fo=1, routed)           0.000    39.032    core_inst/tx_fifo_axis_tdata_reg[11]_i_378_n_0
    SLICE_X155Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.081 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_373/CO[3]
                         net (fo=1, routed)           0.000    39.081    core_inst/tx_fifo_axis_tdata_reg[11]_i_373_n_0
    SLICE_X155Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.130 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_368/CO[3]
                         net (fo=1, routed)           0.000    39.130    core_inst/tx_fifo_axis_tdata_reg[11]_i_368_n_0
    SLICE_X155Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.179 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_363/CO[3]
                         net (fo=1, routed)           0.000    39.179    core_inst/tx_fifo_axis_tdata_reg[11]_i_363_n_0
    SLICE_X155Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.228 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_358/CO[3]
                         net (fo=1, routed)           0.000    39.228    core_inst/tx_fifo_axis_tdata_reg[11]_i_358_n_0
    SLICE_X155Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.277 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_353/CO[3]
                         net (fo=1, routed)           0.000    39.277    core_inst/tx_fifo_axis_tdata_reg[11]_i_353_n_0
    SLICE_X155Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.326 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.326    core_inst/tx_fifo_axis_tdata_reg[11]_i_348_n_0
    SLICE_X155Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.375 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_345/CO[3]
                         net (fo=1, routed)           0.000    39.375    core_inst/tx_fifo_axis_tdata_reg[11]_i_345_n_0
    SLICE_X155Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    39.450 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_344/CO[1]
                         net (fo=35, routed)          0.451    39.901    core_inst/tx_fifo_axis_tdata_reg[11]_i_344_n_2
    SLICE_X156Y421       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    40.265 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_336/CO[3]
                         net (fo=1, routed)           0.000    40.265    core_inst/tx_fifo_axis_tdata_reg[11]_i_336_n_0
    SLICE_X156Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.315 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_331/CO[3]
                         net (fo=1, routed)           0.000    40.315    core_inst/tx_fifo_axis_tdata_reg[11]_i_331_n_0
    SLICE_X156Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.365 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.365    core_inst/tx_fifo_axis_tdata_reg[11]_i_326_n_0
    SLICE_X156Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.415 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.007    40.421    core_inst/tx_fifo_axis_tdata_reg[11]_i_321_n_0
    SLICE_X156Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.471 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.471    core_inst/tx_fifo_axis_tdata_reg[11]_i_316_n_0
    SLICE_X156Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.521 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.521    core_inst/tx_fifo_axis_tdata_reg[11]_i_311_n_0
    SLICE_X156Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.571 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_306/CO[3]
                         net (fo=1, routed)           0.000    40.571    core_inst/tx_fifo_axis_tdata_reg[11]_i_306_n_0
    SLICE_X156Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.621 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.621    core_inst/tx_fifo_axis_tdata_reg[11]_i_303_n_0
    SLICE_X156Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.695 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_302/CO[1]
                         net (fo=35, routed)          0.477    41.172    core_inst/tx_fifo_axis_tdata_reg[11]_i_302_n_2
    SLICE_X157Y424       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    41.528 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_294/CO[3]
                         net (fo=1, routed)           0.007    41.535    core_inst/tx_fifo_axis_tdata_reg[11]_i_294_n_0
    SLICE_X157Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.584 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_289/CO[3]
                         net (fo=1, routed)           0.000    41.584    core_inst/tx_fifo_axis_tdata_reg[11]_i_289_n_0
    SLICE_X157Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.633 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    41.633    core_inst/tx_fifo_axis_tdata_reg[11]_i_283_n_0
    SLICE_X157Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.682 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_274/CO[3]
                         net (fo=1, routed)           0.000    41.682    core_inst/tx_fifo_axis_tdata_reg[11]_i_274_n_0
    SLICE_X157Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.731 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.731    core_inst/tx_fifo_axis_tdata_reg[11]_i_263_n_0
    SLICE_X157Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.780 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    41.780    core_inst/tx_fifo_axis_tdata_reg[11]_i_258_n_0
    SLICE_X157Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.829 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    41.829    core_inst/tx_fifo_axis_tdata_reg[11]_i_253_n_0
    SLICE_X157Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.878 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_250/CO[3]
                         net (fo=1, routed)           0.000    41.878    core_inst/tx_fifo_axis_tdata_reg[11]_i_250_n_0
    SLICE_X157Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.953 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_249/CO[1]
                         net (fo=35, routed)          0.341    42.294    core_inst/tx_fifo_axis_tdata_reg[11]_i_249_n_2
    SLICE_X156Y433       LUT3 (Prop_lut3_I0_O)        0.118    42.412 r  core_inst/tx_fifo_axis_tdata[11]_i_297/O
                         net (fo=1, routed)           0.000    42.412    core_inst/tx_fifo_axis_tdata[11]_i_297_n_0
    SLICE_X156Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    42.658 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_234/CO[3]
                         net (fo=1, routed)           0.000    42.658    core_inst/tx_fifo_axis_tdata_reg[11]_i_234_n_0
    SLICE_X156Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.708 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_233/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[11]_i_233_n_0
    SLICE_X156Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.758 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_221/CO[3]
                         net (fo=1, routed)           0.000    42.758    core_inst/tx_fifo_axis_tdata_reg[11]_i_221_n_0
    SLICE_X156Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.808 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    42.808    core_inst/tx_fifo_axis_tdata_reg[11]_i_206_n_0
    SLICE_X156Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.858 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_192/CO[3]
                         net (fo=1, routed)           0.000    42.858    core_inst/tx_fifo_axis_tdata_reg[11]_i_192_n_0
    SLICE_X156Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.908 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_187/CO[3]
                         net (fo=1, routed)           0.000    42.908    core_inst/tx_fifo_axis_tdata_reg[11]_i_187_n_0
    SLICE_X156Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.958 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000    42.958    core_inst/tx_fifo_axis_tdata_reg[11]_i_184_n_0
    SLICE_X156Y440       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    43.032 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_183/CO[1]
                         net (fo=35, routed)          0.458    43.490    core_inst/tx_fifo_axis_tdata_reg[11]_i_183_n_2
    SLICE_X155Y433       LUT3 (Prop_lut3_I0_O)        0.120    43.610 r  core_inst/tx_fifo_axis_tdata[11]_i_246/O
                         net (fo=1, routed)           0.000    43.610    core_inst/tx_fifo_axis_tdata[11]_i_246_n_0
    SLICE_X155Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.867 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_166/CO[3]
                         net (fo=1, routed)           0.000    43.867    core_inst/tx_fifo_axis_tdata_reg[11]_i_166_n_0
    SLICE_X155Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.916 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_161/CO[3]
                         net (fo=1, routed)           0.000    43.916    core_inst/tx_fifo_axis_tdata_reg[11]_i_161_n_0
    SLICE_X155Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.965 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    43.965    core_inst/tx_fifo_axis_tdata_reg[11]_i_160_n_0
    SLICE_X155Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.014 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    44.014    core_inst/tx_fifo_axis_tdata_reg[11]_i_211_n_0
    SLICE_X155Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.063 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    44.063    core_inst/tx_fifo_axis_tdata_reg[11]_i_138_n_0
    SLICE_X155Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.112 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    44.112    core_inst/tx_fifo_axis_tdata_reg[11]_i_119_n_0
    SLICE_X155Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.161 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.161    core_inst/tx_fifo_axis_tdata_reg[11]_i_108_n_0
    SLICE_X155Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.210 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_105/CO[3]
                         net (fo=1, routed)           0.000    44.210    core_inst/tx_fifo_axis_tdata_reg[11]_i_105_n_0
    SLICE_X155Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.285 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_104/CO[1]
                         net (fo=35, routed)          0.540    44.825    core_inst/tx_fifo_axis_tdata_reg[11]_i_104_n_2
    SLICE_X153Y433       LUT3 (Prop_lut3_I0_O)        0.118    44.943 r  core_inst/tx_fifo_axis_tdata[11]_i_229/O
                         net (fo=1, routed)           0.000    44.943    core_inst/tx_fifo_axis_tdata[11]_i_229_n_0
    SLICE_X153Y433       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    45.200 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_145/CO[3]
                         net (fo=1, routed)           0.000    45.200    core_inst/tx_fifo_axis_tdata_reg[11]_i_145_n_0
    SLICE_X153Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.249 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    45.249    core_inst/tx_fifo_axis_tdata_reg[11]_i_87_n_0
    SLICE_X153Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.298 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    45.298    core_inst/tx_fifo_axis_tdata_reg[11]_i_86_n_0
    SLICE_X153Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.347 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    45.347    core_inst/tx_fifo_axis_tdata_reg[11]_i_129_n_0
    SLICE_X153Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.396 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    45.396    core_inst/tx_fifo_axis_tdata_reg[11]_i_124_n_0
    SLICE_X153Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.445 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.445    core_inst/tx_fifo_axis_tdata_reg[11]_i_63_n_0
    SLICE_X153Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.494 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.494    core_inst/tx_fifo_axis_tdata_reg[11]_i_49_n_0
    SLICE_X153Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.543 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.543    core_inst/tx_fifo_axis_tdata_reg[11]_i_45_n_0
    SLICE_X153Y441       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.618 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_44/CO[1]
                         net (fo=35, routed)          0.518    46.136    core_inst/tx_fifo_axis_tdata_reg[11]_i_44_n_2
    SLICE_X154Y436       LUT3 (Prop_lut3_I0_O)        0.118    46.254 r  core_inst/tx_fifo_axis_tdata[11]_i_149/O
                         net (fo=1, routed)           0.000    46.254    core_inst/tx_fifo_axis_tdata[11]_i_149_n_0
    SLICE_X154Y436       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.500 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.500    core_inst/tx_fifo_axis_tdata_reg[11]_i_70_n_0
    SLICE_X154Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.550 r  core_inst/tx_fifo_axis_tdata_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000    46.550    core_inst/tx_fifo_axis_tdata_reg[11]_i_85_n_0
    SLICE_X154Y438       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    46.697 f  core_inst/tx_fifo_axis_tdata_reg[11]_i_35/O[3]
                         net (fo=6, routed)           0.325    47.022    core_inst/tx_fifo_axis_tdata_reg[11]_i_35_n_4
    SLICE_X150Y438       LUT4 (Prop_lut4_I1_O)        0.120    47.142 f  core_inst/tx_fifo_axis_tdata[11]_i_273/O
                         net (fo=2, routed)           0.426    47.568    core_inst/tx_fifo_axis_tdata[11]_i_273_n_0
    SLICE_X152Y438       LUT6 (Prop_lut6_I5_O)        0.043    47.611 r  core_inst/tx_fifo_axis_tdata[11]_i_202/O
                         net (fo=3, routed)           0.419    48.029    core_inst/tx_fifo_axis_tdata[11]_i_202_n_0
    SLICE_X152Y437       LUT6 (Prop_lut6_I5_O)        0.043    48.072 f  core_inst/tx_fifo_axis_tdata[11]_i_115/O
                         net (fo=8, routed)           0.249    48.322    core_inst/tx_fifo_axis_tdata[11]_i_115_n_0
    SLICE_X150Y437       LUT6 (Prop_lut6_I4_O)        0.043    48.365 r  core_inst/tx_fifo_axis_tdata[11]_i_68/O
                         net (fo=2, routed)           0.461    48.826    core_inst/tx_fifo_axis_tdata[11]_i_68_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    48.869 r  core_inst/tx_fifo_axis_tdata[11]_i_42/O
                         net (fo=1, routed)           0.434    49.303    core_inst/tx_fifo_axis_tdata[11]_i_42_n_0
    SLICE_X160Y440       LUT6 (Prop_lut6_I4_O)        0.043    49.346 r  core_inst/tx_fifo_axis_tdata[11]_i_15/O
                         net (fo=1, routed)           0.409    49.756    core_inst/tx_fifo_axis_tdata[11]_i_15_n_0
    SLICE_X159Y440       LUT6 (Prop_lut6_I5_O)        0.043    49.799 r  core_inst/tx_fifo_axis_tdata[11]_i_6/O
                         net (fo=10, routed)          0.300    50.099    core_inst/tx_fifo_axis_tdata[11]_i_6_n_0
    SLICE_X159Y442       LUT5 (Prop_lut5_I0_O)        0.043    50.142 f  core_inst/tx_fifo_axis_tdata[63]_i_6/O
                         net (fo=3, routed)           0.297    50.439    core_inst/tx_fifo_axis_tdata[63]_i_6_n_0
    SLICE_X159Y442       LUT6 (Prop_lut6_I3_O)        0.043    50.482 r  core_inst/tx_fifo_axis_tdata[63]_i_3/O
                         net (fo=39, routed)          0.348    50.830    core_inst/tx_fifo_axis_tdata[63]_i_3_n_0
    SLICE_X160Y442       LUT4 (Prop_lut4_I3_O)        0.043    50.873 r  core_inst/tx_fifo_axis_tdata[19]_i_1/O
                         net (fo=1, routed)           0.000    50.873    core_inst/tx_fifo_axis_tdata[19]_i_1_n_0
    SLICE_X160Y442       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.317    11.153    core_inst/coreclk_out
    SLICE_X160Y442       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[19]/C
                         clock pessimism              1.194    12.347    
                         clock uncertainty           -0.035    12.311    
    SLICE_X160Y442       FDRE (Setup_fdre_C_D)        0.064    12.375    core_inst/tx_fifo_axis_tdata_reg[19]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                         -50.873    
  -------------------------------------------------------------------
                         slack                                -38.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/frame_ptr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_length_mem_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.076%)  route 0.092ns (47.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.616ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.843     2.616    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/coreclk_out
    SLICE_X165Y432       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/frame_ptr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y432       FDRE (Prop_fdre_C_Q)         0.100     2.716 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/frame_ptr_reg_reg[14]/Q
                         net (fo=2, routed)           0.092     2.808    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_length_mem_reg_0_15_12_15/DIB0
    SLICE_X164Y433       RAMD32                                       r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_length_mem_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.110     3.272    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_length_mem_reg_0_15_12_15/WCLK
    SLICE_X164Y433       RAMD32                                       r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_length_mem_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.643     2.629    
    SLICE_X164Y433       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.761    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_length_mem_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.567%)  route 0.096ns (51.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.282ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.933     2.706    core_inst/eth_axis_rx_inst/coreclk_out
    SLICE_X169Y450       FDRE                                         r  core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y450       FDRE (Prop_fdre_C_Q)         0.091     2.797 r  core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[6]/Q
                         net (fo=1, routed)           0.096     2.893    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[47]_1[6]
    SLICE_X169Y448       FDRE                                         r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.120     3.282    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/coreclk_out
    SLICE_X169Y448       FDRE                                         r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[6]/C
                         clock pessimism             -0.457     2.825    
    SLICE_X169Y448       FDRE (Hold_fdre_C_D)         0.009     2.834    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_eth_src_mac_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.107ns (47.064%)  route 0.120ns (52.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.962     2.735    <hidden>
    SLICE_X188Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y477       FDRE (Prop_fdre_C_Q)         0.107     2.842 r  <hidden>
                         net (fo=91, routed)          0.120     2.962    <hidden>
    SLICE_X190Y476       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.247     3.409    <hidden>
    SLICE_X190Y476       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.745    
    SLICE_X190Y476       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     2.892    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.107ns (47.064%)  route 0.120ns (52.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.962     2.735    <hidden>
    SLICE_X188Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y477       FDRE (Prop_fdre_C_Q)         0.107     2.842 r  <hidden>
                         net (fo=91, routed)          0.120     2.962    <hidden>
    SLICE_X190Y476       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.247     3.409    <hidden>
    SLICE_X190Y476       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.745    
    SLICE_X190Y476       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     2.892    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.107ns (47.064%)  route 0.120ns (52.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.962     2.735    <hidden>
    SLICE_X188Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y477       FDRE (Prop_fdre_C_Q)         0.107     2.842 r  <hidden>
                         net (fo=91, routed)          0.120     2.962    <hidden>
    SLICE_X190Y476       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.247     3.409    <hidden>
    SLICE_X190Y476       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.745    
    SLICE_X190Y476       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     2.892    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.107ns (47.064%)  route 0.120ns (52.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.962     2.735    <hidden>
    SLICE_X188Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y477       FDRE (Prop_fdre_C_Q)         0.107     2.842 r  <hidden>
                         net (fo=91, routed)          0.120     2.962    <hidden>
    SLICE_X190Y476       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.247     3.409    <hidden>
    SLICE_X190Y476       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.745    
    SLICE_X190Y476       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     2.892    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.107ns (47.064%)  route 0.120ns (52.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.962     2.735    <hidden>
    SLICE_X188Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y477       FDRE (Prop_fdre_C_Q)         0.107     2.842 r  <hidden>
                         net (fo=91, routed)          0.120     2.962    <hidden>
    SLICE_X190Y476       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.247     3.409    <hidden>
    SLICE_X190Y476       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.745    
    SLICE_X190Y476       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     2.892    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.107ns (47.064%)  route 0.120ns (52.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.962     2.735    <hidden>
    SLICE_X188Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y477       FDRE (Prop_fdre_C_Q)         0.107     2.842 r  <hidden>
                         net (fo=91, routed)          0.120     2.962    <hidden>
    SLICE_X190Y476       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.247     3.409    <hidden>
    SLICE_X190Y476       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.745    
    SLICE_X190Y476       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     2.892    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.107ns (47.064%)  route 0.120ns (52.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.962     2.735    <hidden>
    SLICE_X188Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y477       FDRE (Prop_fdre_C_Q)         0.107     2.842 r  <hidden>
                         net (fo=91, routed)          0.120     2.962    <hidden>
    SLICE_X190Y476       RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.247     3.409    <hidden>
    SLICE_X190Y476       RAMS32                                       r  <hidden>
                         clock pessimism             -0.664     2.745    
    SLICE_X190Y476       RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.147     2.892    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.107ns (47.064%)  route 0.120ns (52.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.962     2.735    <hidden>
    SLICE_X188Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y477       FDRE (Prop_fdre_C_Q)         0.107     2.842 r  <hidden>
                         net (fo=91, routed)          0.120     2.962    <hidden>
    SLICE_X190Y476       RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.247     3.409    <hidden>
    SLICE_X190Y476       RAMS32                                       r  <hidden>
                         clock pessimism             -0.664     2.745    
    SLICE_X190Y476       RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.147     2.892    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_mgt_refclk_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { sfp_mgt_refclk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y94   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X9Y95    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X9Y91    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X11Y93   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X11Y95   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y92   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X12Y92   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y93   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X11Y92   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X9Y92    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_17/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y431  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y431  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y432  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y431  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y431  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  clk_125mhz_mmcm_out

Setup :          112  Failing Endpoints,  Worst Slack       -8.911ns,  Total Violation     -690.589ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.911ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.747ns  (logic 0.469ns (5.362%)  route 8.278ns (94.638%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 12.983 - 8.000 ) 
    Source Clock Delay      (SCD):    6.399ns = ( 12.799 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.929    12.799    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y464       FDSE (Prop_fdse_C_Q)         0.254    13.053 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/Q
                         net (fo=3, routed)           1.252    14.305    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]
    SLICE_X185Y464       LUT3 (Prop_lut3_I1_O)        0.043    14.348 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_comp/O
                         net (fo=1, routed)           1.156    15.504    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X184Y464       LUT6 (Prop_lut6_I4_O)        0.043    15.547 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.400    17.947    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X185Y474       LUT2 (Prop_lut2_I0_O)        0.043    17.990 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.330    18.319    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.362 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.091    18.453    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.496 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          3.050    21.546    core_inst_n_20
    SLICE_X157Y438       FDCE                                         r  tx_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.313    12.983    clk_125mhz_int
    SLICE_X157Y438       FDCE                                         r  tx_timer_reg[0]/C
                         clock pessimism              0.000    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X157Y438       FDCE (Setup_fdce_C_CE)      -0.194    12.635    tx_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -21.546    
  -------------------------------------------------------------------
                         slack                                 -8.911    

Slack (VIOLATED) :        -8.911ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.747ns  (logic 0.469ns (5.362%)  route 8.278ns (94.638%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 12.983 - 8.000 ) 
    Source Clock Delay      (SCD):    6.399ns = ( 12.799 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.929    12.799    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y464       FDSE (Prop_fdse_C_Q)         0.254    13.053 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/Q
                         net (fo=3, routed)           1.252    14.305    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]
    SLICE_X185Y464       LUT3 (Prop_lut3_I1_O)        0.043    14.348 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_comp/O
                         net (fo=1, routed)           1.156    15.504    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X184Y464       LUT6 (Prop_lut6_I4_O)        0.043    15.547 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.400    17.947    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X185Y474       LUT2 (Prop_lut2_I0_O)        0.043    17.990 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.330    18.319    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.362 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.091    18.453    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.496 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          3.050    21.546    core_inst_n_20
    SLICE_X157Y438       FDCE                                         r  tx_timer_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.313    12.983    clk_125mhz_int
    SLICE_X157Y438       FDCE                                         r  tx_timer_reg[19]/C
                         clock pessimism              0.000    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X157Y438       FDCE (Setup_fdce_C_CE)      -0.194    12.635    tx_timer_reg[19]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -21.546    
  -------------------------------------------------------------------
                         slack                                 -8.911    

Slack (VIOLATED) :        -8.911ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.747ns  (logic 0.469ns (5.362%)  route 8.278ns (94.638%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 12.983 - 8.000 ) 
    Source Clock Delay      (SCD):    6.399ns = ( 12.799 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.929    12.799    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y464       FDSE (Prop_fdse_C_Q)         0.254    13.053 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/Q
                         net (fo=3, routed)           1.252    14.305    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]
    SLICE_X185Y464       LUT3 (Prop_lut3_I1_O)        0.043    14.348 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_comp/O
                         net (fo=1, routed)           1.156    15.504    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X184Y464       LUT6 (Prop_lut6_I4_O)        0.043    15.547 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.400    17.947    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X185Y474       LUT2 (Prop_lut2_I0_O)        0.043    17.990 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.330    18.319    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.362 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.091    18.453    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.496 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          3.050    21.546    core_inst_n_20
    SLICE_X157Y438       FDCE                                         r  tx_timer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.313    12.983    clk_125mhz_int
    SLICE_X157Y438       FDCE                                         r  tx_timer_reg[23]/C
                         clock pessimism              0.000    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X157Y438       FDCE (Setup_fdce_C_CE)      -0.194    12.635    tx_timer_reg[23]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -21.546    
  -------------------------------------------------------------------
                         slack                                 -8.911    

Slack (VIOLATED) :        -8.911ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.747ns  (logic 0.469ns (5.362%)  route 8.278ns (94.638%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 12.983 - 8.000 ) 
    Source Clock Delay      (SCD):    6.399ns = ( 12.799 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.929    12.799    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y464       FDSE (Prop_fdse_C_Q)         0.254    13.053 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/Q
                         net (fo=3, routed)           1.252    14.305    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]
    SLICE_X185Y464       LUT3 (Prop_lut3_I1_O)        0.043    14.348 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_comp/O
                         net (fo=1, routed)           1.156    15.504    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X184Y464       LUT6 (Prop_lut6_I4_O)        0.043    15.547 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.400    17.947    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X185Y474       LUT2 (Prop_lut2_I0_O)        0.043    17.990 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.330    18.319    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.362 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.091    18.453    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.496 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          3.050    21.546    core_inst_n_20
    SLICE_X157Y438       FDCE                                         r  tx_timer_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.313    12.983    clk_125mhz_int
    SLICE_X157Y438       FDCE                                         r  tx_timer_reg[24]/C
                         clock pessimism              0.000    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X157Y438       FDCE (Setup_fdce_C_CE)      -0.194    12.635    tx_timer_reg[24]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -21.546    
  -------------------------------------------------------------------
                         slack                                 -8.911    

Slack (VIOLATED) :        -8.561ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.397ns  (logic 0.469ns (5.585%)  route 7.928ns (94.414%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 12.983 - 8.000 ) 
    Source Clock Delay      (SCD):    6.399ns = ( 12.799 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.929    12.799    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y464       FDSE (Prop_fdse_C_Q)         0.254    13.053 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/Q
                         net (fo=3, routed)           1.252    14.305    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]
    SLICE_X185Y464       LUT3 (Prop_lut3_I1_O)        0.043    14.348 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_comp/O
                         net (fo=1, routed)           1.156    15.504    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X184Y464       LUT6 (Prop_lut6_I4_O)        0.043    15.547 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.400    17.947    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X185Y474       LUT2 (Prop_lut2_I0_O)        0.043    17.990 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.330    18.319    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.362 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.091    18.453    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.496 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          2.700    21.196    core_inst_n_20
    SLICE_X157Y437       FDCE                                         r  tx_timer_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.313    12.983    clk_125mhz_int
    SLICE_X157Y437       FDCE                                         r  tx_timer_reg[16]/C
                         clock pessimism              0.000    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X157Y437       FDCE (Setup_fdce_C_CE)      -0.194    12.635    tx_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -21.196    
  -------------------------------------------------------------------
                         slack                                 -8.561    

Slack (VIOLATED) :        -8.561ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.397ns  (logic 0.469ns (5.585%)  route 7.928ns (94.414%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 12.983 - 8.000 ) 
    Source Clock Delay      (SCD):    6.399ns = ( 12.799 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.929    12.799    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y464       FDSE (Prop_fdse_C_Q)         0.254    13.053 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/Q
                         net (fo=3, routed)           1.252    14.305    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]
    SLICE_X185Y464       LUT3 (Prop_lut3_I1_O)        0.043    14.348 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_comp/O
                         net (fo=1, routed)           1.156    15.504    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X184Y464       LUT6 (Prop_lut6_I4_O)        0.043    15.547 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.400    17.947    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X185Y474       LUT2 (Prop_lut2_I0_O)        0.043    17.990 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.330    18.319    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.362 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.091    18.453    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.496 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          2.700    21.196    core_inst_n_20
    SLICE_X157Y437       FDCE                                         r  tx_timer_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.313    12.983    clk_125mhz_int
    SLICE_X157Y437       FDCE                                         r  tx_timer_reg[17]/C
                         clock pessimism              0.000    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X157Y437       FDCE (Setup_fdce_C_CE)      -0.194    12.635    tx_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -21.196    
  -------------------------------------------------------------------
                         slack                                 -8.561    

Slack (VIOLATED) :        -8.561ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.397ns  (logic 0.469ns (5.585%)  route 7.928ns (94.414%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 12.983 - 8.000 ) 
    Source Clock Delay      (SCD):    6.399ns = ( 12.799 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.929    12.799    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y464       FDSE (Prop_fdse_C_Q)         0.254    13.053 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/Q
                         net (fo=3, routed)           1.252    14.305    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]
    SLICE_X185Y464       LUT3 (Prop_lut3_I1_O)        0.043    14.348 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_comp/O
                         net (fo=1, routed)           1.156    15.504    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X184Y464       LUT6 (Prop_lut6_I4_O)        0.043    15.547 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.400    17.947    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X185Y474       LUT2 (Prop_lut2_I0_O)        0.043    17.990 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.330    18.319    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.362 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.091    18.453    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.496 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          2.700    21.196    core_inst_n_20
    SLICE_X157Y437       FDCE                                         r  tx_timer_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.313    12.983    clk_125mhz_int
    SLICE_X157Y437       FDCE                                         r  tx_timer_reg[18]/C
                         clock pessimism              0.000    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X157Y437       FDCE (Setup_fdce_C_CE)      -0.194    12.635    tx_timer_reg[18]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -21.196    
  -------------------------------------------------------------------
                         slack                                 -8.561    

Slack (VIOLATED) :        -8.561ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.397ns  (logic 0.469ns (5.585%)  route 7.928ns (94.414%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 12.983 - 8.000 ) 
    Source Clock Delay      (SCD):    6.399ns = ( 12.799 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.929    12.799    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y464       FDSE (Prop_fdse_C_Q)         0.254    13.053 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/Q
                         net (fo=3, routed)           1.252    14.305    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]
    SLICE_X185Y464       LUT3 (Prop_lut3_I1_O)        0.043    14.348 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_comp/O
                         net (fo=1, routed)           1.156    15.504    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X184Y464       LUT6 (Prop_lut6_I4_O)        0.043    15.547 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.400    17.947    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X185Y474       LUT2 (Prop_lut2_I0_O)        0.043    17.990 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.330    18.319    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.362 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.091    18.453    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.496 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          2.700    21.196    core_inst_n_20
    SLICE_X157Y437       FDCE                                         r  tx_timer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.313    12.983    clk_125mhz_int
    SLICE_X157Y437       FDCE                                         r  tx_timer_reg[22]/C
                         clock pessimism              0.000    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X157Y437       FDCE (Setup_fdce_C_CE)      -0.194    12.635    tx_timer_reg[22]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -21.196    
  -------------------------------------------------------------------
                         slack                                 -8.561    

Slack (VIOLATED) :        -8.526ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.439ns  (logic 0.469ns (5.557%)  route 7.970ns (94.443%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 13.035 - 8.000 ) 
    Source Clock Delay      (SCD):    6.399ns = ( 12.799 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.929    12.799    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y464       FDSE (Prop_fdse_C_Q)         0.254    13.053 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/Q
                         net (fo=3, routed)           1.252    14.305    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]
    SLICE_X185Y464       LUT3 (Prop_lut3_I1_O)        0.043    14.348 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_comp/O
                         net (fo=1, routed)           1.156    15.504    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X184Y464       LUT6 (Prop_lut6_I4_O)        0.043    15.547 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.400    17.947    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X185Y474       LUT2 (Prop_lut2_I0_O)        0.043    17.990 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.330    18.319    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.362 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.091    18.453    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.496 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          2.742    21.238    core_inst_n_20
    SLICE_X162Y437       FDCE                                         r  tx_timer_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.365    13.035    clk_125mhz_int
    SLICE_X162Y437       FDCE                                         r  tx_timer_reg[26]/C
                         clock pessimism              0.000    13.035    
                         clock uncertainty           -0.154    12.881    
    SLICE_X162Y437       FDCE (Setup_fdce_C_CE)      -0.169    12.712    tx_timer_reg[26]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                         -21.238    
  -------------------------------------------------------------------
                         slack                                 -8.526    

Slack (VIOLATED) :        -8.503ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.357ns  (logic 0.469ns (5.612%)  route 7.888ns (94.388%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 12.975 - 8.000 ) 
    Source Clock Delay      (SCD):    6.399ns = ( 12.799 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.929    12.799    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y464       FDSE (Prop_fdse_C_Q)         0.254    13.053 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/Q
                         net (fo=3, routed)           1.252    14.305    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]
    SLICE_X185Y464       LUT3 (Prop_lut3_I1_O)        0.043    14.348 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_comp/O
                         net (fo=1, routed)           1.156    15.504    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X184Y464       LUT6 (Prop_lut6_I4_O)        0.043    15.547 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          2.400    17.947    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X185Y474       LUT2 (Prop_lut2_I0_O)        0.043    17.990 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.330    18.319    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.362 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.091    18.453    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X185Y474       LUT6 (Prop_lut6_I5_O)        0.043    18.496 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          2.659    21.156    core_inst_n_20
    SLICE_X144Y434       FDCE                                         r  tx_timer_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.305    12.975    clk_125mhz_int
    SLICE_X144Y434       FDCE                                         r  tx_timer_reg[25]/C
                         clock pessimism              0.000    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X144Y434       FDCE (Setup_fdce_C_CE)      -0.169    12.652    tx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -21.156    
  -------------------------------------------------------------------
                         slack                                 -8.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.427ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.205ns (8.225%)  route 2.287ns (91.775%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.968     2.741    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X182Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y464       FDSE (Prop_fdse_C_Q)         0.100     2.841 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/Q
                         net (fo=3, routed)           0.814     3.654    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[0]
    SLICE_X184Y464       LUT6 (Prop_lut6_I2_O)        0.028     3.682 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.474     5.156    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X183Y471       LUT3 (Prop_lut3_I0_O)        0.028     5.184 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_7/O
                         net (fo=1, routed)           0.000     5.184    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_7_n_0
    SLICE_X183Y471       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     5.233 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     5.233    core_inst_n_30
    SLICE_X183Y471       FDCE                                         r  tx_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.249     3.581    clk_125mhz_int
    SLICE_X183Y471       FDCE                                         r  tx_timer_reg[3]/C
                         clock pessimism              0.000     3.581    
                         clock uncertainty            0.154     3.735    
    SLICE_X183Y471       FDCE (Hold_fdce_C_D)         0.071     3.806    tx_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           5.233    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.427ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.207ns (8.305%)  route 2.285ns (91.695%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.968     2.741    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X182Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y464       FDSE (Prop_fdse_C_Q)         0.100     2.841 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/Q
                         net (fo=3, routed)           0.814     3.654    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[0]
    SLICE_X184Y464       LUT6 (Prop_lut6_I2_O)        0.028     3.682 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.472     5.154    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X183Y471       LUT3 (Prop_lut3_I0_O)        0.028     5.182 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_8/O
                         net (fo=1, routed)           0.000     5.182    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_8_n_0
    SLICE_X183Y471       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     5.233 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.233    core_inst_n_31
    SLICE_X183Y471       FDCE                                         r  tx_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.249     3.581    clk_125mhz_int
    SLICE_X183Y471       FDCE                                         r  tx_timer_reg[2]/C
                         clock pessimism              0.000     3.581    
                         clock uncertainty            0.154     3.735    
    SLICE_X183Y471       FDCE (Hold_fdce_C_D)         0.071     3.806    tx_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           5.233    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.205ns (8.225%)  route 2.287ns (91.775%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.968     2.741    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X182Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y464       FDSE (Prop_fdse_C_Q)         0.100     2.841 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/Q
                         net (fo=3, routed)           0.814     3.654    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[0]
    SLICE_X184Y464       LUT6 (Prop_lut6_I2_O)        0.028     3.682 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.474     5.156    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X183Y472       LUT3 (Prop_lut3_I0_O)        0.028     5.184 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_2/O
                         net (fo=1, routed)           0.000     5.184    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_2_n_0
    SLICE_X183Y472       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     5.233 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.233    core_inst_n_34
    SLICE_X183Y472       FDCE                                         r  tx_timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.248     3.580    clk_125mhz_int
    SLICE_X183Y472       FDCE                                         r  tx_timer_reg[7]/C
                         clock pessimism              0.000     3.580    
                         clock uncertainty            0.154     3.734    
    SLICE_X183Y472       FDCE (Hold_fdce_C_D)         0.071     3.805    tx_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.805    
                         arrival time                           5.233    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.207ns (8.305%)  route 2.285ns (91.695%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.968     2.741    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X182Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y464       FDSE (Prop_fdse_C_Q)         0.100     2.841 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/Q
                         net (fo=3, routed)           0.814     3.654    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[0]
    SLICE_X184Y464       LUT6 (Prop_lut6_I2_O)        0.028     3.682 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.472     5.154    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X183Y472       LUT3 (Prop_lut3_I0_O)        0.028     5.182 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_3/O
                         net (fo=1, routed)           0.000     5.182    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_3_n_0
    SLICE_X183Y472       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     5.233 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.233    core_inst_n_35
    SLICE_X183Y472       FDCE                                         r  tx_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.248     3.580    clk_125mhz_int
    SLICE_X183Y472       FDCE                                         r  tx_timer_reg[6]/C
                         clock pessimism              0.000     3.580    
                         clock uncertainty            0.154     3.734    
    SLICE_X183Y472       FDCE (Hold_fdce_C_D)         0.071     3.805    tx_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.805    
                         arrival time                           5.233    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.211ns (8.412%)  route 2.297ns (91.588%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.968     2.741    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X182Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y464       FDSE (Prop_fdse_C_Q)         0.100     2.841 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/Q
                         net (fo=3, routed)           0.814     3.654    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[0]
    SLICE_X184Y464       LUT6 (Prop_lut6_I2_O)        0.028     3.682 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.484     5.166    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X183Y472       LUT3 (Prop_lut3_I0_O)        0.028     5.194 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_5/O
                         net (fo=1, routed)           0.000     5.194    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_5_n_0
    SLICE_X183Y472       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     5.249 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.249    core_inst_n_37
    SLICE_X183Y472       FDCE                                         r  tx_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.248     3.580    clk_125mhz_int
    SLICE_X183Y472       FDCE                                         r  tx_timer_reg[4]/C
                         clock pessimism              0.000     3.580    
                         clock uncertainty            0.154     3.734    
    SLICE_X183Y472       FDCE (Hold_fdce_C_D)         0.071     3.805    tx_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.805    
                         arrival time                           5.249    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.445ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.205ns (8.169%)  route 2.304ns (91.831%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.968     2.741    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X182Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y464       FDSE (Prop_fdse_C_Q)         0.100     2.841 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/Q
                         net (fo=3, routed)           0.814     3.654    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[0]
    SLICE_X184Y464       LUT6 (Prop_lut6_I2_O)        0.028     3.682 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.491     5.173    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X183Y472       LUT3 (Prop_lut3_I0_O)        0.028     5.201 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_4/O
                         net (fo=1, routed)           0.000     5.201    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_4_n_0
    SLICE_X183Y472       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     5.250 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.250    core_inst_n_36
    SLICE_X183Y472       FDCE                                         r  tx_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.248     3.580    clk_125mhz_int
    SLICE_X183Y472       FDCE                                         r  tx_timer_reg[5]/C
                         clock pessimism              0.000     3.580    
                         clock uncertainty            0.154     3.734    
    SLICE_X183Y472       FDCE (Hold_fdce_C_D)         0.071     3.805    tx_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.805    
                         arrival time                           5.250    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.445ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.211ns (8.417%)  route 2.296ns (91.583%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.577ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.968     2.741    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X182Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y464       FDSE (Prop_fdse_C_Q)         0.100     2.841 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/Q
                         net (fo=3, routed)           0.814     3.654    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[0]
    SLICE_X184Y464       LUT6 (Prop_lut6_I2_O)        0.028     3.682 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.482     5.165    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X183Y474       LUT3 (Prop_lut3_I0_O)        0.028     5.193 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[12]_i_5/O
                         net (fo=1, routed)           0.000     5.193    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[12]_i_5_n_0
    SLICE_X183Y474       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     5.248 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.248    core_inst_n_45
    SLICE_X183Y474       FDCE                                         r  tx_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.245     3.577    clk_125mhz_int
    SLICE_X183Y474       FDCE                                         r  tx_timer_reg[12]/C
                         clock pessimism              0.000     3.577    
                         clock uncertainty            0.154     3.731    
    SLICE_X183Y474       FDCE (Hold_fdce_C_D)         0.071     3.802    tx_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.802    
                         arrival time                           5.248    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.447ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.205ns (8.170%)  route 2.304ns (91.830%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.578ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.968     2.741    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X182Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y464       FDSE (Prop_fdse_C_Q)         0.100     2.841 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/Q
                         net (fo=3, routed)           0.814     3.654    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[0]
    SLICE_X184Y464       LUT6 (Prop_lut6_I2_O)        0.028     3.682 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.491     5.173    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X183Y473       LUT3 (Prop_lut3_I0_O)        0.028     5.201 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[8]_i_2/O
                         net (fo=1, routed)           0.000     5.201    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[8]_i_2_n_0
    SLICE_X183Y473       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     5.250 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.250    core_inst_n_38
    SLICE_X183Y473       FDCE                                         r  tx_timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.246     3.578    clk_125mhz_int
    SLICE_X183Y473       FDCE                                         r  tx_timer_reg[11]/C
                         clock pessimism              0.000     3.578    
                         clock uncertainty            0.154     3.732    
    SLICE_X183Y473       FDCE (Hold_fdce_C_D)         0.071     3.803    tx_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.803    
                         arrival time                           5.250    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.205ns (8.155%)  route 2.309ns (91.845%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.577ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.968     2.741    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X182Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y464       FDSE (Prop_fdse_C_Q)         0.100     2.841 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/Q
                         net (fo=3, routed)           0.814     3.654    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[0]
    SLICE_X184Y464       LUT6 (Prop_lut6_I2_O)        0.028     3.682 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.495     5.178    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X183Y474       LUT3 (Prop_lut3_I0_O)        0.028     5.206 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[12]_i_2/O
                         net (fo=1, routed)           0.000     5.206    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[12]_i_2_n_0
    SLICE_X183Y474       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     5.255 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.255    core_inst_n_42
    SLICE_X183Y474       FDCE                                         r  tx_timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.245     3.577    clk_125mhz_int
    SLICE_X183Y474       FDCE                                         r  tx_timer_reg[15]/C
                         clock pessimism              0.000     3.577    
                         clock uncertainty            0.154     3.731    
    SLICE_X183Y474       FDCE (Hold_fdce_C_D)         0.071     3.802    tx_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.802    
                         arrival time                           5.255    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.207ns (8.229%)  route 2.308ns (91.771%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.577ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.968     2.741    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X182Y464       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y464       FDSE (Prop_fdse_C_Q)         0.100     2.841 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/Q
                         net (fo=3, routed)           0.814     3.654    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[0]
    SLICE_X184Y464       LUT6 (Prop_lut6_I2_O)        0.028     3.682 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp/O
                         net (fo=30, routed)          1.495     5.177    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X183Y474       LUT3 (Prop_lut3_I0_O)        0.028     5.205 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[12]_i_3/O
                         net (fo=1, routed)           0.000     5.205    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[12]_i_3_n_0
    SLICE_X183Y474       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     5.256 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.256    core_inst_n_43
    SLICE_X183Y474       FDCE                                         r  tx_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.245     3.577    clk_125mhz_int
    SLICE_X183Y474       FDCE                                         r  tx_timer_reg[14]/C
                         clock pessimism              0.000     3.577    
                         clock uncertainty            0.154     3.731    
    SLICE_X183Y474       FDCE (Hold_fdce_C_D)         0.071     3.802    tx_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.802    
                         arrival time                           5.256    
  -------------------------------------------------------------------
                         slack                                  1.454    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.469ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.576ns  (logic 0.198ns (34.378%)  route 0.378ns (65.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y486                                    0.000     0.000 r  <hidden>
    SLICE_X185Y486       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.378     0.576    <hidden>
    SLICE_X188Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X188Y489       FDRE (Setup_fdre_C_D)       -0.055     3.045    <hidden>
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.524ns  (logic 0.254ns (48.452%)  route 0.270ns (51.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y492                                    0.000     0.000 r  <hidden>
    SLICE_X190Y492       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.270     0.524    <hidden>
    SLICE_X189Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X189Y492       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.502ns  (logic 0.232ns (46.221%)  route 0.270ns (53.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y480                                    0.000     0.000 r  <hidden>
    SLICE_X184Y480       FDSE (Prop_fdse_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.270     0.502    <hidden>
    SLICE_X183Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X183Y481       FDRE (Setup_fdre_C_D)       -0.089     6.311    <hidden>
  -------------------------------------------------------------------
                         required time                          6.311    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.589ns  (logic 0.254ns (43.133%)  route 0.335ns (56.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y481                                    0.000     0.000 r  <hidden>
    SLICE_X186Y481       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.335     0.589    <hidden>
    SLICE_X186Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X186Y482       FDRE (Setup_fdre_C_D)        0.027     6.427    <hidden>
  -------------------------------------------------------------------
                         required time                          6.427    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.517ns  (logic 0.254ns (49.117%)  route 0.263ns (50.883%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y480                                    0.000     0.000 r  <hidden>
    SLICE_X184Y480       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.263     0.517    <hidden>
    SLICE_X183Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X183Y480       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.454ns  (logic 0.198ns (43.621%)  route 0.256ns (56.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y482                                    0.000     0.000 r  <hidden>
    SLICE_X183Y482       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.256     0.454    <hidden>
    SLICE_X184Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X184Y482       FDRE (Setup_fdre_C_D)       -0.057     6.343    <hidden>
  -------------------------------------------------------------------
                         required time                          6.343    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.497ns  (logic 0.254ns (51.094%)  route 0.243ns (48.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y480                                    0.000     0.000 r  <hidden>
    SLICE_X184Y480       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.243     0.497    <hidden>
    SLICE_X183Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X183Y481       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.495ns  (logic 0.254ns (51.300%)  route 0.241ns (48.700%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y480                                    0.000     0.000 r  <hidden>
    SLICE_X184Y480       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.241     0.495    <hidden>
    SLICE_X183Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X183Y480       FDRE (Setup_fdre_C_D)       -0.010     6.390    <hidden>
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.465ns  (logic 0.216ns (46.423%)  route 0.249ns (53.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y479                                    0.000     0.000 r  <hidden>
    SLICE_X183Y479       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.249     0.465    <hidden>
    SLICE_X181Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X181Y480       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.495ns  (logic 0.216ns (43.646%)  route 0.279ns (56.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y484                                    0.000     0.000 r  <hidden>
    SLICE_X185Y484       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.279     0.495    <hidden>
    SLICE_X186Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X186Y484       FDRE (Setup_fdre_C_D)        0.023     6.423    <hidden>
  -------------------------------------------------------------------
                         required time                          6.423    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  5.928    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.658ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.656ns  (logic 0.232ns (35.374%)  route 0.424ns (64.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y445                                    0.000     0.000 r  <hidden>
    SLICE_X212Y445       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=2, routed)           0.424     0.656    <hidden>
    SLICE_X213Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X213Y447       FDRE (Setup_fdre_C_D)       -0.086     6.314    <hidden>
  -------------------------------------------------------------------
                         required time                          6.314    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.677ns  (logic 0.254ns (37.535%)  route 0.423ns (62.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y446                                    0.000     0.000 r  <hidden>
    SLICE_X212Y446       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.423     0.677    <hidden>
    SLICE_X213Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X213Y447       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.583ns  (logic 0.232ns (39.816%)  route 0.351ns (60.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y445                                    0.000     0.000 r  <hidden>
    SLICE_X212Y445       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=2, routed)           0.351     0.583    <hidden>
    SLICE_X213Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X213Y445       FDRE (Setup_fdre_C_D)       -0.093     6.307    <hidden>
  -------------------------------------------------------------------
                         required time                          6.307    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.626ns  (logic 0.216ns (34.495%)  route 0.410ns (65.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y489                                    0.000     0.000 r  <hidden>
    SLICE_X209Y489       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.410     0.626    <hidden>
    SLICE_X213Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X213Y489       FDRE (Setup_fdre_C_D)       -0.010     6.390    <hidden>
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.540ns  (logic 0.198ns (36.681%)  route 0.342ns (63.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y488                                    0.000     0.000 r  <hidden>
    SLICE_X209Y488       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.342     0.540    <hidden>
    SLICE_X212Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X212Y489       FDRE (Setup_fdre_C_D)       -0.053     6.347    <hidden>
  -------------------------------------------------------------------
                         required time                          6.347    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.569ns  (logic 0.216ns (37.979%)  route 0.353ns (62.021%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y489                                    0.000     0.000 r  <hidden>
    SLICE_X209Y489       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.353     0.569    <hidden>
    SLICE_X213Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X213Y489       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.550ns  (logic 0.216ns (39.292%)  route 0.334ns (60.708%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y467                                    0.000     0.000 r  <hidden>
    SLICE_X202Y467       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.334     0.550    <hidden>
    SLICE_X203Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X203Y468       FDRE (Setup_fdre_C_D)       -0.010     6.390    <hidden>
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.568ns  (logic 0.216ns (38.049%)  route 0.352ns (61.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y489                                    0.000     0.000 r  <hidden>
    SLICE_X209Y489       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.352     0.568    <hidden>
    SLICE_X212Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X212Y490       FDRE (Setup_fdre_C_D)        0.021     6.421    <hidden>
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.521ns  (logic 0.254ns (48.749%)  route 0.267ns (51.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y476                                    0.000     0.000 r  <hidden>
    SLICE_X186Y476       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.267     0.521    <hidden>
    SLICE_X185Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X185Y477       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.521ns  (logic 0.254ns (48.773%)  route 0.267ns (51.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y445                                    0.000     0.000 r  <hidden>
    SLICE_X212Y445       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.267     0.521    <hidden>
    SLICE_X213Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X213Y445       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  5.868    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.452ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.570ns  (logic 0.232ns (40.714%)  route 0.338ns (59.286%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y489                                    0.000     0.000 r  <hidden>
    SLICE_X208Y489       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.338     0.570    <hidden>
    SLICE_X211Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X211Y489       FDRE (Setup_fdre_C_D)       -0.078     3.022    <hidden>
  -------------------------------------------------------------------
                         required time                          3.022    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.670ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.419ns  (logic 0.254ns (60.638%)  route 0.165ns (39.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y484                                    0.000     0.000 r  <hidden>
    SLICE_X206Y484       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.165     0.419    <hidden>
    SLICE_X207Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X207Y484       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  2.670    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.425ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.626ns  (logic 0.198ns (31.614%)  route 0.428ns (68.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y470                                    0.000     0.000 r  <hidden>
    SLICE_X209Y470       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.428     0.626    <hidden>
    SLICE_X212Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X212Y471       FDRE (Setup_fdre_C_D)       -0.049     3.051    <hidden>
  -------------------------------------------------------------------
                         required time                          3.051    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.479ns  (logic 0.216ns (45.107%)  route 0.263ns (54.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y471                                    0.000     0.000 r  <hidden>
    SLICE_X219Y471       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.263     0.479    <hidden>
    SLICE_X220Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X220Y471       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  2.642    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.514ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.496ns  (logic 0.232ns (46.743%)  route 0.264ns (53.257%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y449                                    0.000     0.000 r  <hidden>
    SLICE_X204Y449       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.264     0.496    <hidden>
    SLICE_X203Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X203Y452       FDRE (Setup_fdre_C_D)       -0.090     3.010    <hidden>
  -------------------------------------------------------------------
                         required time                          3.010    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.462ns  (logic 0.216ns (46.718%)  route 0.246ns (53.282%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y458                                    0.000     0.000 r  <hidden>
    SLICE_X202Y458       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.246     0.462    <hidden>
    SLICE_X203Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X203Y456       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  2.627    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.467ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.622ns  (logic 0.216ns (34.743%)  route 0.406ns (65.257%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y482                                    0.000     0.000 r  <hidden>
    SLICE_X181Y482       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.406     0.622    <hidden>
    SLICE_X185Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X185Y480       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.567ns  (logic 0.216ns (38.096%)  route 0.351ns (61.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y481                                    0.000     0.000 r  <hidden>
    SLICE_X182Y481       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.351     0.567    <hidden>
    SLICE_X185Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X185Y479       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  2.522    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.555ns  (logic 0.216ns (38.913%)  route 0.339ns (61.087%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y481                                    0.000     0.000 r  <hidden>
    SLICE_X182Y481       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.339     0.555    <hidden>
    SLICE_X185Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X185Y479       FDRE (Setup_fdre_C_D)       -0.010     3.090    <hidden>
  -------------------------------------------------------------------
                         required time                          3.090    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.494ns  (logic 0.216ns (43.709%)  route 0.278ns (56.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y481                                    0.000     0.000 r  <hidden>
    SLICE_X182Y481       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.278     0.494    <hidden>
    SLICE_X182Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X182Y480       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.475ns  (logic 0.216ns (45.503%)  route 0.259ns (54.497%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y481                                    0.000     0.000 r  <hidden>
    SLICE_X182Y481       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.259     0.475    <hidden>
    SLICE_X182Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X182Y480       FDRE (Setup_fdre_C_D)       -0.010     3.090    <hidden>
  -------------------------------------------------------------------
                         required time                          3.090    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  2.615    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.441ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.604ns  (logic 0.198ns (32.788%)  route 0.406ns (67.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y479                                    0.000     0.000 r  <hidden>
    SLICE_X187Y479       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.406     0.604    <hidden>
    SLICE_X186Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X186Y475       FDRE (Setup_fdre_C_D)       -0.055     3.045    <hidden>
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.571ns  (logic 0.198ns (34.654%)  route 0.373ns (65.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y487                                    0.000     0.000 r  <hidden>
    SLICE_X215Y487       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.373     0.571    <hidden>
    SLICE_X210Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X210Y488       FDRE (Setup_fdre_C_D)       -0.053     3.047    <hidden>
  -------------------------------------------------------------------
                         required time                          3.047    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.507ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.536ns  (logic 0.198ns (36.921%)  route 0.338ns (63.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y487                                    0.000     0.000 r  <hidden>
    SLICE_X215Y487       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.338     0.536    <hidden>
    SLICE_X208Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X208Y488       FDRE (Setup_fdre_C_D)       -0.057     3.043    <hidden>
  -------------------------------------------------------------------
                         required time                          3.043    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  2.507    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.564ns  (logic 0.254ns (45.008%)  route 0.310ns (54.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y467                                    0.000     0.000 r  <hidden>
    SLICE_X208Y467       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.310     0.564    <hidden>
    SLICE_X204Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X204Y467       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.524ns  (logic 0.254ns (48.448%)  route 0.270ns (51.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y468                                    0.000     0.000 r  <hidden>
    SLICE_X204Y468       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.270     0.524    <hidden>
    SLICE_X202Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X202Y468       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.555ns  (logic 0.216ns (38.917%)  route 0.339ns (61.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y445                                    0.000     0.000 r  <hidden>
    SLICE_X211Y445       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.339     0.555    <hidden>
    SLICE_X210Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X210Y445       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.444ns  (logic 0.198ns (44.546%)  route 0.246ns (55.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y479                                    0.000     0.000 r  <hidden>
    SLICE_X187Y479       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.246     0.444    <hidden>
    SLICE_X185Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X185Y478       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.507ns  (logic 0.254ns (50.071%)  route 0.253ns (49.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y447                                    0.000     0.000 r  <hidden>
    SLICE_X212Y447       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.253     0.507    <hidden>
    SLICE_X211Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X211Y447       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.502ns  (logic 0.216ns (43.006%)  route 0.286ns (56.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y467                                    0.000     0.000 r  <hidden>
    SLICE_X207Y467       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.286     0.502    <hidden>
    SLICE_X205Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X205Y467       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.495ns  (logic 0.254ns (51.300%)  route 0.241ns (48.700%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y447                                    0.000     0.000 r  <hidden>
    SLICE_X212Y447       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.241     0.495    <hidden>
    SLICE_X211Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X211Y447       FDRE (Setup_fdre_C_D)       -0.010     3.090    <hidden>
  -------------------------------------------------------------------
                         required time                          3.090    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  2.595    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_mgt_refclk_p
  To Clock:  clk_125mhz_mmcm_out

Setup :           83  Failing Endpoints,  Worst Slack       -5.954ns,  Total Violation     -386.107ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.954ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        6.325ns  (logic 0.254ns (4.016%)  route 6.071ns (95.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 12.790 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.071    18.411    sfp_reset_in
    SLICE_X168Y282       FDCE                                         f  blink_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.120    12.790    clk_125mhz_int
    SLICE_X168Y282       FDCE                                         r  blink_cnt_reg[16]/C
                         clock pessimism              0.000    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X168Y282       FDCE (Recov_fdce_C_CLR)     -0.179    12.457    blink_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                         -18.411    
  -------------------------------------------------------------------
                         slack                                 -5.954    

Slack (VIOLATED) :        -5.920ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        6.325ns  (logic 0.254ns (4.016%)  route 6.071ns (95.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 12.790 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.071    18.411    sfp_reset_in
    SLICE_X168Y282       FDCE                                         f  blink_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.120    12.790    clk_125mhz_int
    SLICE_X168Y282       FDCE                                         r  blink_cnt_reg[15]/C
                         clock pessimism              0.000    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X168Y282       FDCE (Recov_fdce_C_CLR)     -0.145    12.491    blink_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                         -18.411    
  -------------------------------------------------------------------
                         slack                                 -5.920    

Slack (VIOLATED) :        -5.860ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        6.169ns  (logic 0.254ns (4.117%)  route 5.915ns (95.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 12.755 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.915    18.255    sfp_reset_in
    SLICE_X103Y345       FDCE                                         f  blink_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.085    12.755    clk_125mhz_int
    SLICE_X103Y345       FDCE                                         r  blink_cnt_reg[14]/C
                         clock pessimism              0.000    12.755    
                         clock uncertainty           -0.154    12.601    
    SLICE_X103Y345       FDCE (Recov_fdce_C_CLR)     -0.206    12.395    blink_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -18.255    
  -------------------------------------------------------------------
                         slack                                 -5.860    

Slack (VIOLATED) :        -5.860ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        6.169ns  (logic 0.254ns (4.117%)  route 5.915ns (95.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 12.755 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.915    18.255    sfp_reset_in
    SLICE_X103Y345       FDCE                                         f  blink_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.085    12.755    clk_125mhz_int
    SLICE_X103Y345       FDCE                                         r  blink_cnt_reg[17]/C
                         clock pessimism              0.000    12.755    
                         clock uncertainty           -0.154    12.601    
    SLICE_X103Y345       FDCE (Recov_fdce_C_CLR)     -0.206    12.395    blink_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -18.255    
  -------------------------------------------------------------------
                         slack                                 -5.860    

Slack (VIOLATED) :        -5.759ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        6.087ns  (logic 0.254ns (4.173%)  route 5.833ns (95.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 12.746 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.833    18.172    sfp_reset_in
    SLICE_X110Y343       FDCE                                         f  blink_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.076    12.746    clk_125mhz_int
    SLICE_X110Y343       FDCE                                         r  blink_cnt_reg[7]/C
                         clock pessimism              0.000    12.746    
                         clock uncertainty           -0.154    12.592    
    SLICE_X110Y343       FDCE (Recov_fdce_C_CLR)     -0.179    12.413    blink_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                         -18.172    
  -------------------------------------------------------------------
                         slack                                 -5.759    

Slack (VIOLATED) :        -5.746ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        6.080ns  (logic 0.254ns (4.178%)  route 5.826ns (95.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 12.753 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.826    18.166    sfp_reset_in
    SLICE_X102Y341       FDCE                                         f  blink_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.083    12.753    clk_125mhz_int
    SLICE_X102Y341       FDCE                                         r  blink_cnt_reg[1]/C
                         clock pessimism              0.000    12.753    
                         clock uncertainty           -0.154    12.599    
    SLICE_X102Y341       FDCE (Recov_fdce_C_CLR)     -0.179    12.420    blink_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -18.166    
  -------------------------------------------------------------------
                         slack                                 -5.746    

Slack (VIOLATED) :        -5.725ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        6.087ns  (logic 0.254ns (4.173%)  route 5.833ns (95.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 12.746 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.833    18.172    sfp_reset_in
    SLICE_X110Y343       FDCE                                         f  blink_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.076    12.746    clk_125mhz_int
    SLICE_X110Y343       FDCE                                         r  blink_cnt_reg[6]/C
                         clock pessimism              0.000    12.746    
                         clock uncertainty           -0.154    12.592    
    SLICE_X110Y343       FDCE (Recov_fdce_C_CLR)     -0.145    12.447    blink_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                         -18.172    
  -------------------------------------------------------------------
                         slack                                 -5.725    

Slack (VIOLATED) :        -5.712ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        6.080ns  (logic 0.254ns (4.178%)  route 5.826ns (95.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 12.753 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.826    18.166    sfp_reset_in
    SLICE_X102Y341       FDCE                                         f  blink_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.083    12.753    clk_125mhz_int
    SLICE_X102Y341       FDCE                                         r  blink_cnt_reg[0]/C
                         clock pessimism              0.000    12.753    
                         clock uncertainty           -0.154    12.599    
    SLICE_X102Y341       FDCE (Recov_fdce_C_CLR)     -0.145    12.454    blink_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                         -18.166    
  -------------------------------------------------------------------
                         slack                                 -5.712    

Slack (VIOLATED) :        -5.665ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        6.000ns  (logic 0.254ns (4.233%)  route 5.746ns (95.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 12.754 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.746    18.086    sfp_reset_in
    SLICE_X102Y342       FDCE                                         f  blink_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.084    12.754    clk_125mhz_int
    SLICE_X102Y342       FDCE                                         r  blink_cnt_reg[3]/C
                         clock pessimism              0.000    12.754    
                         clock uncertainty           -0.154    12.600    
    SLICE_X102Y342       FDCE (Recov_fdce_C_CLR)     -0.179    12.421    blink_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.421    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                 -5.665    

Slack (VIOLATED) :        -5.661ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.956ns  (logic 0.254ns (4.265%)  route 5.702ns (95.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 12.741 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.702    18.042    sfp_reset_in
    SLICE_X107Y338       FDCE                                         f  blink_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.071    12.741    clk_125mhz_int
    SLICE_X107Y338       FDCE                                         r  blink_cnt_reg[10]/C
                         clock pessimism              0.000    12.741    
                         clock uncertainty           -0.154    12.587    
    SLICE_X107Y338       FDCE (Recov_fdce_C_CLR)     -0.206    12.381    blink_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                         -18.042    
  -------------------------------------------------------------------
                         slack                                 -5.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.439ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[14]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.118ns (4.376%)  route 2.579ns (95.624%))
  Logic Levels:           0  
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.589     2.362    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.480 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.579     5.059    sfp_reset_in
    SLICE_X146Y455       FDCE                                         f  rx_timer_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.183     3.515    clk_125mhz_int
    SLICE_X146Y455       FDCE                                         r  rx_timer_reg[14]/C
                         clock pessimism              0.000     3.515    
                         clock uncertainty            0.154     3.669    
    SLICE_X146Y455       FDCE (Remov_fdce_C_CLR)     -0.050     3.619    rx_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.619    
                         arrival time                           5.059    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[16]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.118ns (4.376%)  route 2.579ns (95.624%))
  Logic Levels:           0  
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.589     2.362    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.480 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.579     5.059    sfp_reset_in
    SLICE_X146Y455       FDCE                                         f  rx_timer_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.183     3.515    clk_125mhz_int
    SLICE_X146Y455       FDCE                                         r  rx_timer_reg[16]/C
                         clock pessimism              0.000     3.515    
                         clock uncertainty            0.154     3.669    
    SLICE_X146Y455       FDCE (Remov_fdce_C_CLR)     -0.050     3.619    rx_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.619    
                         arrival time                           5.059    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[17]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.118ns (4.376%)  route 2.579ns (95.624%))
  Logic Levels:           0  
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.589     2.362    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.480 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.579     5.059    sfp_reset_in
    SLICE_X146Y455       FDCE                                         f  rx_timer_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.183     3.515    clk_125mhz_int
    SLICE_X146Y455       FDCE                                         r  rx_timer_reg[17]/C
                         clock pessimism              0.000     3.515    
                         clock uncertainty            0.154     3.669    
    SLICE_X146Y455       FDCE (Remov_fdce_C_CLR)     -0.050     3.619    rx_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.619    
                         arrival time                           5.059    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[18]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.118ns (4.376%)  route 2.579ns (95.624%))
  Logic Levels:           0  
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.589     2.362    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.480 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.579     5.059    sfp_reset_in
    SLICE_X146Y455       FDCE                                         f  rx_timer_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.183     3.515    clk_125mhz_int
    SLICE_X146Y455       FDCE                                         r  rx_timer_reg[18]/C
                         clock pessimism              0.000     3.515    
                         clock uncertainty            0.154     3.669    
    SLICE_X146Y455       FDCE (Remov_fdce_C_CLR)     -0.050     3.619    rx_timer_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.619    
                         arrival time                           5.059    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[19]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.118ns (4.376%)  route 2.579ns (95.624%))
  Logic Levels:           0  
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.589     2.362    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.480 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.579     5.059    sfp_reset_in
    SLICE_X146Y455       FDCE                                         f  rx_timer_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.183     3.515    clk_125mhz_int
    SLICE_X146Y455       FDCE                                         r  rx_timer_reg[19]/C
                         clock pessimism              0.000     3.515    
                         clock uncertainty            0.154     3.669    
    SLICE_X146Y455       FDCE (Remov_fdce_C_CLR)     -0.050     3.619    rx_timer_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.619    
                         arrival time                           5.059    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[4]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.118ns (4.376%)  route 2.579ns (95.624%))
  Logic Levels:           0  
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.589     2.362    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.480 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.579     5.059    sfp_reset_in
    SLICE_X146Y455       FDCE                                         f  rx_timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.183     3.515    clk_125mhz_int
    SLICE_X146Y455       FDCE                                         r  rx_timer_reg[4]/C
                         clock pessimism              0.000     3.515    
                         clock uncertainty            0.154     3.669    
    SLICE_X146Y455       FDCE (Remov_fdce_C_CLR)     -0.050     3.619    rx_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.619    
                         arrival time                           5.059    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[5]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.118ns (4.376%)  route 2.579ns (95.624%))
  Logic Levels:           0  
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.589     2.362    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.480 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.579     5.059    sfp_reset_in
    SLICE_X146Y455       FDCE                                         f  rx_timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.183     3.515    clk_125mhz_int
    SLICE_X146Y455       FDCE                                         r  rx_timer_reg[5]/C
                         clock pessimism              0.000     3.515    
                         clock uncertainty            0.154     3.669    
    SLICE_X146Y455       FDCE (Remov_fdce_C_CLR)     -0.050     3.619    rx_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.619    
                         arrival time                           5.059    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.449ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[12]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.118ns (4.357%)  route 2.590ns (95.643%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.589     2.362    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.480 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.590     5.070    sfp_reset_in
    SLICE_X150Y455       FDCE                                         f  rx_timer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.184     3.516    clk_125mhz_int
    SLICE_X150Y455       FDCE                                         r  rx_timer_reg[12]/C
                         clock pessimism              0.000     3.516    
                         clock uncertainty            0.154     3.670    
    SLICE_X150Y455       FDCE (Remov_fdce_C_CLR)     -0.050     3.620    rx_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.620    
                         arrival time                           5.070    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.453ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[20]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.118ns (4.355%)  route 2.592ns (95.645%))
  Logic Levels:           0  
  Clock Path Skew:        1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.514ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.589     2.362    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.480 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.592     5.071    sfp_reset_in
    SLICE_X150Y461       FDCE                                         f  rx_timer_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.182     3.514    clk_125mhz_int
    SLICE_X150Y461       FDCE                                         r  rx_timer_reg[20]/C
                         clock pessimism              0.000     3.514    
                         clock uncertainty            0.154     3.668    
    SLICE_X150Y461       FDCE (Remov_fdce_C_CLR)     -0.050     3.618    rx_timer_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.618    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.453ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[22]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.118ns (4.355%)  route 2.592ns (95.645%))
  Logic Levels:           0  
  Clock Path Skew:        1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.514ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.589     2.362    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.118     2.480 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.592     5.071    sfp_reset_in
    SLICE_X150Y461       FDCE                                         f  rx_timer_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.182     3.514    clk_125mhz_int
    SLICE_X150Y461       FDCE                                         r  rx_timer_reg[22]/C
                         clock pessimism              0.000     3.514    
                         clock uncertainty            0.154     3.668    
    SLICE_X150Y461       FDCE (Remov_fdce_C_CLR)     -0.050     3.618    rx_timer_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.618    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  1.453    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.216ns (37.717%)  route 0.357ns (62.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 7.020 - 3.103 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.991     4.549    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X205Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y498       FDRE (Prop_fdre_C_Q)         0.216     4.765 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.357     5.122    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X203Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.567     7.020    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK
    SLICE_X203Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism              0.609     7.629    
                         clock uncertainty           -0.035     7.594    
    SLICE_X203Y498       FDCE (Recov_fdce_C_CLR)     -0.206     7.388    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                          7.388    
                         arrival time                          -5.122    
  -------------------------------------------------------------------
                         slack                                  2.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.539%)  route 0.174ns (63.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.005     2.533    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X205Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y498       FDRE (Prop_fdre_C_Q)         0.100     2.633 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.174     2.807    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X203Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.294     2.923    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK
    SLICE_X203Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism             -0.376     2.547    
    SLICE_X203Y498       FDCE (Remov_fdce_C_CLR)     -0.069     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.329    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        4.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.863ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.254ns (17.005%)  route 1.240ns (82.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 11.296 - 6.400 ) 
    Source Clock Delay      (SCD):    6.398ns
    Clock Pessimism Removal (CPR):    1.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.928     6.398    sync_reset_156mhz_inst/coreclk_out
    SLICE_X186Y483       FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y483       FDPE (Prop_fdpe_C_Q)         0.254     6.652 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=793, routed)         1.240     7.891    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X171Y469       FDPE                                         f  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.460    11.296    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X171Y469       FDPE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              1.407    12.703    
                         clock uncertainty           -0.035    12.667    
    SLICE_X171Y469       FDPE (Recov_fdpe_C_PRE)     -0.171    12.496    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  4.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.118ns (14.905%)  route 0.674ns (85.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.968     2.741    sync_reset_156mhz_inst/coreclk_out
    SLICE_X186Y483       FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y483       FDPE (Prop_fdpe_C_Q)         0.118     2.859 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=793, routed)         0.674     3.532    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X171Y469       FDPE                                         f  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.222     3.384    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X171Y469       FDPE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.642     2.742    
    SLICE_X171Y469       FDPE (Remov_fdpe_C_PRE)     -0.072     2.670    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.670    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  0.863    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blink_5hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.438ns  (logic 2.145ns (28.834%)  route 5.294ns (71.166%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.263     5.273    clk_125mhz_int
    SLICE_X111Y331       FDCE                                         r  blink_5hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y331       FDCE (Prop_fdce_C_Q)         0.198     5.471 r  blink_5hz_reg/Q
                         net (fo=3, routed)           3.635     9.107    blink_5hz
    SLICE_X172Y485       LUT3 (Prop_lut3_I1_O)        0.121     9.228 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.658    10.886    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.826    12.712 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.712    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_5hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.266ns  (logic 2.269ns (31.237%)  route 4.996ns (68.763%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.263     5.273    clk_125mhz_int
    SLICE_X111Y331       FDCE                                         r  blink_5hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y331       FDCE (Prop_fdce_C_Q)         0.198     5.471 r  blink_5hz_reg/Q
                         net (fo=3, routed)           3.635     9.107    blink_5hz
    SLICE_X172Y485       LUT3 (Prop_lut3_I0_O)        0.129     9.236 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.361    10.596    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.942    12.539 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.539    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_clk_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 2.084ns (32.951%)  route 4.241ns (67.049%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.218     5.228    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y258        FDPE (Prop_fdpe_C_Q)         0.216     5.444 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         4.241     9.686    sfp_clk_rst_OBUF
    BA29                 OBUF (Prop_obuf_I_O)         1.868    11.554 r  sfp_clk_rst_OBUF_inst/O
                         net (fo=0)                   0.000    11.554    sfp_clk_rst
    BA29                                                              r  sfp_clk_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_mux_reset
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.356ns  (logic 2.200ns (50.514%)  route 2.155ns (49.486%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.218     5.228    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y258        FDPE (Prop_fdpe_C_Q)         0.216     5.444 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         2.155     7.600    sfp_clk_rst_OBUF
    AM39                 OBUF (Prop_obuf_I_O)         1.984     9.584 r  i2c_mux_reset_OBUF_inst/O
                         net (fo=0)                   0.000     9.584    i2c_mux_reset
    AM39                                                              r  i2c_mux_reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/scl_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.233ns  (logic 1.974ns (61.072%)  route 1.258ns (38.928%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.519     5.529    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y105        FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDSE (Prop_fdse_C_Q)         0.216     5.745 r  si5324_i2c_master_inst/scl_o_reg_reg/Q
                         net (fo=4, routed)           1.258     7.004    i2c_scl_IOBUF_inst/I
    AK24                 OBUFT (Prop_obuft_I_O)       1.758     8.762 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.762    i2c_scl
    AK24                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/sda_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.156ns  (logic 1.971ns (62.457%)  route 1.185ns (37.543%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.519     5.529    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y103        FDSE                                         r  si5324_i2c_master_inst/sda_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDSE (Prop_fdse_C_Q)         0.216     5.745 r  si5324_i2c_master_inst/sda_o_reg_reg/Q
                         net (fo=3, routed)           1.185     6.930    i2c_sda_IOBUF_inst/I
    AK25                 OBUFT (Prop_obuft_I_O)       1.755     8.686 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.686    i2c_sda
    AK25                                                              r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 si5324_i2c_master_inst/sda_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.171ns  (logic 0.442ns (37.731%)  route 0.729ns (62.269%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.712     2.832    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y103        FDSE                                         r  si5324_i2c_master_inst/sda_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDSE (Prop_fdse_C_Q)         0.100     2.932 r  si5324_i2c_master_inst/sda_o_reg_reg/Q
                         net (fo=3, routed)           0.729     3.662    i2c_sda_IOBUF_inst/T
    AK25                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     4.004 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.004    i2c_sda
    AK25                                                              r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/scl_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.442ns (37.471%)  route 0.738ns (62.529%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.712     2.832    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y105        FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDSE (Prop_fdse_C_Q)         0.100     2.932 r  si5324_i2c_master_inst/scl_o_reg_reg/Q
                         net (fo=4, routed)           0.738     3.670    i2c_scl_IOBUF_inst/T
    AK24                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     4.012 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.012    i2c_scl
    AK24                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_mux_reset
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.403ns (55.843%)  route 1.109ns (44.157%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.591     2.711    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y258        FDPE (Prop_fdpe_C_Q)         0.100     2.811 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         1.109     3.921    sfp_clk_rst_OBUF
    AM39                 OBUF (Prop_obuf_I_O)         1.303     5.224 r  i2c_mux_reset_OBUF_inst/O
                         net (fo=0)                   0.000     5.224    i2c_mux_reset
    AM39                                                              r  i2c_mux_reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_blink_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.349ns (57.007%)  route 1.017ns (42.993%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.960     3.080    clk_125mhz_int
    SLICE_X185Y473       FDCE                                         r  tx_blink_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y473       FDCE (Prop_fdce_C_Q)         0.100     3.180 f  tx_blink_enable_reg/Q
                         net (fo=6, routed)           0.423     3.603    tx_blink_enable
    SLICE_X172Y485       LUT3 (Prop_lut3_I1_O)        0.032     3.635 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.595     4.229    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.217     5.446 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.446    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_blink_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.274ns (49.771%)  route 1.286ns (50.229%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.923     3.043    clk_125mhz_int
    SLICE_X169Y479       FDCE                                         r  rx_blink_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y479       FDCE (Prop_fdce_C_Q)         0.100     3.143 f  rx_blink_enable_reg/Q
                         net (fo=6, routed)           0.553     3.696    rx_blink_enable
    SLICE_X172Y485       LUT3 (Prop_lut3_I0_O)        0.028     3.724 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.733     4.457    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.146     5.603 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.603    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_clk_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.393ns  (logic 1.270ns (37.421%)  route 2.123ns (62.579%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.591     2.711    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y258        FDPE (Prop_fdpe_C_Q)         0.100     2.811 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         2.123     4.934    sfp_clk_rst_OBUF
    BA29                 OBUF (Prop_obuf_I_O)         1.170     6.104 r  sfp_clk_rst_OBUF_inst/O
                         net (fo=0)                   0.000     6.104    sfp_clk_rst
    BA29                                                              r  sfp_clk_rst (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.006ns  (logic 2.166ns (27.054%)  route 5.840ns (72.946%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.983     6.453    <hidden>
    SLICE_X209Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y470       FDRE (Prop_fdre_C_Q)         0.216     6.669 r  <hidden>
                         net (fo=1, routed)           5.840    12.509    sfp_3_led_OBUF[0]
    AY18                 OBUF (Prop_obuf_I_O)         1.950    14.459 r  sfp_3_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.459    sfp_3_led[0]
    AY18                                                              r  sfp_3_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.762ns  (logic 2.177ns (28.051%)  route 5.585ns (71.949%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.993     6.463    <hidden>
    SLICE_X208Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y489       FDRE (Prop_fdre_C_Q)         0.254     6.717 r  <hidden>
                         net (fo=1, routed)           5.585    12.302    sfp_2_led_OBUF[0]
    AL22                 OBUF (Prop_obuf_I_O)         1.923    14.225 r  sfp_2_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.225    sfp_2_led[0]
    AL22                                                              r  sfp_2_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_loopb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.915ns  (logic 2.248ns (32.505%)  route 4.667ns (67.495%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.713     6.183    core_inst/coreclk_out
    SLICE_X166Y415       FDRE                                         r  core_inst/rx_loopb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y415       FDRE (Prop_fdre_C_Q)         0.232     6.415 r  core_inst/rx_loopb_reg/Q
                         net (fo=174, routed)         4.667    11.082    led_OBUF[0]
    AR22                 OBUF (Prop_obuf_I_O)         2.016    13.098 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.098    led[0]
    AR22                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.659ns  (logic 2.178ns (32.705%)  route 4.481ns (67.295%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.835     6.305    <hidden>
    SLICE_X203Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y449       FDRE (Prop_fdre_C_Q)         0.216     6.521 r  <hidden>
                         net (fo=1, routed)           4.481    11.002    sfp_4_led_OBUF[0]
    P31                  OBUF (Prop_obuf_I_O)         1.962    12.964 r  sfp_4_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.964    sfp_4_led[0]
    P31                                                               r  sfp_4_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.663ns  (logic 2.195ns (32.936%)  route 4.469ns (67.064%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.713     6.183    core_inst/coreclk_out
    SLICE_X166Y415       FDRE                                         r  core_inst/rx_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y415       FDRE (Prop_fdre_C_Q)         0.254     6.437 r  core_inst/rx_trigger_reg/Q
                         net (fo=13, routed)          4.469    10.906    led_OBUF[1]
    AR23                 OBUF (Prop_obuf_I_O)         1.941    12.846 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.846    led[1]
    AR23                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.513ns  (logic 2.085ns (46.190%)  route 2.429ns (53.810%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.931     6.401    <hidden>
    SLICE_X185Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y486       FDRE (Prop_fdre_C_Q)         0.216     6.617 r  <hidden>
                         net (fo=2, routed)           0.771     7.387    sfp_1_status_vector[256]
    SLICE_X172Y485       LUT3 (Prop_lut3_I2_O)        0.043     7.430 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.658     9.088    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.826    10.914 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.914    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.338ns  (logic 2.206ns (50.870%)  route 2.131ns (49.130%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.931     6.401    <hidden>
    SLICE_X185Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y486       FDRE (Prop_fdre_C_Q)         0.216     6.617 r  <hidden>
                         net (fo=2, routed)           0.771     7.387    sfp_1_status_vector[256]
    SLICE_X172Y485       LUT3 (Prop_lut3_I2_O)        0.048     7.435 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.361     8.796    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.942    10.738 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.738    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.346ns (56.833%)  route 1.022ns (43.167%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.968     2.741    <hidden>
    SLICE_X185Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y486       FDRE (Prop_fdre_C_Q)         0.100     2.841 r  <hidden>
                         net (fo=2, routed)           0.428     3.268    sfp_1_status_vector[256]
    SLICE_X172Y485       LUT3 (Prop_lut3_I2_O)        0.029     3.297 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.595     3.892    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.217     5.109 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.109    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.274ns (52.331%)  route 1.161ns (47.669%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.968     2.741    <hidden>
    SLICE_X185Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y486       FDRE (Prop_fdre_C_Q)         0.100     2.841 r  <hidden>
                         net (fo=2, routed)           0.428     3.268    sfp_1_status_vector[256]
    SLICE_X172Y485       LUT3 (Prop_lut3_I2_O)        0.028     3.296 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.733     4.029    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.146     5.176 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.176    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_loopb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.682ns  (logic 1.402ns (38.075%)  route 2.280ns (61.925%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.848     2.621    core_inst/coreclk_out
    SLICE_X166Y415       FDRE                                         r  core_inst/rx_loopb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y415       FDRE (Prop_fdre_C_Q)         0.107     2.728 r  core_inst/rx_loopb_reg/Q
                         net (fo=174, routed)         2.280     5.008    led_OBUF[0]
    AR22                 OBUF (Prop_obuf_I_O)         1.295     6.303 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.303    led[0]
    AR22                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.672ns  (logic 1.381ns (37.605%)  route 2.291ns (62.395%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.925     2.698    <hidden>
    SLICE_X203Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y449       FDRE (Prop_fdre_C_Q)         0.100     2.798 r  <hidden>
                         net (fo=1, routed)           2.291     5.089    sfp_4_led_OBUF[0]
    P31                  OBUF (Prop_obuf_I_O)         1.281     6.370 r  sfp_4_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.370    sfp_4_led[0]
    P31                                                               r  sfp_4_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.756ns  (logic 1.378ns (36.689%)  route 2.378ns (63.311%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.848     2.621    core_inst/coreclk_out
    SLICE_X166Y415       FDRE                                         r  core_inst/rx_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y415       FDRE (Prop_fdre_C_Q)         0.118     2.739 r  core_inst/rx_trigger_reg/Q
                         net (fo=13, routed)          2.378     5.117    led_OBUF[1]
    AR23                 OBUF (Prop_obuf_I_O)         1.260     6.377 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.377    led[1]
    AR23                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.324ns  (logic 1.361ns (31.474%)  route 2.963ns (68.526%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.006     2.779    <hidden>
    SLICE_X208Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y489       FDRE (Prop_fdre_C_Q)         0.118     2.897 r  <hidden>
                         net (fo=1, routed)           2.963     5.860    sfp_2_led_OBUF[0]
    AL22                 OBUF (Prop_obuf_I_O)         1.243     7.103 r  sfp_2_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.103    sfp_2_led[0]
    AL22                                                              r  sfp_2_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.388ns  (logic 1.369ns (31.200%)  route 3.019ns (68.800%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.999     2.772    <hidden>
    SLICE_X209Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y470       FDRE (Prop_fdre_C_Q)         0.100     2.872 r  <hidden>
                         net (fo=1, routed)           3.019     5.891    sfp_3_led_OBUF[0]
    AY18                 OBUF (Prop_obuf_I_O)         1.269     7.160 r  sfp_3_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.160    sfp_3_led[0]
    AY18                                                              r  sfp_3_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_scl
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/scl_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.339ns  (logic 0.521ns (38.915%)  route 0.818ns (61.085%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK24                                              0.000     0.000 r  i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_scl_IOBUF_inst/IO
    AK24                 IBUF (Prop_ibuf_I_O)         0.521     0.521 r  i2c_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.818     1.339    si5324_i2c_master_inst/i2c_scl_IBUF
    SLICE_X53Y104        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     0.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     1.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     1.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892     3.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     3.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.395     5.065    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y104        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/C

Slack:                    inf
  Source:                 i2c_sda
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/sda_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.246ns  (logic 0.518ns (41.580%)  route 0.728ns (58.420%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK25                                              0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    AK25                 IBUF (Prop_ibuf_I_O)         0.518     0.518 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.728     1.246    si5324_i2c_master_inst/i2c_sda_IBUF
    SLICE_X53Y104        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     0.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     1.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     1.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892     3.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     3.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.395     5.065    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y104        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_sda
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/sda_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.058ns (13.000%)  route 0.386ns (87.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK25                                              0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    AK25                 IBUF (Prop_ibuf_I_O)         0.058     0.058 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.386     0.444    si5324_i2c_master_inst/i2c_sda_IBUF
    SLICE_X53Y104        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.957     3.289    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y104        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/C

Slack:                    inf
  Source:                 i2c_scl
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/scl_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.061ns (12.151%)  route 0.438ns (87.849%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK24                                              0.000     0.000 r  i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_scl_IOBUF_inst/IO
    AK24                 IBUF (Prop_ibuf_I_O)         0.061     0.061 r  i2c_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.438     0.499    si5324_i2c_master_inst/i2c_scl_IBUF
    SLICE_X53Y104        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.957     3.289    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y104        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.786ns  (logic 0.043ns (2.407%)  route 1.743ns (97.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.370     1.786    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X202Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X202Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.786ns  (logic 0.043ns (2.407%)  route 1.743ns (97.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.370     1.786    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X202Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X202Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.786ns  (logic 0.043ns (2.407%)  route 1.743ns (97.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.370     1.786    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X202Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X202Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.786ns  (logic 0.043ns (2.407%)  route 1.743ns (97.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.370     1.786    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X202Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X202Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.786ns  (logic 0.043ns (2.407%)  route 1.743ns (97.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.370     1.786    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X202Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X202Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.028ns (2.863%)  route 0.950ns (97.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.764     0.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.792 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.186     0.978    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X202Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X202Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.028ns (2.863%)  route 0.950ns (97.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.764     0.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.792 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.186     0.978    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X202Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X202Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.028ns (2.863%)  route 0.950ns (97.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.764     0.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.792 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.186     0.978    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X202Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X202Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.028ns (2.863%)  route 0.950ns (97.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.764     0.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.792 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.186     0.978    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X202Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X202Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.028ns (2.863%)  route 0.950ns (97.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.764     0.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.792 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.186     0.978    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X202Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X202Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.209ns  (logic 1.044ns (47.252%)  route 1.165ns (52.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.956     2.308    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.309 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.902     4.211    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X208Y494       LUT2 (Prop_lut2_I0_O)        0.043     4.254 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.264     4.517    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X207Y492       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.750     1.949    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X207Y492       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.209ns  (logic 1.044ns (47.252%)  route 1.165ns (52.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.956     2.308    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.309 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.902     4.211    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X208Y494       LUT2 (Prop_lut2_I0_O)        0.043     4.254 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.264     4.517    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X207Y492       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.750     1.949    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X207Y492       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.377ns  (logic 0.198ns (14.384%)  route 1.179ns (85.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.795     2.147    <hidden>
    SLICE_X198Y493       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y493       FDRE (Prop_fdre_C_Q)         0.198     2.345 r  <hidden>
                         net (fo=147, routed)         1.179     3.524    <hidden>
    SLICE_X189Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.692     1.891    <hidden>
    SLICE_X189Y489       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.828ns  (logic 0.198ns (23.927%)  route 0.630ns (76.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.801     2.153    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X207Y492       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y492       FDRE (Prop_fdre_C_Q)         0.198     2.351 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.630     2.981    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg
    SLICE_X188Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.693     1.892    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X188Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.492ns  (logic 0.216ns (43.924%)  route 0.276ns (56.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.798     2.150    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X202Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y494       FDRE (Prop_fdre_C_Q)         0.216     2.366 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.276     2.642    <hidden>
    SLICE_X201Y494       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    <hidden>
    SLICE_X201Y494       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.407ns  (logic 0.216ns (53.124%)  route 0.191ns (46.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.801     2.153    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X207Y492       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y492       FDRE (Prop_fdre_C_Q)         0.216     2.369 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.191     2.560    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X207Y492       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.750     1.949    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X207Y492       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.117%)  route 0.104ns (50.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.450     0.988    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X207Y492       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y492       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.104     1.192    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X207Y492       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.606     1.244    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X207Y492       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.039%)  route 0.150ns (59.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.447     0.985    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X202Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y494       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.150     1.235    <hidden>
    SLICE_X201Y494       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.602     1.240    <hidden>
    SLICE_X201Y494       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.091ns (19.933%)  route 0.366ns (80.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.450     0.988    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X207Y492       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y492       FDRE (Prop_fdre_C_Q)         0.091     1.079 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.366     1.445    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg
    SLICE_X188Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.571     1.209    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X188Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.128ns (23.884%)  route 0.408ns (76.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.447     0.985    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X202Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y494       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.269     1.354    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X208Y494       LUT2 (Prop_lut2_I1_O)        0.028     1.382 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.139     1.521    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X207Y492       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.606     1.244    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X207Y492       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.128ns (23.884%)  route 0.408ns (76.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.447     0.985    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X202Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y494       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.269     1.354    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X208Y494       LUT2 (Prop_lut2_I1_O)        0.028     1.382 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.139     1.521    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X207Y492       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.606     1.244    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X207Y492       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.091ns (12.271%)  route 0.651ns (87.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.447     0.985    <hidden>
    SLICE_X198Y493       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y493       FDRE (Prop_fdre_C_Q)         0.091     1.076 r  <hidden>
                         net (fo=147, routed)         0.651     1.727    <hidden>
    SLICE_X189Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.570     1.208    <hidden>
    SLICE_X189Y489       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.064ns  (logic 0.254ns (1.944%)  route 12.810ns (98.056%))
  Logic Levels:           0  
  Clock Path Skew:        -3.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.810    18.750    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X206Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.750     1.949    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X206Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.064ns  (logic 0.254ns (1.944%)  route 12.810ns (98.056%))
  Logic Levels:           0  
  Clock Path Skew:        -3.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.810    18.750    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X206Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.750     1.949    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X206Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.064ns  (logic 0.254ns (1.944%)  route 12.810ns (98.056%))
  Logic Levels:           0  
  Clock Path Skew:        -3.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.810    18.750    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X206Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.750     1.949    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X206Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.064ns  (logic 0.254ns (1.944%)  route 12.810ns (98.056%))
  Logic Levels:           0  
  Clock Path Skew:        -3.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.810    18.750    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X206Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.750     1.949    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X206Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.064ns  (logic 0.254ns (1.944%)  route 12.810ns (98.056%))
  Logic Levels:           0  
  Clock Path Skew:        -3.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.810    18.750    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X206Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.750     1.949    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X206Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.216ns (27.838%)  route 0.560ns (72.162%))
  Logic Levels:           0  
  Clock Path Skew:        -4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.989     6.459    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X198Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y495       FDRE (Prop_fdre_C_Q)         0.216     6.675 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.560     7.235    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X208Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X208Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.216ns (27.838%)  route 0.560ns (72.162%))
  Logic Levels:           0  
  Clock Path Skew:        -4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.989     6.459    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X198Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y495       FDRE (Prop_fdre_C_Q)         0.216     6.675 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.560     7.235    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X208Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X208Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.216ns (27.838%)  route 0.560ns (72.162%))
  Logic Levels:           0  
  Clock Path Skew:        -4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.989     6.459    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X198Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y495       FDRE (Prop_fdre_C_Q)         0.216     6.675 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.560     7.235    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X208Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X208Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.216ns (27.838%)  route 0.560ns (72.162%))
  Logic Levels:           0  
  Clock Path Skew:        -4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.989     6.459    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X198Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y495       FDRE (Prop_fdre_C_Q)         0.216     6.675 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.560     7.235    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X208Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X208Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.216ns (27.838%)  route 0.560ns (72.162%))
  Logic Levels:           0  
  Clock Path Skew:        -4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.989     6.459    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X198Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y495       FDRE (Prop_fdre_C_Q)         0.216     6.675 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.560     7.235    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X208Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X208Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.091ns (41.007%)  route 0.131ns (58.993%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.966     2.739    <hidden>
    SLICE_X183Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y482       FDRE (Prop_fdre_C_Q)         0.091     2.830 r  <hidden>
                         net (fo=1, routed)           0.131     2.961    <hidden>
    SLICE_X184Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.563     1.201    <hidden>
    SLICE_X184Y482       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.028%)  route 0.127ns (55.972%))
  Logic Levels:           0  
  Clock Path Skew:        -1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.968     2.741    <hidden>
    SLICE_X185Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y484       FDRE (Prop_fdre_C_Q)         0.100     2.841 r  <hidden>
                         net (fo=1, routed)           0.127     2.968    <hidden>
    SLICE_X185Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.563     1.201    <hidden>
    SLICE_X185Y482       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.100ns (42.866%)  route 0.133ns (57.134%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.963     2.736    <hidden>
    SLICE_X183Y479       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y479       FDSE (Prop_fdse_C_Q)         0.100     2.836 r  <hidden>
                         net (fo=1, routed)           0.133     2.969    <hidden>
    SLICE_X181Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.560     1.198    <hidden>
    SLICE_X181Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.569%)  route 0.135ns (57.431%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.968     2.741    <hidden>
    SLICE_X185Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y484       FDRE (Prop_fdre_C_Q)         0.100     2.841 r  <hidden>
                         net (fo=1, routed)           0.135     2.976    <hidden>
    SLICE_X186Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.565     1.203    <hidden>
    SLICE_X186Y484       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.118ns (48.937%)  route 0.123ns (51.063%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.964     2.737    <hidden>
    SLICE_X184Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y480       FDRE (Prop_fdre_C_Q)         0.118     2.855 r  <hidden>
                         net (fo=1, routed)           0.123     2.978    <hidden>
    SLICE_X183Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.561     1.199    <hidden>
    SLICE_X183Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.118ns (48.535%)  route 0.125ns (51.465%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.964     2.737    <hidden>
    SLICE_X184Y480       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y480       FDSE (Prop_fdse_C_Q)         0.118     2.855 r  <hidden>
                         net (fo=1, routed)           0.125     2.980    <hidden>
    SLICE_X183Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.562     1.200    <hidden>
    SLICE_X183Y481       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.107ns (43.506%)  route 0.139ns (56.494%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.964     2.737    <hidden>
    SLICE_X184Y480       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y480       FDSE (Prop_fdse_C_Q)         0.107     2.844 r  <hidden>
                         net (fo=1, routed)           0.139     2.983    <hidden>
    SLICE_X183Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.562     1.200    <hidden>
    SLICE_X183Y481       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.017%)  route 0.150ns (59.983%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.968     2.741    <hidden>
    SLICE_X185Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y484       FDRE (Prop_fdre_C_Q)         0.100     2.841 r  <hidden>
                         net (fo=1, routed)           0.150     2.991    <hidden>
    SLICE_X186Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.565     1.203    <hidden>
    SLICE_X186Y484       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.250%)  route 0.137ns (53.750%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.964     2.737    <hidden>
    SLICE_X184Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y480       FDRE (Prop_fdre_C_Q)         0.118     2.855 r  <hidden>
                         net (fo=1, routed)           0.137     2.992    <hidden>
    SLICE_X183Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.561     1.199    <hidden>
    SLICE_X183Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.874%)  route 0.139ns (54.126%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.972     2.745    <hidden>
    SLICE_X190Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y492       FDRE (Prop_fdre_C_Q)         0.118     2.863 r  <hidden>
                         net (fo=1, routed)           0.139     3.002    <hidden>
    SLICE_X189Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.571     1.209    <hidden>
    SLICE_X189Y492       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.043ns (1.989%)  route 2.119ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.745     2.162    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X190Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X190Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.043ns (1.989%)  route 2.119ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.745     2.162    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X190Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X190Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.043ns (1.989%)  route 2.119ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.745     2.162    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X190Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X190Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.043ns (1.989%)  route 2.119ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.745     2.162    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X190Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X190Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.043ns (1.989%)  route 2.119ns (98.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.745     2.162    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X190Y493       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X190Y493       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.700ns  (logic 0.043ns (2.529%)  route 1.657ns (97.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.284     1.700    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X204Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.567     3.917    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X204Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.700ns  (logic 0.043ns (2.529%)  route 1.657ns (97.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.284     1.700    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X204Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.567     3.917    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X204Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.700ns  (logic 0.043ns (2.529%)  route 1.657ns (97.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.284     1.700    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X204Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.567     3.917    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X204Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.700ns  (logic 0.043ns (2.529%)  route 1.657ns (97.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.284     1.700    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X204Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.567     3.917    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X204Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.700ns  (logic 0.043ns (2.529%)  route 1.657ns (97.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.284     1.700    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X204Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.567     3.917    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X204Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.028ns (4.079%)  route 0.658ns (95.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.477     0.477    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.505 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.182     0.686    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X221Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.301     2.930    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X221Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.028ns (4.079%)  route 0.658ns (95.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.477     0.477    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.505 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.182     0.686    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X221Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.301     2.930    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X221Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.028ns (4.079%)  route 0.658ns (95.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.477     0.477    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.505 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.182     0.686    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X221Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.301     2.930    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X221Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.028ns (4.079%)  route 0.658ns (95.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.477     0.477    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.505 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.182     0.686    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X221Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.301     2.930    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X221Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.028ns (4.079%)  route 0.658ns (95.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.477     0.477    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.505 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.182     0.686    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X221Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.301     2.930    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X221Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.028ns (3.622%)  route 0.745ns (96.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.281     0.281    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.028     0.309 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.464     0.773    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X205Y469       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.283     2.912    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X205Y469       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.028ns (3.622%)  route 0.745ns (96.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.281     0.281    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.028     0.309 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.464     0.773    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X205Y469       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.283     2.912    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X205Y469       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.028ns (3.622%)  route 0.745ns (96.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.281     0.281    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.028     0.309 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.464     0.773    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X205Y469       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.283     2.912    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X205Y469       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.028ns (3.622%)  route 0.745ns (96.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.281     0.281    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.028     0.309 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.464     0.773    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X205Y469       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.283     2.912    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X205Y469       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.028ns (3.622%)  route 0.745ns (96.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.281     0.281    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.028     0.309 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.464     0.773    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X205Y469       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.283     2.912    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X205Y469       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.077ns  (logic 1.022ns (49.198%)  route 1.055ns (50.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.149     4.707    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i_1
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.686 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           1.055     6.741    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X188Y491       LUT2 (Prop_lut2_I0_O)        0.043     6.784 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.784    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg0
    SLICE_X188Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.907ns  (logic 1.022ns (53.599%)  route 0.885ns (46.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.149     4.707    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.686 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.885     6.571    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X199Y454       LUT2 (Prop_lut2_I0_O)        0.043     6.614 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.614    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X199Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.566     3.916    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.860ns  (logic 1.022ns (54.934%)  route 0.838ns (45.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.140     4.698    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.677 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.838     6.515    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X204Y469       LUT2 (Prop_lut2_I0_O)        0.043     6.558 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.558    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.558     3.908    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.650ns  (logic 1.022ns (61.957%)  route 0.628ns (38.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.140     4.698    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.677 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.628     6.304    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X221Y497       LUT2 (Prop_lut2_I0_O)        0.043     6.347 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.347    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X221Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.575     3.925    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.354ns  (logic 0.254ns (71.821%)  route 0.100ns (28.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns
    Source Clock Delay      (SCD):    4.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.979     4.537    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y469       FDRE (Prop_fdre_C_Q)         0.254     4.791 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.891    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.558     3.908    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.316ns  (logic 0.216ns (68.429%)  route 0.100ns (31.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.999     4.557    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y497       FDRE (Prop_fdre_C_Q)         0.216     4.773 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.873    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X221Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.575     3.925    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.316ns  (logic 0.216ns (68.429%)  route 0.100ns (31.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.989     4.547    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y454       FDRE (Prop_fdre_C_Q)         0.216     4.763 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.863    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X199Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.566     3.916    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.354ns  (logic 0.254ns (71.821%)  route 0.100ns (28.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.936     4.494    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y491       FDRE (Prop_fdre_C_Q)         0.254     4.748 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.848    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg
    SLICE_X188Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.972     2.500    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y491       FDRE (Prop_fdre_C_Q)         0.118     2.618 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.673    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg
    SLICE_X188Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.261     2.890    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.921ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.004     2.532    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y454       FDRE (Prop_fdre_C_Q)         0.100     2.632 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.687    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X199Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.292     2.921    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.012     2.540    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y497       FDRE (Prop_fdre_C_Q)         0.100     2.640 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.695    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X221Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.996     2.524    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y469       FDRE (Prop_fdre_C_Q)         0.118     2.642 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.697    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.283     2.912    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.232%)  route 0.139ns (48.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.996     2.524    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y469       FDRE (Prop_fdre_C_Q)         0.118     2.642 r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.139     2.781    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X204Y469       LUT2 (Prop_lut2_I1_O)        0.028     2.809 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.809    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.283     2.912    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.146ns (43.979%)  route 0.186ns (56.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.972     2.500    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X188Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y491       FDRE (Prop_fdre_C_Q)         0.118     2.618 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.186     2.804    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X188Y491       LUT2 (Prop_lut2_I1_O)        0.028     2.832 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.832    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg0
    SLICE_X188Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.261     2.890    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.561%)  route 0.180ns (58.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.921ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.004     2.532    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X199Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y454       FDRE (Prop_fdre_C_Q)         0.100     2.632 r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.180     2.812    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X199Y454       LUT2 (Prop_lut2_I1_O)        0.028     2.840 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.840    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X199Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.292     2.921    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.561%)  route 0.180ns (58.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.012     2.540    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X221Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y497       FDRE (Prop_fdre_C_Q)         0.100     2.640 r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.180     2.820    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X221Y497       LUT2 (Prop_lut2_I1_O)        0.028     2.848 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.848    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X221Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay           301 Endpoints
Min Delay           321 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.884ns  (logic 0.216ns (11.462%)  route 1.668ns (88.538%))
  Logic Levels:           0  
  Clock Path Skew:        -2.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.929     6.399    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y485       FDRE (Prop_fdre_C_Q)         0.216     6.615 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.668     8.283    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X187Y481       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.505     3.855    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X187Y481       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.884ns  (logic 0.216ns (11.462%)  route 1.668ns (88.538%))
  Logic Levels:           0  
  Clock Path Skew:        -2.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.929     6.399    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y485       FDRE (Prop_fdre_C_Q)         0.216     6.615 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.668     8.283    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X187Y481       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.505     3.855    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X187Y481       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.884ns  (logic 0.216ns (11.462%)  route 1.668ns (88.538%))
  Logic Levels:           0  
  Clock Path Skew:        -2.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.929     6.399    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y485       FDRE (Prop_fdre_C_Q)         0.216     6.615 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.668     8.283    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X187Y481       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.505     3.855    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X187Y481       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.884ns  (logic 0.216ns (11.462%)  route 1.668ns (88.538%))
  Logic Levels:           0  
  Clock Path Skew:        -2.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.929     6.399    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y485       FDRE (Prop_fdre_C_Q)         0.216     6.615 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.668     8.283    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X187Y481       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.505     3.855    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X187Y481       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.884ns  (logic 0.216ns (11.462%)  route 1.668ns (88.538%))
  Logic Levels:           0  
  Clock Path Skew:        -2.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.929     6.399    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y485       FDRE (Prop_fdre_C_Q)         0.216     6.615 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.668     8.283    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X187Y481       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.505     3.855    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X187Y481       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[5]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.884ns  (logic 0.216ns (11.462%)  route 1.668ns (88.538%))
  Logic Levels:           0  
  Clock Path Skew:        -2.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.929     6.399    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y485       FDRE (Prop_fdre_C_Q)         0.216     6.615 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.668     8.283    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X187Y481       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.505     3.855    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X187Y481       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[5]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[6]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.884ns  (logic 0.216ns (11.462%)  route 1.668ns (88.538%))
  Logic Levels:           0  
  Clock Path Skew:        -2.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.929     6.399    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X179Y485       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y485       FDRE (Prop_fdre_C_Q)         0.216     6.615 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.668     8.283    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X187Y481       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.505     3.855    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X187Y481       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[6]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.314ns  (logic 0.678ns (51.608%)  route 0.636ns (48.392%))
  Logic Levels:           0  
  Clock Path Skew:        -2.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.987     6.457    <hidden>
    SLICE_X204Y462       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y462       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.678     7.135 r  <hidden>
                         net (fo=1, routed)           0.636     7.771    <hidden>
    SLICE_X207Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.564     3.914    <hidden>
    SLICE_X207Y466       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.229ns  (logic 0.678ns (55.159%)  route 0.551ns (44.841%))
  Logic Levels:           0  
  Clock Path Skew:        -2.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns
    Source Clock Delay      (SCD):    6.454ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.984     6.454    <hidden>
    SLICE_X204Y464       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y464       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.678     7.132 r  <hidden>
                         net (fo=1, routed)           0.551     7.683    <hidden>
    SLICE_X207Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.564     3.914    <hidden>
    SLICE_X207Y466       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.229ns  (logic 0.669ns (54.416%)  route 0.560ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        -2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns
    Source Clock Delay      (SCD):    6.451ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.981     6.451    <hidden>
    SLICE_X204Y482       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y482       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.669     7.120 r  <hidden>
                         net (fo=1, routed)           0.560     7.680    <hidden>
    SLICE_X217Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.569     3.919    <hidden>
    SLICE_X217Y484       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.100ns (64.987%)  route 0.054ns (35.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.998     2.771    <hidden>
    SLICE_X202Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y467       FDRE (Prop_fdre_C_Q)         0.100     2.871 r  <hidden>
                         net (fo=2, routed)           0.054     2.925    <hidden>
    SLICE_X203Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.285     2.914    <hidden>
    SLICE_X203Y467       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.594%)  route 0.098ns (45.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.878ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.961     2.734    <hidden>
    SLICE_X186Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y476       FDRE (Prop_fdre_C_Q)         0.118     2.852 r  <hidden>
                         net (fo=2, routed)           0.098     2.950    <hidden>
    SLICE_X186Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.249     2.878    <hidden>
    SLICE_X186Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.118ns (47.433%)  route 0.131ns (52.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.930     2.703    <hidden>
    SLICE_X212Y446       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y446       FDSE (Prop_fdse_C_Q)         0.118     2.821 r  <hidden>
                         net (fo=2, routed)           0.131     2.952    <hidden>
    SLICE_X210Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.200     2.829    <hidden>
    SLICE_X210Y447       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.336%)  route 0.103ns (46.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.875ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.961     2.734    <hidden>
    SLICE_X186Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y476       FDRE (Prop_fdre_C_Q)         0.118     2.852 r  <hidden>
                         net (fo=2, routed)           0.103     2.955    <hidden>
    SLICE_X185Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.246     2.875    <hidden>
    SLICE_X185Y476       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.802%)  route 0.132ns (59.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.878ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.961     2.734    <hidden>
    SLICE_X187Y476       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y476       FDSE (Prop_fdse_C_Q)         0.091     2.825 r  <hidden>
                         net (fo=2, routed)           0.132     2.957    <hidden>
    SLICE_X186Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.249     2.878    <hidden>
    SLICE_X186Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.773%)  route 0.106ns (47.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.877ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.961     2.734    <hidden>
    SLICE_X186Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y476       FDRE (Prop_fdre_C_Q)         0.118     2.852 r  <hidden>
                         net (fo=2, routed)           0.106     2.957    <hidden>
    SLICE_X185Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.248     2.877    <hidden>
    SLICE_X185Y477       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.422%)  route 0.142ns (54.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.930     2.703    <hidden>
    SLICE_X212Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y445       FDRE (Prop_fdre_C_Q)         0.118     2.821 r  <hidden>
                         net (fo=2, routed)           0.142     2.963    <hidden>
    SLICE_X213Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.199     2.828    <hidden>
    SLICE_X213Y445       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.881%)  route 0.093ns (48.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.998     2.771    <hidden>
    SLICE_X202Y467       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y467       FDSE (Prop_fdse_C_Q)         0.100     2.871 r  <hidden>
                         net (fo=2, routed)           0.093     2.964    <hidden>
    SLICE_X203Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.285     2.914    <hidden>
    SLICE_X203Y467       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.998     2.771    <hidden>
    SLICE_X202Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y467       FDRE (Prop_fdre_C_Q)         0.100     2.871 r  <hidden>
                         net (fo=2, routed)           0.094     2.965    <hidden>
    SLICE_X203Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.284     2.913    <hidden>
    SLICE_X203Y468       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.406%)  route 0.134ns (59.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.998     2.771    <hidden>
    SLICE_X202Y467       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y467       FDSE (Prop_fdse_C_Q)         0.091     2.862 r  <hidden>
                         net (fo=2, routed)           0.134     2.996    <hidden>
    SLICE_X204Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.283     2.912    <hidden>
    SLICE_X204Y469       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.236ns  (logic 0.043ns (3.479%)  route 1.193ns (96.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.923     0.923    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.043     0.966 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.270     1.236    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y495       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.236ns  (logic 0.043ns (3.479%)  route 1.193ns (96.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.923     0.923    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.043     0.966 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.270     1.236    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y495       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.236ns  (logic 0.043ns (3.479%)  route 1.193ns (96.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.923     0.923    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.043     0.966 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.270     1.236    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y495       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.236ns  (logic 0.043ns (3.479%)  route 1.193ns (96.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.923     0.923    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.043     0.966 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.270     1.236    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y495       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.236ns  (logic 0.043ns (3.479%)  route 1.193ns (96.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.923     0.923    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.043     0.966 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.270     1.236    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y495       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.028ns (4.396%)  route 0.609ns (95.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.477     0.477    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.505 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.132     0.637    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y495       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.028ns (4.396%)  route 0.609ns (95.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.477     0.477    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.505 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.132     0.637    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y495       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.028ns (4.396%)  route 0.609ns (95.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.477     0.477    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.505 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.132     0.637    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y495       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.028ns (4.396%)  route 0.609ns (95.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.477     0.477    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.505 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.132     0.637    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y495       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.028ns (4.396%)  route 0.609ns (95.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.477     0.477    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.505 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.132     0.637    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y495       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y495       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.920ns  (logic 1.044ns (54.378%)  route 0.876ns (45.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.949     2.301    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.302 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.539     3.840    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X218Y489       LUT2 (Prop_lut2_I0_O)        0.043     3.883 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.337     4.221    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.920ns  (logic 1.044ns (54.378%)  route 0.876ns (45.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.949     2.301    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.302 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.539     3.840    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X218Y489       LUT2 (Prop_lut2_I0_O)        0.043     3.883 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.337     4.221    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.197ns  (logic 0.254ns (21.228%)  route 0.943ns (78.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.789     2.141    <hidden>
    SLICE_X210Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y478       FDRE (Prop_fdre_C_Q)         0.254     2.395 r  <hidden>
                         net (fo=131, routed)         0.943     3.338    <hidden>
    SLICE_X209Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.749     1.948    <hidden>
    SLICE_X209Y487       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.628ns  (logic 0.216ns (34.417%)  route 0.412ns (65.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.805     2.157    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y492       FDRE (Prop_fdre_C_Q)         0.216     2.373 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.412     2.785    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.472ns  (logic 0.216ns (45.802%)  route 0.256ns (54.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.804     2.156    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y490       FDRE (Prop_fdre_C_Q)         0.216     2.372 r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.256     2.628    <hidden>
    SLICE_X215Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    <hidden>
    SLICE_X215Y490       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.468ns  (logic 0.198ns (42.301%)  route 0.270ns (57.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.805     2.157    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y492       FDRE (Prop_fdre_C_Q)         0.198     2.355 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.270     2.625    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X216Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.725%)  route 0.138ns (60.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y492       FDRE (Prop_fdre_C_Q)         0.091     1.082 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.138     1.220    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X216Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.445%)  route 0.136ns (57.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y490       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.136     1.227    <hidden>
    SLICE_X215Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    <hidden>
    SLICE_X215Y490       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.100ns (31.486%)  route 0.218ns (68.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y492       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.218     1.309    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.128ns (24.034%)  route 0.405ns (75.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X218Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y495       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.229     1.321    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X218Y489       LUT2 (Prop_lut2_I1_O)        0.028     1.349 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.175     1.525    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.128ns (24.034%)  route 0.405ns (75.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X218Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y495       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.229     1.321    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X218Y489       LUT2 (Prop_lut2_I1_O)        0.028     1.349 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.175     1.525    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.118ns (19.108%)  route 0.500ns (80.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    <hidden>
    SLICE_X210Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y478       FDRE (Prop_fdre_C_Q)         0.118     1.099 r  <hidden>
                         net (fo=131, routed)         0.500     1.599    <hidden>
    SLICE_X209Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X209Y487       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.406ns  (logic 0.254ns (1.895%)  route 13.152ns (98.105%))
  Logic Levels:           0  
  Clock Path Skew:        -3.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        13.152    19.091    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y493       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y493       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.406ns  (logic 0.254ns (1.895%)  route 13.152ns (98.105%))
  Logic Levels:           0  
  Clock Path Skew:        -3.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        13.152    19.091    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y493       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y493       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.406ns  (logic 0.254ns (1.895%)  route 13.152ns (98.105%))
  Logic Levels:           0  
  Clock Path Skew:        -3.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        13.152    19.091    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y493       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y493       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.406ns  (logic 0.254ns (1.895%)  route 13.152ns (98.105%))
  Logic Levels:           0  
  Clock Path Skew:        -3.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        13.152    19.091    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y493       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y493       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.406ns  (logic 0.254ns (1.895%)  route 13.152ns (98.105%))
  Logic Levels:           0  
  Clock Path Skew:        -3.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        13.152    19.091    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y493       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y493       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.780ns  (logic 0.254ns (32.582%)  route 0.526ns (67.418%))
  Logic Levels:           0  
  Clock Path Skew:        -4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X216Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y497       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.526     7.248    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X220Y489       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     1.951    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X220Y489       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.780ns  (logic 0.254ns (32.582%)  route 0.526ns (67.418%))
  Logic Levels:           0  
  Clock Path Skew:        -4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X216Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y497       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.526     7.248    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X220Y489       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     1.951    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X220Y489       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.780ns  (logic 0.254ns (32.582%)  route 0.526ns (67.418%))
  Logic Levels:           0  
  Clock Path Skew:        -4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X216Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y497       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.526     7.248    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X220Y489       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     1.951    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X220Y489       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.780ns  (logic 0.254ns (32.582%)  route 0.526ns (67.418%))
  Logic Levels:           0  
  Clock Path Skew:        -4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X216Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y497       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.526     7.248    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X220Y489       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     1.951    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X220Y489       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.780ns  (logic 0.254ns (32.582%)  route 0.526ns (67.418%))
  Logic Levels:           0  
  Clock Path Skew:        -4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X216Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y497       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.526     7.248    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X220Y489       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     1.951    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X220Y489       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.118ns (57.315%)  route 0.088ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.004     2.777    <hidden>
    SLICE_X206Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y484       FDRE (Prop_fdre_C_Q)         0.118     2.895 r  <hidden>
                         net (fo=1, routed)           0.088     2.983    <hidden>
    SLICE_X207Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X207Y484       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.118ns (57.595%)  route 0.087ns (42.405%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.006     2.779    <hidden>
    SLICE_X208Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y488       FDRE (Prop_fdre_C_Q)         0.118     2.897 r  <hidden>
                         net (fo=1, routed)           0.087     2.984    <hidden>
    SLICE_X209Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X209Y487       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.484%)  route 0.160ns (61.516%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.011     2.784    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y496       FDRE (Prop_fdre_C_Q)         0.100     2.884 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.160     3.044    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X218Y496       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X218Y496       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.484%)  route 0.160ns (61.516%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.011     2.784    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y496       FDRE (Prop_fdre_C_Q)         0.100     2.884 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.160     3.044    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X218Y496       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X218Y496       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.484%)  route 0.160ns (61.516%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.011     2.784    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y496       FDRE (Prop_fdre_C_Q)         0.100     2.884 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.160     3.044    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X218Y496       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X218Y496       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.484%)  route 0.160ns (61.516%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.011     2.784    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y496       FDRE (Prop_fdre_C_Q)         0.100     2.884 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.160     3.044    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X218Y496       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X218Y496       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.484%)  route 0.160ns (61.516%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.011     2.784    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y496       FDRE (Prop_fdre_C_Q)         0.100     2.884 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.160     3.044    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X218Y496       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X218Y496       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.388%)  route 0.142ns (54.612%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.012     2.785    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X216Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y497       FDRE (Prop_fdre_C_Q)         0.118     2.903 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.142     3.045    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X217Y497       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y497       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.388%)  route 0.142ns (54.612%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.012     2.785    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X216Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y497       FDRE (Prop_fdre_C_Q)         0.118     2.903 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.142     3.045    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X217Y497       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y497       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.388%)  route 0.142ns (54.612%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.012     2.785    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X216Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y497       FDRE (Prop_fdre_C_Q)         0.118     2.903 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.142     3.045    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X217Y497       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y497       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.162ns  (logic 0.043ns (3.702%)  route 1.119ns (96.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.535     0.535    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.043     0.578 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.584     1.162    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y470       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y470       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.162ns  (logic 0.043ns (3.702%)  route 1.119ns (96.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.535     0.535    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.043     0.578 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.584     1.162    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y470       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y470       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.162ns  (logic 0.043ns (3.702%)  route 1.119ns (96.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.535     0.535    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.043     0.578 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.584     1.162    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y470       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y470       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.162ns  (logic 0.043ns (3.702%)  route 1.119ns (96.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.535     0.535    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.043     0.578 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.584     1.162    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y470       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y470       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.162ns  (logic 0.043ns (3.702%)  route 1.119ns (96.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.535     0.535    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.043     0.578 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.584     1.162    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y470       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y470       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.028ns (4.337%)  route 0.618ns (95.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.281     0.281    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.028     0.309 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.337     0.646    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y470       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y470       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.028ns (4.337%)  route 0.618ns (95.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.281     0.281    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.028     0.309 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.337     0.646    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y470       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y470       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.028ns (4.337%)  route 0.618ns (95.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.281     0.281    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.028     0.309 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.337     0.646    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y470       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y470       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.028ns (4.337%)  route 0.618ns (95.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.281     0.281    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.028     0.309 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.337     0.646    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y470       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y470       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.028ns (4.337%)  route 0.618ns (95.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.281     0.281    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.028     0.309 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.337     0.646    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y470       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y470       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.456ns  (logic 1.044ns (42.506%)  route 1.412ns (57.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.945     2.297    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.298 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.781     4.079    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X207Y469       LUT2 (Prop_lut2_I0_O)        0.043     4.122 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.631     4.753    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X214Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     1.941    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.150ns  (logic 1.044ns (48.559%)  route 1.106ns (51.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.945     2.297    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.298 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.781     4.079    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X207Y469       LUT2 (Prop_lut2_I0_O)        0.043     4.122 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.325     4.447    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     1.941    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.715ns  (logic 0.216ns (30.199%)  route 0.499ns (69.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.787     2.139    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y473       FDRE (Prop_fdre_C_Q)         0.216     2.355 r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.499     2.854    <hidden>
    SLICE_X216Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     1.941    <hidden>
    SLICE_X216Y472       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.617ns  (logic 0.216ns (35.033%)  route 0.401ns (64.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.795     2.147    <hidden>
    SLICE_X218Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y468       FDRE (Prop_fdre_C_Q)         0.216     2.363 r  <hidden>
                         net (fo=131, routed)         0.401     2.764    <hidden>
    SLICE_X211Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     1.943    <hidden>
    SLICE_X211Y468       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.552ns  (logic 0.216ns (39.132%)  route 0.336ns (60.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.791     2.143    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y468       FDRE (Prop_fdre_C_Q)         0.216     2.359 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.336     2.695    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     1.941    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.412ns  (logic 0.216ns (52.411%)  route 0.196ns (47.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.789     2.141    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y472       FDRE (Prop_fdre_C_Q)         0.216     2.357 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.196     2.553    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X214Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     1.941    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X214Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.818%)  route 0.109ns (52.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y472       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.109     1.190    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X214Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X214Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.717%)  route 0.180ns (64.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.444     0.982    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y468       FDRE (Prop_fdre_C_Q)         0.100     1.082 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.180     1.262    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.100ns (29.979%)  route 0.234ns (70.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    <hidden>
    SLICE_X218Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y468       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  <hidden>
                         net (fo=131, routed)         0.234     1.319    <hidden>
    SLICE_X211Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    <hidden>
    SLICE_X211Y468       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.100ns (27.377%)  route 0.265ns (72.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.442     0.980    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y473       FDRE (Prop_fdre_C_Q)         0.100     1.080 r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.265     1.345    <hidden>
    SLICE_X216Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    <hidden>
    SLICE_X216Y472       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.361%)  route 0.294ns (69.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y469       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.128     1.209    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X207Y469       LUT2 (Prop_lut2_I1_O)        0.028     1.237 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.166     1.403    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.128ns (20.855%)  route 0.486ns (79.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y469       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.128     1.209    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X207Y469       LUT2 (Prop_lut2_I1_O)        0.028     1.237 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.358     1.595    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X214Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.691ns  (logic 0.254ns (2.001%)  route 12.437ns (97.999%))
  Logic Levels:           0  
  Clock Path Skew:        -3.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.437    18.377    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y474       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y474       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.691ns  (logic 0.254ns (2.001%)  route 12.437ns (97.999%))
  Logic Levels:           0  
  Clock Path Skew:        -3.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.437    18.377    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y474       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y474       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.691ns  (logic 0.254ns (2.001%)  route 12.437ns (97.999%))
  Logic Levels:           0  
  Clock Path Skew:        -3.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.437    18.377    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y474       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y474       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.691ns  (logic 0.254ns (2.001%)  route 12.437ns (97.999%))
  Logic Levels:           0  
  Clock Path Skew:        -3.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.437    18.377    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y474       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y474       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.691ns  (logic 0.254ns (2.001%)  route 12.437ns (97.999%))
  Logic Levels:           0  
  Clock Path Skew:        -3.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.437    18.377    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y474       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y474       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.667ns  (logic 0.216ns (32.388%)  route 0.451ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        -4.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.985     6.455    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X211Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y469       FDRE (Prop_fdre_C_Q)         0.216     6.671 f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.451     7.122    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X210Y469       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     1.943    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X210Y469       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.667ns  (logic 0.216ns (32.388%)  route 0.451ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        -4.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.985     6.455    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X211Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y469       FDRE (Prop_fdre_C_Q)         0.216     6.671 f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.451     7.122    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X210Y469       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     1.943    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X210Y469       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.667ns  (logic 0.216ns (32.388%)  route 0.451ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        -4.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.985     6.455    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X211Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y469       FDRE (Prop_fdre_C_Q)         0.216     6.671 f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.451     7.122    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X210Y469       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     1.943    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X210Y469       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.667ns  (logic 0.216ns (32.388%)  route 0.451ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        -4.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.985     6.455    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X211Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y469       FDRE (Prop_fdre_C_Q)         0.216     6.671 f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.451     7.122    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X210Y469       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     1.943    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X210Y469       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.667ns  (logic 0.216ns (32.388%)  route 0.451ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        -4.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.985     6.455    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X211Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y469       FDRE (Prop_fdre_C_Q)         0.216     6.671 f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.451     7.122    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X210Y469       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     1.943    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X210Y469       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.865%)  route 0.139ns (58.135%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.001     2.774    <hidden>
    SLICE_X219Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y471       FDRE (Prop_fdre_C_Q)         0.100     2.874 r  <hidden>
                         net (fo=1, routed)           0.139     3.013    <hidden>
    SLICE_X220Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.599     1.237    <hidden>
    SLICE_X220Y471       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.446%)  route 0.160ns (61.554%))
  Logic Levels:           0  
  Clock Path Skew:        -1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.998     2.771    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X213Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y473       FDRE (Prop_fdre_C_Q)         0.100     2.871 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.160     3.031    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X213Y468       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y468       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.446%)  route 0.160ns (61.554%))
  Logic Levels:           0  
  Clock Path Skew:        -1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.998     2.771    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X213Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y473       FDRE (Prop_fdre_C_Q)         0.100     2.871 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.160     3.031    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X213Y468       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y468       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.446%)  route 0.160ns (61.554%))
  Logic Levels:           0  
  Clock Path Skew:        -1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.998     2.771    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X213Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y473       FDRE (Prop_fdre_C_Q)         0.100     2.871 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.160     3.031    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X213Y468       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y468       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.446%)  route 0.160ns (61.554%))
  Logic Levels:           0  
  Clock Path Skew:        -1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.998     2.771    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X213Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y473       FDRE (Prop_fdre_C_Q)         0.100     2.871 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.160     3.031    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X213Y468       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y468       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.446%)  route 0.160ns (61.554%))
  Logic Levels:           0  
  Clock Path Skew:        -1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.998     2.771    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X213Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y473       FDRE (Prop_fdre_C_Q)         0.100     2.871 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.160     3.031    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X213Y468       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y468       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.100ns (36.195%)  route 0.176ns (63.805%))
  Logic Levels:           0  
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.999     2.772    <hidden>
    SLICE_X209Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y470       FDRE (Prop_fdre_C_Q)         0.100     2.872 r  <hidden>
                         net (fo=1, routed)           0.176     3.048    <hidden>
    SLICE_X211Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    <hidden>
    SLICE_X211Y468       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.906%)  route 0.179ns (64.094%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.998     2.771    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y474       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y474       FDRE (Prop_fdre_C_Q)         0.100     2.871 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.179     3.049    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X216Y474       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.595     1.233    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X216Y474       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.906%)  route 0.179ns (64.094%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.998     2.771    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y474       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y474       FDRE (Prop_fdre_C_Q)         0.100     2.871 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.179     3.049    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X216Y474       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.595     1.233    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X216Y474       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.906%)  route 0.179ns (64.094%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.998     2.771    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y474       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y474       FDRE (Prop_fdre_C_Q)         0.100     2.871 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.179     3.049    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X216Y474       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.595     1.233    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X216Y474       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.769ns  (logic 0.043ns (2.430%)  route 1.726ns (97.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.318     1.318    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y455       LUT1 (Prop_lut1_I0_O)        0.043     1.361 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.409     1.769    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y455       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y455       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.769ns  (logic 0.043ns (2.430%)  route 1.726ns (97.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.318     1.318    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y455       LUT1 (Prop_lut1_I0_O)        0.043     1.361 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.409     1.769    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y455       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y455       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.769ns  (logic 0.043ns (2.430%)  route 1.726ns (97.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.318     1.318    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y455       LUT1 (Prop_lut1_I0_O)        0.043     1.361 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.409     1.769    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y455       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y455       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.769ns  (logic 0.043ns (2.430%)  route 1.726ns (97.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.318     1.318    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y455       LUT1 (Prop_lut1_I0_O)        0.043     1.361 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.409     1.769    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y455       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y455       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.769ns  (logic 0.043ns (2.430%)  route 1.726ns (97.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.318     1.318    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y455       LUT1 (Prop_lut1_I0_O)        0.043     1.361 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.409     1.769    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y455       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y455       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.028ns (2.807%)  route 0.969ns (97.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.743     0.743    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y455       LUT1 (Prop_lut1_I0_O)        0.028     0.771 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.227     0.997    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y455       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y455       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.028ns (2.807%)  route 0.969ns (97.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.743     0.743    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y455       LUT1 (Prop_lut1_I0_O)        0.028     0.771 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.227     0.997    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y455       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y455       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.028ns (2.807%)  route 0.969ns (97.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.743     0.743    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y455       LUT1 (Prop_lut1_I0_O)        0.028     0.771 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.227     0.997    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y455       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y455       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.028ns (2.807%)  route 0.969ns (97.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.743     0.743    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y455       LUT1 (Prop_lut1_I0_O)        0.028     0.771 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.227     0.997    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y455       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y455       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.028ns (2.807%)  route 0.969ns (97.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.743     0.743    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y455       LUT1 (Prop_lut1_I0_O)        0.028     0.771 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.227     0.997    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X207Y455       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y455       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.033ns  (logic 1.044ns (51.350%)  route 0.989ns (48.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.955     2.307    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.308 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.517     3.825    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X216Y456       LUT2 (Prop_lut2_I0_O)        0.043     3.868 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.472     4.340    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X206Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X206Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.561ns  (logic 1.044ns (66.862%)  route 0.517ns (33.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.955     2.307    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.308 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.517     3.825    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X216Y456       LUT2 (Prop_lut2_I0_O)        0.043     3.868 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.000     3.868    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X216Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.744ns  (logic 0.254ns (34.161%)  route 0.490ns (65.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X206Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y453       FDRE (Prop_fdre_C_Q)         0.254     2.408 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.490     2.898    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X206Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X206Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.663ns  (logic 0.216ns (32.572%)  route 0.447ns (67.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.796     2.148    <hidden>
    SLICE_X198Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y453       FDRE (Prop_fdre_C_Q)         0.216     2.364 r  <hidden>
                         net (fo=131, routed)         0.447     2.811    <hidden>
    SLICE_X204Y450       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    <hidden>
    SLICE_X204Y450       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.582ns  (logic 0.254ns (43.673%)  route 0.328ns (56.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.805     2.157    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y456       FDRE (Prop_fdre_C_Q)         0.254     2.411 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.328     2.739    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X220Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X220Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.569ns  (logic 0.254ns (44.653%)  route 0.315ns (55.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.801     2.153    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X206Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y456       FDRE (Prop_fdre_C_Q)         0.254     2.407 r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.315     2.722    <hidden>
    SLICE_X201Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     1.945    <hidden>
    SLICE_X201Y455       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.118ns (40.887%)  route 0.171ns (59.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y456       FDRE (Prop_fdre_C_Q)         0.118     1.110 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.171     1.281    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X220Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X220Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.118ns (38.584%)  route 0.188ns (61.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X206Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y456       FDRE (Prop_fdre_C_Q)         0.118     1.107 r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.188     1.295    <hidden>
    SLICE_X201Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    <hidden>
    SLICE_X201Y455       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.100ns (29.748%)  route 0.236ns (70.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    <hidden>
    SLICE_X198Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y453       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  <hidden>
                         net (fo=131, routed)         0.236     1.321    <hidden>
    SLICE_X204Y450       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X204Y450       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.118ns (32.106%)  route 0.250ns (67.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X206Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y453       FDRE (Prop_fdre_C_Q)         0.118     1.107 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.250     1.357    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X206Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X206Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.128ns (25.220%)  route 0.380ns (74.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y456       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.380     1.469    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X216Y456       LUT2 (Prop_lut2_I1_O)        0.028     1.497 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.000     1.497    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X216Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.128ns (16.343%)  route 0.655ns (83.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y456       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.380     1.469    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X216Y456       LUT2 (Prop_lut2_I1_O)        0.028     1.497 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.276     1.772    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X206Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X206Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.129ns  (logic 0.254ns (2.094%)  route 11.875ns (97.906%))
  Logic Levels:           0  
  Clock Path Skew:        -3.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.875    17.815    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X213Y457       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     1.951    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y457       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.129ns  (logic 0.254ns (2.094%)  route 11.875ns (97.906%))
  Logic Levels:           0  
  Clock Path Skew:        -3.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.875    17.815    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X213Y457       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     1.951    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y457       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.129ns  (logic 0.254ns (2.094%)  route 11.875ns (97.906%))
  Logic Levels:           0  
  Clock Path Skew:        -3.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.875    17.815    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X213Y457       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     1.951    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y457       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.129ns  (logic 0.254ns (2.094%)  route 11.875ns (97.906%))
  Logic Levels:           0  
  Clock Path Skew:        -3.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.875    17.815    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X213Y457       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     1.951    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y457       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.129ns  (logic 0.254ns (2.094%)  route 11.875ns (97.906%))
  Logic Levels:           0  
  Clock Path Skew:        -3.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.875    17.815    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X213Y457       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     1.951    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y457       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.606ns  (logic 0.254ns (41.896%)  route 0.352ns (58.104%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.999     6.469    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X216Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y455       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.352     7.075    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X217Y455       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y455       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.606ns  (logic 0.254ns (41.896%)  route 0.352ns (58.104%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.999     6.469    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X216Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y455       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.352     7.075    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X217Y455       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y455       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.606ns  (logic 0.254ns (41.896%)  route 0.352ns (58.104%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.999     6.469    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X216Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y455       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.352     7.075    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X217Y455       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y455       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.606ns  (logic 0.254ns (41.896%)  route 0.352ns (58.104%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.999     6.469    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X216Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y455       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.352     7.075    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X217Y455       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y455       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.606ns  (logic 0.254ns (41.896%)  route 0.352ns (58.104%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.999     6.469    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X216Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y455       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.352     7.075    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X217Y455       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y455       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.375%)  route 0.124ns (57.625%))
  Logic Levels:           0  
  Clock Path Skew:        -1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.925     2.698    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X203Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y449       FDRE (Prop_fdre_C_Q)         0.091     2.789 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.124     2.913    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X203Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X203Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.375%)  route 0.124ns (57.625%))
  Logic Levels:           0  
  Clock Path Skew:        -1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.925     2.698    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X203Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y449       FDRE (Prop_fdre_C_Q)         0.091     2.789 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.124     2.913    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X203Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X203Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.375%)  route 0.124ns (57.625%))
  Logic Levels:           0  
  Clock Path Skew:        -1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.925     2.698    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X203Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y449       FDRE (Prop_fdre_C_Q)         0.091     2.789 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.124     2.913    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X203Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X203Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.375%)  route 0.124ns (57.625%))
  Logic Levels:           0  
  Clock Path Skew:        -1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.925     2.698    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X203Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y449       FDRE (Prop_fdre_C_Q)         0.091     2.789 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.124     2.913    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X203Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X203Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.375%)  route 0.124ns (57.625%))
  Logic Levels:           0  
  Clock Path Skew:        -1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.925     2.698    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X203Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y449       FDRE (Prop_fdre_C_Q)         0.091     2.789 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.124     2.913    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X203Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X203Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.107ns (44.154%)  route 0.135ns (55.846%))
  Logic Levels:           0  
  Clock Path Skew:        -1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.925     2.698    <hidden>
    SLICE_X204Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y449       FDRE (Prop_fdre_C_Q)         0.107     2.805 r  <hidden>
                         net (fo=1, routed)           0.135     2.940    <hidden>
    SLICE_X203Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X203Y452       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.118ns (41.336%)  route 0.167ns (58.664%))
  Logic Levels:           0  
  Clock Path Skew:        -1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.925     2.698    <hidden>
    SLICE_X204Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y449       FDRE (Prop_fdre_C_Q)         0.118     2.816 r  <hidden>
                         net (fo=1, routed)           0.167     2.983    <hidden>
    SLICE_X204Y450       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X204Y450       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.100ns (43.602%)  route 0.129ns (56.398%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.003     2.776    <hidden>
    SLICE_X202Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y458       FDRE (Prop_fdre_C_Q)         0.100     2.876 r  <hidden>
                         net (fo=1, routed)           0.129     3.005    <hidden>
    SLICE_X203Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X203Y456       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.481%)  route 0.130ns (56.519%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.010     2.783    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X217Y457       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y457       FDRE (Prop_fdre_C_Q)         0.100     2.883 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.130     3.013    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X218Y457       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X218Y457       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.481%)  route 0.130ns (56.519%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.010     2.783    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X217Y457       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y457       FDRE (Prop_fdre_C_Q)         0.100     2.883 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.130     3.013    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X218Y457       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X218Y457       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_mgt_refclk_p

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.952ns  (logic 0.043ns (2.203%)  route 1.909ns (97.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.535     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X196Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.564     5.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X196Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.952ns  (logic 0.043ns (2.203%)  route 1.909ns (97.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.535     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X196Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.564     5.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X196Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.952ns  (logic 0.043ns (2.203%)  route 1.909ns (97.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.535     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X196Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.564     5.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X196Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.952ns  (logic 0.043ns (2.203%)  route 1.909ns (97.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.535     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X196Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.564     5.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X196Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.952ns  (logic 0.043ns (2.203%)  route 1.909ns (97.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.373     1.373    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X204Y494       LUT1 (Prop_lut1_I0_O)        0.043     1.416 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.535     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X196Y494       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.564     5.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X196Y494       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.922ns  (logic 0.043ns (2.238%)  route 1.879ns (97.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.318     1.318    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y455       LUT1 (Prop_lut1_I0_O)        0.043     1.361 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.561     1.922    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X208Y455       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.573     5.009    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X208Y455       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.922ns  (logic 0.043ns (2.238%)  route 1.879ns (97.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.318     1.318    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y455       LUT1 (Prop_lut1_I0_O)        0.043     1.361 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.561     1.922    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X208Y455       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.573     5.009    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X208Y455       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.922ns  (logic 0.043ns (2.238%)  route 1.879ns (97.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.318     1.318    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y455       LUT1 (Prop_lut1_I0_O)        0.043     1.361 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.561     1.922    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X208Y455       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.573     5.009    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X208Y455       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.922ns  (logic 0.043ns (2.238%)  route 1.879ns (97.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.318     1.318    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y455       LUT1 (Prop_lut1_I0_O)        0.043     1.361 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.561     1.922    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X208Y455       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.573     5.009    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X208Y455       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.922ns  (logic 0.043ns (2.238%)  route 1.879ns (97.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.318     1.318    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y455       LUT1 (Prop_lut1_I0_O)        0.043     1.361 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.561     1.922    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X208Y455       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.573     5.009    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X208Y455       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.028ns (6.221%)  route 0.422ns (93.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.281     0.281    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.028     0.309 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.141     0.450    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X214Y475       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.285     3.447    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X214Y475       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.028ns (6.221%)  route 0.422ns (93.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.281     0.281    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.028     0.309 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.141     0.450    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X214Y475       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.285     3.447    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X214Y475       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.028ns (6.221%)  route 0.422ns (93.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.281     0.281    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.028     0.309 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.141     0.450    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X214Y475       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.285     3.447    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X214Y475       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.028ns (6.221%)  route 0.422ns (93.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.281     0.281    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.028     0.309 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.141     0.450    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X214Y475       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.285     3.447    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X214Y475       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.028ns (6.221%)  route 0.422ns (93.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.281     0.281    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X214Y475       LUT1 (Prop_lut1_I0_O)        0.028     0.309 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.141     0.450    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X214Y475       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.285     3.447    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X214Y475       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.028ns (3.667%)  route 0.735ns (96.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.477     0.477    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.505 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.259     0.763    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y497       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.302     3.464    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y497       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.028ns (3.667%)  route 0.735ns (96.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.477     0.477    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.505 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.259     0.763    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y497       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.302     3.464    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y497       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.028ns (3.667%)  route 0.735ns (96.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.477     0.477    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.505 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.259     0.763    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y497       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.302     3.464    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y497       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.028ns (3.667%)  route 0.735ns (96.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.477     0.477    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.505 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.259     0.763    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y497       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.302     3.464    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y497       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.028ns (3.667%)  route 0.735ns (96.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.477     0.477    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X221Y494       LUT1 (Prop_lut1_I0_O)        0.028     0.505 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.259     0.763    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y497       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.302     3.464    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y497       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  sfp_mgt_refclk_p

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.312ns  (logic 0.259ns (11.203%)  route 2.053ns (88.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.362     5.372    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y163        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDRE (Prop_fdre_C_Q)         0.216     5.588 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.771     7.359    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X56Y257        LUT2 (Prop_lut2_I0_O)        0.043     7.402 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.684    sync_reset_sfp_inst/AS[0]
    SLICE_X56Y257        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.091     4.527    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.312ns  (logic 0.259ns (11.203%)  route 2.053ns (88.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.362     5.372    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y163        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDRE (Prop_fdre_C_Q)         0.216     5.588 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.771     7.359    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X56Y257        LUT2 (Prop_lut2_I0_O)        0.043     7.402 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.684    sync_reset_sfp_inst/AS[0]
    SLICE_X56Y257        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.091     4.527    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.312ns  (logic 0.259ns (11.203%)  route 2.053ns (88.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.362     5.372    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y163        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDRE (Prop_fdre_C_Q)         0.216     5.588 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.771     7.359    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X56Y257        LUT2 (Prop_lut2_I0_O)        0.043     7.402 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.684    sync_reset_sfp_inst/AS[0]
    SLICE_X56Y257        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.091     4.527    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.312ns  (logic 0.259ns (11.203%)  route 2.053ns (88.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.362     5.372    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y163        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDRE (Prop_fdre_C_Q)         0.216     5.588 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.771     7.359    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X56Y257        LUT2 (Prop_lut2_I0_O)        0.043     7.402 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.684    sync_reset_sfp_inst/AS[0]
    SLICE_X56Y257        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.091     4.527    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.128ns (25.959%)  route 0.365ns (74.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.591     2.711    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y258        FDPE (Prop_fdpe_C_Q)         0.100     2.811 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.228     3.039    si5324_i2c_init_inst/Q[0]
    SLICE_X56Y257        LUT2 (Prop_lut2_I1_O)        0.028     3.067 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.204    sync_reset_sfp_inst/AS[0]
    SLICE_X56Y257        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.796     2.958    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.128ns (25.959%)  route 0.365ns (74.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.591     2.711    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y258        FDPE (Prop_fdpe_C_Q)         0.100     2.811 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.228     3.039    si5324_i2c_init_inst/Q[0]
    SLICE_X56Y257        LUT2 (Prop_lut2_I1_O)        0.028     3.067 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.204    sync_reset_sfp_inst/AS[0]
    SLICE_X56Y257        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.796     2.958    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.128ns (25.959%)  route 0.365ns (74.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.591     2.711    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y258        FDPE (Prop_fdpe_C_Q)         0.100     2.811 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.228     3.039    si5324_i2c_init_inst/Q[0]
    SLICE_X56Y257        LUT2 (Prop_lut2_I1_O)        0.028     3.067 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.204    sync_reset_sfp_inst/AS[0]
    SLICE_X56Y257        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.796     2.958    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.128ns (25.959%)  route 0.365ns (74.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.591     2.711    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y258        FDPE (Prop_fdpe_C_Q)         0.100     2.811 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.228     3.039    si5324_i2c_init_inst/Q[0]
    SLICE_X56Y257        LUT2 (Prop_lut2_I1_O)        0.028     3.067 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.204    sync_reset_sfp_inst/AS[0]
    SLICE_X56Y257        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.796     2.958    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay            80 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.160ns  (logic 0.678ns (58.435%)  route 0.482ns (41.565%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.732     2.084    <hidden>
    SLICE_X174Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y483       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.678     2.762 r  <hidden>
                         net (fo=1, routed)           0.482     3.244    <hidden>
    SLICE_X176Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.502     4.938    <hidden>
    SLICE_X176Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.143ns  (logic 0.685ns (59.906%)  route 0.458ns (40.094%))
  Logic Levels:           0  
  Clock Path Skew:        2.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.738     2.090    <hidden>
    SLICE_X180Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y486       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.685     2.775 r  <hidden>
                         net (fo=1, routed)           0.458     3.233    <hidden>
    SLICE_X181Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.501     4.937    <hidden>
    SLICE_X181Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.101ns  (logic 0.673ns (61.117%)  route 0.428ns (38.883%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.737     2.089    <hidden>
    SLICE_X176Y487       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y487       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.673     2.762 r  <hidden>
                         net (fo=1, routed)           0.428     3.190    <hidden>
    SLICE_X175Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.507     4.943    <hidden>
    SLICE_X175Y488       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.094ns  (logic 0.685ns (62.599%)  route 0.409ns (37.401%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.737     2.089    <hidden>
    SLICE_X174Y487       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y487       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.685     2.774 r  <hidden>
                         net (fo=1, routed)           0.409     3.183    <hidden>
    SLICE_X175Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.507     4.943    <hidden>
    SLICE_X175Y488       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.089ns  (logic 0.678ns (62.281%)  route 0.411ns (37.719%))
  Logic Levels:           0  
  Clock Path Skew:        2.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.735     2.087    <hidden>
    SLICE_X180Y484       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y484       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.678     2.765 r  <hidden>
                         net (fo=1, routed)           0.411     3.176    <hidden>
    SLICE_X181Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.501     4.937    <hidden>
    SLICE_X181Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.085ns  (logic 0.680ns (62.701%)  route 0.405ns (37.299%))
  Logic Levels:           0  
  Clock Path Skew:        2.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.738     2.090    <hidden>
    SLICE_X180Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y486       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.680     2.770 r  <hidden>
                         net (fo=1, routed)           0.405     3.175    <hidden>
    SLICE_X181Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.501     4.937    <hidden>
    SLICE_X181Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.080ns  (logic 0.688ns (63.682%)  route 0.392ns (36.318%))
  Logic Levels:           0  
  Clock Path Skew:        2.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.737     2.089    <hidden>
    SLICE_X176Y487       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y487       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.777 r  <hidden>
                         net (fo=1, routed)           0.392     3.169    <hidden>
    SLICE_X173Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.464     4.900    <hidden>
    SLICE_X173Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.079ns  (logic 0.688ns (63.746%)  route 0.391ns (36.254%))
  Logic Levels:           0  
  Clock Path Skew:        2.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.735     2.087    <hidden>
    SLICE_X180Y484       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y484       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.775 r  <hidden>
                         net (fo=1, routed)           0.391     3.166    <hidden>
    SLICE_X181Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.501     4.937    <hidden>
    SLICE_X181Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.073ns  (logic 0.673ns (62.695%)  route 0.400ns (37.305%))
  Logic Levels:           0  
  Clock Path Skew:        2.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.738     2.090    <hidden>
    SLICE_X180Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y486       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.673     2.763 r  <hidden>
                         net (fo=1, routed)           0.400     3.163    <hidden>
    SLICE_X180Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.504     4.940    <hidden>
    SLICE_X180Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.076ns  (logic 0.685ns (63.638%)  route 0.391ns (36.362%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.735     2.087    <hidden>
    SLICE_X180Y484       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y484       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.685     2.772 r  <hidden>
                         net (fo=1, routed)           0.391     3.163    <hidden>
    SLICE_X182Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.506     4.942    <hidden>
    SLICE_X182Y482       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.072%)  route 0.138ns (57.928%))
  Logic Levels:           0  
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     0.946    <hidden>
    SLICE_X182Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y481       FDRE (Prop_fdre_C_Q)         0.100     1.046 r  <hidden>
                         net (fo=2, routed)           0.138     1.184    <hidden>
    SLICE_X182Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.251     3.413    <hidden>
    SLICE_X182Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.498%)  route 0.153ns (60.502%))
  Logic Levels:           0  
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     0.946    <hidden>
    SLICE_X182Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y481       FDRE (Prop_fdre_C_Q)         0.100     1.046 r  <hidden>
                         net (fo=2, routed)           0.153     1.199    <hidden>
    SLICE_X182Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.251     3.413    <hidden>
    SLICE_X182Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.043%)  route 0.138ns (53.957%))
  Logic Levels:           0  
  Clock Path Skew:        2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.415     0.953    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X188Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y490       FDRE (Prop_fdre_C_Q)         0.118     1.071 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.138     1.209    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X186Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.260     3.422    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/sync1_r_reg[4]_0
    SLICE_X186Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.866%)  route 0.145ns (59.134%))
  Logic Levels:           0  
  Clock Path Skew:        2.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.442     0.980    <hidden>
    SLICE_X193Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y490       FDRE (Prop_fdre_C_Q)         0.100     1.080 r  <hidden>
                         net (fo=2, routed)           0.145     1.225    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/D[0]
    SLICE_X194Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.290     3.452    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/data_out_reg_0
    SLICE_X194Y490       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.831%)  route 0.179ns (64.169%))
  Logic Levels:           0  
  Clock Path Skew:        2.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     0.946    <hidden>
    SLICE_X182Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y481       FDRE (Prop_fdre_C_Q)         0.100     1.046 r  <hidden>
                         net (fo=2, routed)           0.179     1.225    <hidden>
    SLICE_X185Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.250     3.412    <hidden>
    SLICE_X185Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.485%)  route 0.190ns (65.515%))
  Logic Levels:           0  
  Clock Path Skew:        2.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     0.946    <hidden>
    SLICE_X182Y481       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y481       FDSE (Prop_fdse_C_Q)         0.100     1.046 r  <hidden>
                         net (fo=2, routed)           0.190     1.236    <hidden>
    SLICE_X185Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.250     3.412    <hidden>
    SLICE_X185Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.118ns (40.223%)  route 0.175ns (59.777%))
  Logic Levels:           0  
  Clock Path Skew:        2.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.410     0.948    <hidden>
    SLICE_X184Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y483       FDRE (Prop_fdre_C_Q)         0.118     1.066 r  <hidden>
                         net (fo=1, routed)           0.175     1.241    <hidden>
    SLICE_X182Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.250     3.412    <hidden>
    SLICE_X182Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.978%)  route 0.213ns (68.022%))
  Logic Levels:           0  
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     0.946    <hidden>
    SLICE_X181Y482       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y482       FDSE (Prop_fdse_C_Q)         0.100     1.046 r  <hidden>
                         net (fo=2, routed)           0.213     1.259    <hidden>
    SLICE_X185Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.251     3.413    <hidden>
    SLICE_X185Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.100ns (31.066%)  route 0.222ns (68.934%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.415     0.953    <hidden>
    SLICE_X191Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y491       FDRE (Prop_fdre_C_Q)         0.100     1.053 r  <hidden>
                         net (fo=5, routed)           0.222     1.275    <hidden>
    SLICE_X186Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.259     3.421    <hidden>
    SLICE_X186Y489       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.539%)  route 0.190ns (65.461%))
  Logic Levels:           0  
  Clock Path Skew:        2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.448     0.986    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X205Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y497       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.190     1.276    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X200Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.293     3.455    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[4]_0
    SLICE_X200Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             4 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.232ns (35.419%)  route 0.423ns (64.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns
    Source Clock Delay      (SCD):    4.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.979     4.537    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y469       FDRE (Prop_fdre_C_Q)         0.232     4.769 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.423     5.192    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X204Y474       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.552     4.988    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X204Y474       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.494ns  (logic 0.198ns (40.121%)  route 0.296ns (59.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.989     4.547    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X199Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y454       FDRE (Prop_fdre_C_Q)         0.198     4.745 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.296     5.041    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X197Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.482     4.918    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X197Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.458ns  (logic 0.198ns (43.197%)  route 0.260ns (56.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.999     4.557    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y497       FDRE (Prop_fdre_C_Q)         0.198     4.755 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.260     5.015    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X218Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X218Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.487ns  (logic 0.232ns (47.671%)  route 0.255ns (52.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.936     4.494    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y491       FDRE (Prop_fdre_C_Q)         0.232     4.726 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.255     4.981    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X186Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.512     4.948    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[4]_0
    SLICE_X186Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.100ns (64.944%)  route 0.054ns (35.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.930     2.458    <hidden>
    SLICE_X211Y445       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y445       FDSE (Prop_fdse_C_Q)         0.100     2.558 r  <hidden>
                         net (fo=1, routed)           0.054     2.612    <hidden>
    SLICE_X210Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.199     3.361    <hidden>
    SLICE_X210Y445       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.118ns (56.466%)  route 0.091ns (43.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    <hidden>
    SLICE_X212Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y447       FDRE (Prop_fdre_C_Q)         0.118     2.577 r  <hidden>
                         net (fo=1, routed)           0.091     2.668    <hidden>
    SLICE_X210Y446       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.199     3.361    <hidden>
    SLICE_X210Y446       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.118ns (48.937%)  route 0.123ns (51.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    <hidden>
    SLICE_X212Y447       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y447       FDSE (Prop_fdse_C_Q)         0.118     2.577 r  <hidden>
                         net (fo=1, routed)           0.123     2.700    <hidden>
    SLICE_X211Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.200     3.362    <hidden>
    SLICE_X211Y447       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.118ns (47.718%)  route 0.129ns (52.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    <hidden>
    SLICE_X212Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y447       FDRE (Prop_fdre_C_Q)         0.118     2.577 r  <hidden>
                         net (fo=1, routed)           0.129     2.706    <hidden>
    SLICE_X211Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.200     3.362    <hidden>
    SLICE_X211Y447       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.091ns (41.086%)  route 0.130ns (58.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.964     2.492    <hidden>
    SLICE_X187Y479       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y479       FDSE (Prop_fdse_C_Q)         0.091     2.583 r  <hidden>
                         net (fo=1, routed)           0.130     2.713    <hidden>
    SLICE_X185Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.249     3.411    <hidden>
    SLICE_X185Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.944%)  route 0.089ns (47.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.997     2.525    <hidden>
    SLICE_X205Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y468       FDRE (Prop_fdre_C_Q)         0.100     2.625 r  <hidden>
                         net (fo=1, routed)           0.089     2.714    <hidden>
    SLICE_X204Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.285     3.447    <hidden>
    SLICE_X204Y467       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.618%)  route 0.124ns (55.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.963     2.491    <hidden>
    SLICE_X187Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y478       FDRE (Prop_fdre_C_Q)         0.100     2.591 r  <hidden>
                         net (fo=1, routed)           0.124     2.715    <hidden>
    SLICE_X187Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.248     3.410    <hidden>
    SLICE_X187Y477       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.944%)  route 0.089ns (47.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.008     2.536    <hidden>
    SLICE_X213Y488       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y488       FDSE (Prop_fdse_C_Q)         0.100     2.636 r  <hidden>
                         net (fo=1, routed)           0.089     2.725    <hidden>
    SLICE_X210Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.297     3.459    <hidden>
    SLICE_X210Y488       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.832%)  route 0.139ns (58.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.963     2.491    <hidden>
    SLICE_X187Y478       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y478       FDSE (Prop_fdse_C_Q)         0.100     2.591 r  <hidden>
                         net (fo=1, routed)           0.139     2.730    <hidden>
    SLICE_X185Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.249     3.411    <hidden>
    SLICE_X185Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.118ns (57.015%)  route 0.089ns (42.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.997     2.525    <hidden>
    SLICE_X204Y468       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y468       FDSE (Prop_fdse_C_Q)         0.118     2.643 r  <hidden>
                         net (fo=1, routed)           0.089     2.732    <hidden>
    SLICE_X202Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.284     3.446    <hidden>
    SLICE_X202Y468       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.848ns  (logic 0.254ns (29.940%)  route 0.594ns (70.060%))
  Logic Levels:           0  
  Clock Path Skew:        2.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.799     2.151    <hidden>
    SLICE_X212Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y486       FDRE (Prop_fdre_C_Q)         0.254     2.405 r  <hidden>
                         net (fo=5, routed)           0.594     2.999    <hidden>
    SLICE_X212Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.572     5.008    <hidden>
    SLICE_X212Y492       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.815ns  (logic 0.216ns (26.505%)  route 0.599ns (73.495%))
  Logic Levels:           0  
  Clock Path Skew:        2.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.797     2.149    <hidden>
    SLICE_X213Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y485       FDRE (Prop_fdre_C_Q)         0.216     2.365 r  <hidden>
                         net (fo=2, routed)           0.599     2.964    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X214Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X214Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.674ns  (logic 0.254ns (37.692%)  route 0.420ns (62.308%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y495       FDRE (Prop_fdre_C_Q)         0.254     2.412 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.420     2.832    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X216Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X216Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.583ns  (logic 0.216ns (37.026%)  route 0.367ns (62.974%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.805     2.157    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y493       FDRE (Prop_fdre_C_Q)         0.216     2.373 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.367     2.740    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X216Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X216Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.566ns  (logic 0.216ns (38.166%)  route 0.350ns (61.834%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y494       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.350     2.724    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.252%)  route 0.192ns (65.748%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y494       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.192     1.284    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X219Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.291%)  route 0.200ns (66.709%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y493       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.200     1.292    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X216Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X216Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.118ns (34.718%)  route 0.222ns (65.282%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y495       FDRE (Prop_fdre_C_Q)         0.118     1.110 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.222     1.332    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X216Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X216Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.118ns (27.419%)  route 0.312ns (72.581%))
  Logic Levels:           0  
  Clock Path Skew:        2.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    <hidden>
    SLICE_X212Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y486       FDRE (Prop_fdre_C_Q)         0.118     1.105 r  <hidden>
                         net (fo=5, routed)           0.312     1.417    <hidden>
    SLICE_X212Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.298     3.460    <hidden>
    SLICE_X212Y492       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.100ns (22.275%)  route 0.349ns (77.725%))
  Logic Levels:           0  
  Clock Path Skew:        2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    <hidden>
    SLICE_X213Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y485       FDRE (Prop_fdre_C_Q)         0.100     1.087 r  <hidden>
                         net (fo=2, routed)           0.349     1.436    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X214Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X214Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.723ns  (logic 0.254ns (35.152%)  route 0.469ns (64.848%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X216Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y470       FDRE (Prop_fdre_C_Q)         0.254     2.399 r  <hidden>
                         net (fo=5, routed)           0.469     2.868    <hidden>
    SLICE_X211Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.564     5.000    <hidden>
    SLICE_X211Y469       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.254ns (38.676%)  route 0.403ns (61.324%))
  Logic Levels:           0  
  Clock Path Skew:        2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.794     2.146    <hidden>
    SLICE_X216Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y469       FDRE (Prop_fdre_C_Q)         0.254     2.400 r  <hidden>
                         net (fo=2, routed)           0.403     2.803    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X213Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.561     4.997    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X213Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.599ns  (logic 0.216ns (36.039%)  route 0.383ns (63.961%))
  Logic Levels:           0  
  Clock Path Skew:        2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.791     2.143    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y468       FDRE (Prop_fdre_C_Q)         0.216     2.359 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.383     2.742    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X208Y474       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.558     4.994    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X208Y474       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.584ns  (logic 0.216ns (37.007%)  route 0.368ns (62.993%))
  Logic Levels:           0  
  Clock Path Skew:        2.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.787     2.139    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y474       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y474       FDRE (Prop_fdre_C_Q)         0.216     2.355 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.368     2.723    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X214Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.561     4.997    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X214Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.500ns  (logic 0.216ns (43.222%)  route 0.284ns (56.778%))
  Logic Levels:           0  
  Clock Path Skew:        2.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.787     2.139    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y474       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y474       FDRE (Prop_fdre_C_Q)         0.216     2.355 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.284     2.639    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X218Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.562     4.998    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X218Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.209%)  route 0.169ns (62.791%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y474       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y474       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.169     1.248    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X218Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.288     3.450    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X218Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.715%)  route 0.206ns (67.285%))
  Logic Levels:           0  
  Clock Path Skew:        2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y474       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y474       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.206     1.285    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X214Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.286     3.448    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X214Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.100ns (32.965%)  route 0.203ns (67.035%))
  Logic Levels:           0  
  Clock Path Skew:        2.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.444     0.982    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y468       FDRE (Prop_fdre_C_Q)         0.100     1.082 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.203     1.285    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X208Y474       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.282     3.444    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X208Y474       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.118ns (33.171%)  route 0.238ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    <hidden>
    SLICE_X216Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y469       FDRE (Prop_fdre_C_Q)         0.118     1.102 r  <hidden>
                         net (fo=2, routed)           0.238     1.340    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X213Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.287     3.449    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X213Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.118ns (30.367%)  route 0.271ns (69.633%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    <hidden>
    SLICE_X216Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y470       FDRE (Prop_fdre_C_Q)         0.118     1.101 r  <hidden>
                         net (fo=5, routed)           0.271     1.372    <hidden>
    SLICE_X211Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.289     3.451    <hidden>
    SLICE_X211Y469       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.742ns  (logic 0.216ns (29.106%)  route 0.526ns (70.894%))
  Logic Levels:           0  
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.798     2.150    <hidden>
    SLICE_X203Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y455       FDRE (Prop_fdre_C_Q)         0.216     2.366 r  <hidden>
                         net (fo=5, routed)           0.526     2.892    <hidden>
    SLICE_X203Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.485     4.921    <hidden>
    SLICE_X203Y449       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.711ns  (logic 0.254ns (35.743%)  route 0.457ns (64.257%))
  Logic Levels:           0  
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X206Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y453       FDRE (Prop_fdre_C_Q)         0.254     2.408 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.457     2.865    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X206Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.489     4.925    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X206Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.618ns  (logic 0.216ns (34.923%)  route 0.402ns (65.077%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.805     2.157    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y457       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y457       FDRE (Prop_fdre_C_Q)         0.216     2.373 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.402     2.775    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X217Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.575     5.011    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X217Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.518ns  (logic 0.216ns (41.673%)  route 0.302ns (58.327%))
  Logic Levels:           0  
  Clock Path Skew:        2.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.798     2.150    <hidden>
    SLICE_X205Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y455       FDRE (Prop_fdre_C_Q)         0.216     2.366 r  <hidden>
                         net (fo=2, routed)           0.302     2.668    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X206Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.571     5.007    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X206Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.466ns  (logic 0.254ns (54.529%)  route 0.212ns (45.471%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.804     2.156    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X216Y458       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y458       FDRE (Prop_fdre_C_Q)         0.254     2.410 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.212     2.622    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X217Y457       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.574     5.010    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X217Y457       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.118ns (48.598%)  route 0.125ns (51.402%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X216Y458       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y458       FDRE (Prop_fdre_C_Q)         0.118     1.109 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.125     1.234    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X217Y457       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.300     3.462    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X217Y457       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.547%)  route 0.181ns (64.453%))
  Logic Levels:           0  
  Clock Path Skew:        2.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    <hidden>
    SLICE_X205Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y455       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  <hidden>
                         net (fo=2, routed)           0.181     1.266    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X206Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.297     3.459    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X206Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.310%)  route 0.209ns (67.690%))
  Logic Levels:           0  
  Clock Path Skew:        2.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y457       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y457       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.209     1.300    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X217Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.301     3.463    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X217Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.118ns (32.994%)  route 0.240ns (67.006%))
  Logic Levels:           0  
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X206Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y453       FDRE (Prop_fdre_C_Q)         0.118     1.107 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.240     1.347    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X206Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.198     3.360    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X206Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.100ns (26.377%)  route 0.279ns (73.623%))
  Logic Levels:           0  
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    <hidden>
    SLICE_X203Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y455       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  <hidden>
                         net (fo=5, routed)           0.279     1.364    <hidden>
    SLICE_X203Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.194     3.356    <hidden>
    SLICE_X203Y449       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Max Delay            89 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.385ns  (logic 0.254ns (1.898%)  route 13.131ns (98.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        13.131    19.070    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X184Y484       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.508     4.944    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X184Y484       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.385ns  (logic 0.254ns (1.898%)  route 13.131ns (98.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        13.131    19.070    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X184Y484       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.508     4.944    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X184Y484       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.385ns  (logic 0.254ns (1.898%)  route 13.131ns (98.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        13.131    19.070    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X184Y484       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.508     4.944    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X184Y484       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.385ns  (logic 0.254ns (1.898%)  route 13.131ns (98.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        13.131    19.070    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X184Y484       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.508     4.944    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X184Y484       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.385ns  (logic 0.254ns (1.898%)  route 13.131ns (98.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        13.131    19.070    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X184Y484       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.508     4.944    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X184Y484       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.238ns  (logic 0.254ns (1.919%)  route 12.984ns (98.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.984    18.923    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X215Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X215Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.238ns  (logic 0.254ns (1.919%)  route 12.984ns (98.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.984    18.923    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X215Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X215Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.238ns  (logic 0.254ns (1.919%)  route 12.984ns (98.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.984    18.923    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X215Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X215Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.238ns  (logic 0.254ns (1.919%)  route 12.984ns (98.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.984    18.923    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X215Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X215Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.238ns  (logic 0.254ns (1.919%)  route 12.984ns (98.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y257        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.984    18.923    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X215Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X215Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.107ns (55.766%)  route 0.085ns (44.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.366ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.920     2.693    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X166Y473       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y473       FDRE (Prop_fdre_C_Q)         0.107     2.800 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.085     2.885    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X166Y473       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.204     3.366    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X166Y473       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.107ns (54.517%)  route 0.089ns (45.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.366ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.917     2.690    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X162Y471       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y471       FDRE (Prop_fdre_C_Q)         0.107     2.797 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.089     2.886    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg_n_0_[11]
    SLICE_X162Y470       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.204     3.366    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X162Y470       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.341%)  route 0.140ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.891     2.664    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X161Y468       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y468       FDRE (Prop_fdre_C_Q)         0.091     2.755 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.140     2.895    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg_n_0_[1]
    SLICE_X161Y467       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.178     3.340    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X161Y467       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.495%)  route 0.130ns (56.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.893     2.666    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X185Y449       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y449       FDRE (Prop_fdre_C_Q)         0.100     2.766 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.130     2.896    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X187Y449       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.162     3.324    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X187Y449       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.474%)  route 0.135ns (57.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.891     2.664    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X161Y468       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y468       FDRE (Prop_fdre_C_Q)         0.100     2.764 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.135     2.899    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg_n_0_[2]
    SLICE_X161Y467       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.178     3.340    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X161Y467       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.186%)  route 0.137ns (57.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.891     2.664    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X161Y468       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y468       FDRE (Prop_fdre_C_Q)         0.100     2.764 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.137     2.901    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg_n_0_[0]
    SLICE_X162Y468       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.206     3.368    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X162Y468       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.091ns (42.211%)  route 0.125ns (57.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.924     2.697    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X165Y466       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y466       FDRE (Prop_fdre_C_Q)         0.091     2.788 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.125     2.912    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[8]
    SLICE_X165Y468       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.208     3.370    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X165Y468       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.100ns (44.388%)  route 0.125ns (55.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.924     2.697    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X165Y466       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y466       FDRE (Prop_fdre_C_Q)         0.100     2.797 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.125     2.922    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[3]
    SLICE_X165Y467       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.209     3.371    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X165Y467       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.091ns (34.248%)  route 0.175ns (65.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.891     2.664    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X161Y468       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y468       FDRE (Prop_fdre_C_Q)         0.091     2.755 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.175     2.930    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg_n_0_[5]
    SLICE_X162Y468       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.206     3.368    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X162Y468       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.091ns (38.993%)  route 0.142ns (61.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.925     2.698    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X165Y464       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y464       FDRE (Prop_fdre_C_Q)         0.091     2.789 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.142     2.931    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[2]
    SLICE_X165Y465       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.211     3.373    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X165Y465       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA_FPGA_IN[2]
                            (input port)
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.839ns  (logic 2.737ns (21.316%)  route 10.102ns (78.684%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU19                                              0.000     0.000 r  JA_FPGA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[2]
    AU19                 IBUF (Prop_ibuf_I_O)         0.744     0.744 r  JA_FPGA_IN_IBUF[2]_inst/O
                         net (fo=4, routed)           4.377     5.121    core_inst/JA_FPGA_IN_IBUF[2]
    SLICE_X168Y422       LUT5 (Prop_lut5_I4_O)        0.043     5.164 r  core_inst/JA_FPGA_OUT_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.356     5.520    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[0]
    SLICE_X168Y422       LUT6 (Prop_lut6_I1_O)        0.043     5.563 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.369    10.932    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.907    12.839 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.839    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[0]
                            (input port)
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.686ns  (logic 2.748ns (21.662%)  route 9.938ns (78.338%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW18                                              0.000     0.000 r  JA_FPGA_IN[0] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[0]
    AW18                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  JA_FPGA_IN_IBUF[0]_inst/O
                         net (fo=4, routed)           4.721     5.473    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_IN_IBUF[0]
    SLICE_X167Y421       LUT6 (Prop_lut6_I1_O)        0.043     5.516 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.217     5.733    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_2_n_0
    SLICE_X167Y421       LUT6 (Prop_lut6_I0_O)        0.043     5.776 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.000    10.776    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.911    12.686 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.686    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[2]
                            (input port)
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.492ns  (logic 2.737ns (21.912%)  route 9.755ns (78.088%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU19                                              0.000     0.000 r  JA_FPGA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[2]
    AU19                 IBUF (Prop_ibuf_I_O)         0.744     0.744 r  JA_FPGA_IN_IBUF[2]_inst/O
                         net (fo=4, routed)           4.543     5.287    core_inst/JA_FPGA_IN_IBUF[2]
    SLICE_X166Y423       LUT5 (Prop_lut5_I4_O)        0.043     5.330 r  core_inst/JA_FPGA_OUT_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.393     5.723    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[1]
    SLICE_X166Y422       LUT6 (Prop_lut6_I1_O)        0.043     5.766 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.819    10.584    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.907    12.492 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.492    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[1]
                            (input port)
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.478ns  (logic 2.759ns (22.108%)  route 9.719ns (77.892%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW17                                              0.000     0.000 r  JA_FPGA_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[1]
    AW17                 IBUF (Prop_ibuf_I_O)         0.750     0.750 r  JA_FPGA_IN_IBUF[1]_inst/O
                         net (fo=4, routed)           4.567     5.317    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_IN_IBUF[1]
    SLICE_X168Y422       LUT6 (Prop_lut6_I0_O)        0.043     5.360 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.356     5.716    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_2_n_0
    SLICE_X167Y422       LUT6 (Prop_lut6_I0_O)        0.043     5.759 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.796    10.555    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.923    12.478 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.478    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sfp_mgt_refclk_n
                            (input port)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 2.135ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sfp_mgt_refclk_n (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     2.136    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_mgt_refclk_n
                            (input port)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.812%)  route 0.001ns (0.188%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sfp_mgt_refclk_n (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     0.442    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[0]
                            (input port)
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.168ns  (logic 1.448ns (23.474%)  route 4.720ns (76.526%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW18                                              0.000     0.000 r  JA_FPGA_IN[0] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[0]
    AW18                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  JA_FPGA_IN_IBUF[0]_inst/O
                         net (fo=4, routed)           2.308     2.473    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_IN_IBUF[0]
    SLICE_X166Y422       LUT6 (Prop_lut6_I1_O)        0.028     2.501 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.053     2.553    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_2_n_0
    SLICE_X166Y422       LUT6 (Prop_lut6_I0_O)        0.028     2.581 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.360     4.941    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.227     6.168 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.168    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[2]
                            (input port)
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.356ns  (logic 1.455ns (22.898%)  route 4.900ns (77.102%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU19                                              0.000     0.000 r  JA_FPGA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[2]
    AU19                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  JA_FPGA_IN_IBUF[2]_inst/O
                         net (fo=4, routed)           2.320     2.478    core_inst/JA_FPGA_IN_IBUF[2]
    SLICE_X167Y423       LUT5 (Prop_lut5_I4_O)        0.028     2.506 r  core_inst/JA_FPGA_OUT_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.217     2.723    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]
    SLICE_X167Y422       LUT6 (Prop_lut6_I1_O)        0.028     2.751 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.363     5.114    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.242     6.356 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.356    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[2]
                            (input port)
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.530ns  (logic 1.443ns (22.104%)  route 5.087ns (77.896%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU19                                              0.000     0.000 r  JA_FPGA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[2]
    AU19                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  JA_FPGA_IN_IBUF[2]_inst/O
                         net (fo=4, routed)           2.307     2.464    core_inst/JA_FPGA_IN_IBUF[2]
    SLICE_X167Y421       LUT5 (Prop_lut5_I4_O)        0.028     2.492 r  core_inst/JA_FPGA_OUT_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.119     2.612    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[2]
    SLICE_X167Y421       LUT6 (Prop_lut6_I1_O)        0.028     2.640 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.660     5.300    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.230     6.530 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.530    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[0]
                            (input port)
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.735ns  (logic 1.447ns (21.490%)  route 5.288ns (78.510%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW18                                              0.000     0.000 r  JA_FPGA_IN[0] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[0]
    AW18                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  JA_FPGA_IN_IBUF[0]_inst/O
                         net (fo=4, routed)           2.326     2.491    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_IN_IBUF[0]
    SLICE_X168Y422       LUT6 (Prop_lut6_I1_O)        0.028     2.519 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.119     2.638    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_2_n_0
    SLICE_X168Y422       LUT6 (Prop_lut6_I0_O)        0.028     2.666 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.842     5.509    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.227     6.735 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.735    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.011ns  (logic 0.000ns (0.000%)  route 0.011ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb fall edge)
                                                      2.500     2.500 f  
    H19                                               0.000     2.500 f  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     2.500    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     3.355 f  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     4.317    clk_200mhz_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.069     4.386 f  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.011     4.397    mmcm_clkfb
    MMCME2_ADV_X1Y8      MMCME2_ADV                                   f  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.938    mmcm_clkfb
    MMCME2_ADV_X1Y8      MMCME2_ADV                                   r  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_dest_port_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.101ns  (logic 2.561ns (23.069%)  route 8.540ns (76.931%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.766     6.236    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/coreclk_out
    SLICE_X188Y422       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_dest_port_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y422       FDRE (Prop_fdre_C_Q)         0.232     6.468 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_dest_port_reg_reg[1]/Q
                         net (fo=1, routed)           0.356     6.824    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/rx_udp_dest_port[1]
    SLICE_X188Y422       LUT4 (Prop_lut4_I2_O)        0.122     6.946 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_6/O
                         net (fo=1, routed)           0.298     7.244    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_6_n_0
    SLICE_X187Y422       LUT5 (Prop_lut5_I4_O)        0.043     7.287 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_5/O
                         net (fo=1, routed)           0.217     7.504    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_5_n_0
    SLICE_X187Y422       LUT6 (Prop_lut6_I5_O)        0.043     7.547 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_3/O
                         net (fo=3, routed)           1.420     8.966    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match
    SLICE_X160Y423       LUT2 (Prop_lut2_I0_O)        0.045     9.011 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/s_ip_hdr_ready_reg_i_2__0/O
                         net (fo=7, routed)           0.650     9.662    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1_0
    SLICE_X167Y423       LUT6 (Prop_lut6_I2_O)        0.126     9.788 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.230    10.018    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[0]_0
    SLICE_X168Y422       LUT6 (Prop_lut6_I4_O)        0.043    10.061 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.369    15.430    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.907    17.337 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.337    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_loopb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.879ns  (logic 2.348ns (21.580%)  route 8.531ns (78.420%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.713     6.183    core_inst/coreclk_out
    SLICE_X166Y415       FDRE                                         r  core_inst/rx_loopb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y415       FDRE (Prop_fdre_C_Q)         0.232     6.415 r  core_inst/rx_loopb_reg/Q
                         net (fo=174, routed)         2.216     8.630    core_inst/rx_udp_payload_fifo/mem_reg_18_0
    SLICE_X153Y421       LUT3 (Prop_lut3_I1_O)        0.119     8.749 r  core_inst/rx_udp_payload_fifo/mem_reg_18_i_2/O
                         net (fo=6, routed)           0.808     9.557    core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/s_axis[0]
    SLICE_X167Y422       LUT6 (Prop_lut6_I1_O)        0.043     9.600 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.507    10.108    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[2]_1
    SLICE_X167Y421       LUT6 (Prop_lut6_I5_O)        0.043    10.151 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.000    15.151    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.911    17.061 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.061    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_dest_port_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.670ns  (logic 2.561ns (24.006%)  route 8.109ns (75.994%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.766     6.236    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/coreclk_out
    SLICE_X188Y422       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_dest_port_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y422       FDRE (Prop_fdre_C_Q)         0.232     6.468 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_dest_port_reg_reg[1]/Q
                         net (fo=1, routed)           0.356     6.824    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/rx_udp_dest_port[1]
    SLICE_X188Y422       LUT4 (Prop_lut4_I2_O)        0.122     6.946 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_6/O
                         net (fo=1, routed)           0.298     7.244    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_6_n_0
    SLICE_X187Y422       LUT5 (Prop_lut5_I4_O)        0.043     7.287 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_5/O
                         net (fo=1, routed)           0.217     7.504    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_5_n_0
    SLICE_X187Y422       LUT6 (Prop_lut6_I5_O)        0.043     7.547 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_3/O
                         net (fo=3, routed)           1.420     8.966    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match
    SLICE_X160Y423       LUT2 (Prop_lut2_I0_O)        0.045     9.011 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/s_ip_hdr_ready_reg_i_2__0/O
                         net (fo=7, routed)           0.667     9.679    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1_0
    SLICE_X166Y423       LUT6 (Prop_lut6_I2_O)        0.126     9.805 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.332    10.137    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[1]_0
    SLICE_X166Y422       LUT6 (Prop_lut6_I4_O)        0.043    10.180 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.819    14.999    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.907    16.906 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.906    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_loopb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.602ns  (logic 2.360ns (22.258%)  route 8.242ns (77.742%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        1.713     6.183    core_inst/coreclk_out
    SLICE_X166Y415       FDRE                                         r  core_inst/rx_loopb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y415       FDRE (Prop_fdre_C_Q)         0.232     6.415 r  core_inst/rx_loopb_reg/Q
                         net (fo=174, routed)         2.216     8.630    core_inst/rx_udp_payload_fifo/mem_reg_18_0
    SLICE_X153Y421       LUT3 (Prop_lut3_I1_O)        0.119     8.749 r  core_inst/rx_udp_payload_fifo/mem_reg_18_i_2/O
                         net (fo=6, routed)           0.927     9.676    core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/s_axis[0]
    SLICE_X167Y422       LUT6 (Prop_lut6_I1_O)        0.043     9.719 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.304    10.023    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]_2
    SLICE_X167Y422       LUT6 (Prop_lut6_I5_O)        0.043    10.066 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.796    14.862    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.923    16.785 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.785    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sfp_mgt_refclk_p
                            (clock source 'sfp_mgt_refclk_p'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 2.135ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p fall edge)
                                                      3.200     3.200 f  
    E10                                               0.000     3.200 f  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     3.200    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     3.200 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     3.200    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     5.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     5.336    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_mgt_refclk_p
                            (clock source 'sfp_mgt_refclk_p'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.812%)  route 0.001ns (0.188%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     0.442    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.851ns  (logic 1.373ns (35.659%)  route 2.478ns (64.341%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.841     2.614    core_inst/coreclk_out
    SLICE_X166Y422       FDSE                                         r  core_inst/debug_signals_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y422       FDSE (Prop_fdse_C_Q)         0.118     2.732 r  core_inst/debug_signals_reg[6]/Q
                         net (fo=1, routed)           0.118     2.850    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]_0[6]
    SLICE_X166Y422       LUT6 (Prop_lut6_I3_O)        0.028     2.878 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.360     5.237    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.227     6.464 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.464    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.861ns  (logic 1.370ns (35.489%)  route 2.491ns (64.511%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.841     2.614    core_inst/coreclk_out
    SLICE_X167Y422       FDRE                                         r  core_inst/debug_signals_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y422       FDRE (Prop_fdre_C_Q)         0.100     2.714 r  core_inst/debug_signals_reg[14]/Q
                         net (fo=1, routed)           0.128     2.842    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]_0[14]
    SLICE_X167Y422       LUT6 (Prop_lut6_I3_O)        0.028     2.870 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.363     5.233    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.242     6.475 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.475    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.146ns  (logic 1.358ns (32.757%)  route 2.788ns (67.243%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.842     2.615    core_inst/coreclk_out
    SLICE_X167Y421       FDSE                                         r  core_inst/debug_signals_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y421       FDSE (Prop_fdse_C_Q)         0.100     2.715 r  core_inst/debug_signals_reg[10]/Q
                         net (fo=1, routed)           0.128     2.843    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]_0[10]
    SLICE_X167Y421       LUT6 (Prop_lut6_I3_O)        0.028     2.871 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.660     5.531    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.230     6.761 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.761    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.353ns  (logic 1.373ns (31.535%)  route 2.980ns (68.465%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9846, routed)        0.841     2.614    core_inst/coreclk_out
    SLICE_X168Y422       FDSE                                         r  core_inst/debug_signals_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y422       FDSE (Prop_fdse_C_Q)         0.118     2.732 r  core_inst/debug_signals_reg[2]/Q
                         net (fo=1, routed)           0.138     2.870    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]_0[2]
    SLICE_X168Y422       LUT6 (Prop_lut6_I3_O)        0.028     2.898 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.842     5.740    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.227     6.967 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.967    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------





