## ğŸ§  RISC-V SoC Tapeout Journey â€” VSD Program

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC-orange?style=for-the-badge&logo=riscv)
![VSD Program](https://img.shields.io/badge/VSD-Program-blue?style=for-the-badge)
![Open-Source EDA](https://img.shields.io/badge/EDA-OpenSource-brightgreen?style=for-the-badge)

</div>

Welcome all to my GitHub repo for the **RISC-V SoC Tapeout Program by VSD** â€” the **master-log** for the tapeout journey. Each week has its own **sub-repo** with detailed labs, scripts, and results.

---

<div align="center">
  
>â€œFrom ideas in Verilog to metal on silicon â€” this is my path through the tapeout flow from documenting every step of my hands-on RISC-V SoC tapeout journey using open-source EDA tools." 

</div>

---

## ğŸ” Program Overview

**ğŸ¯ Objective:** Learn the complete SoC design flow and achieve a tapeout-ready design.  

**â“ Why:**

ğŸ”§ Gain hands-on experience with RTL, synthesis, physical design, and verification.

ğŸ‡®ğŸ‡³ Contribute to Indiaâ€™s semiconductor ecosystem.

ğŸ“š Create reproducible documentation for learning and collaboration.

**ğŸ–¥ï¸ Environment:** Ubuntu 22.04 + open-source EDA toolchain

---

## ğŸ§° Toolchain Setup (Week 0 Highlights)

> The open-source stack powering this SoC journey:

âœ… Icarus Verilog â€” simulation & testbenches.

âœ… GTKWave â€” waveform visualization.

âœ… Yosys â€” RTL synthesis and optimization.

âœ… Ngspice â€” circuit & mixed-signal simulation (where needed).

âœ… Magic â€” layout editing, DRC, LVS.

âœ… OpenLane â€” automated RTL â†’ GDSII flow using Sky130 PDK.

âœ… SkyWater SKY130 PDK â€” standard-cell & design rules (local or containerized install).

**Achievements in Week 0:**  

ğŸŸ¢ Installed tools and validated presence: yosys -V, iverilog -v, gtkwave --version, openlane --version (where applicable).

ğŸ§­ Configured environment variables and PATH entries for reproducibility (example .bashrc/.zshrc snippets included).

ğŸ³ Docker / Container Notes: prepared container image and docker-compose snippets for reproducible flows (OpenLane + PDK in container). 

---

## ğŸ—“ï¸ Weekly Journey & Checkpoints

Each week is like a **milestone card**:

### ğŸŸ¢ Week 0 â€” Environment Setup âœ…

ğŸŸ¢ Installed tools and validated presence: yosys -V, iverilog -v, gtkwave --version, openlane --version (where applicable).

ğŸ§­ Configured environment variables and PATH entries for reproducibility (example .bashrc/.zshrc snippets included).

ğŸ³ Docker / Container Notes: prepared container image and docker-compose snippets for reproducible flows (OpenLane + PDK in container).

ğŸ” Backup & snapshot: PDK and critical tool artifacts backed up and hashed for future verification.

### ğŸŸ¢ Week 1 â€” RTL Design Basics & Gate-Level Synthesis âœ…

âœï¸ Verilog RTL to Simulation â€” Wrote modular RTL, created testbenches, simulated with Icarus Verilog, and visualized outputs in GTKWave.

â±ï¸ Timing & Synthesis â€” Explored Sky130 .lib timing libraries, performed hierarchical vs flat synthesis, and reused submodules for efficiency.

âš¡ Optimizations â€” Applied Boolean simplification, shift-based multiplications, and pruning of unused logic; compared pre vs post optimization netlist stats in Yosys.

ğŸ”— Gate-Level Verification â€” Ran GLS on synthesized netlists, understood blocking vs non-blocking assignments, and identified synthesisâ€“simulation mismatches.

ğŸ§± RTL-to-Hardware Mapping â€” Studied how if-else, case, and loops translate into gates, muxes, and flops; reinforced synthesis-friendly coding practices.

ğŸš€ Milestone Insight â€” Learned that Verilog = Hardware, synthesis tools are powerful but not magical, and disciplined RTL design is the first big step toward tapeout.

### ğŸ”µ Week 2 â€”  âš¡ *(Upcoming)*

---

## ğŸ“Š Progress Level

<div align="center">

![Week 0](https://img.shields.io/badge/Week%200-âœ…%20Done-green?style=for-the-badge)
![Week 1](https://img.shields.io/badge/Week%201-âœ…%20Done-green?style=for-the-badge)
![Week 2](https://img.shields.io/badge/Week%202-â³%20In%20Progress-yellow?style=for-the-badge)
![Week 3](https://img.shields.io/badge/Week%203-â³%20Upcoming-blue?style=for-the-badge)

</div>

---

## ğŸ”® Roadmap & Next Steps

ğŸ” Week-2: deep dive into synthesis optimization, STA, and gate-level validation.

ğŸ—ï¸ Physical Design: floorplanning, placement & routing, DRC/LVS iterations (OpenLane + Magic).

ğŸ§¾ Tapeout prep: final sign-off checks, GDSII generation, and submission packaging.

ğŸ“¤ Documentation: weekly logs, reproducible scripts, and final â€œtapeout cookbookâ€.

---

## ğŸ™ Acknowledgments

ğŸ¤ VSD Team & Kunal Ghosh â€” mentoring & guidance.

ğŸŒ Efabless & RISC-V International â€” enabling collaborative tapeouts.

ğŸ› ï¸ Open-source EDA community â€” tools, tutorials, and example flows.

ğŸ‘¥ Peers & instructors â€” debugging help & design reviews.

---

ğŸ‘‰ **Week-0 Repository Link:** https://github.com/CHITTESH-S/Week-0_RISC-V_SoC_TapeOut

ğŸ‘‰ **Week-1 Repository Link:** https://github.com/CHITTESH-S/Week-1_RISC-V_SoC_TapeOut

> *â€œDesigning a chip is a journey â€” every checkpoint counts, every reflection matters, and each milestone brings you closer to tapeout.â€*

ğŸ‘¨â€ğŸ’» **Contributor:** [Chittesh S](https://github.com/CHITTESH-S)
