Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: coreneander.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "coreneander.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "coreneander"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : coreneander
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/Neander/NeanderSistemasDigitais/Componentes/fsm.vhd" in Library work.
Architecture behavioral of Entity fsm is up to date.
Compiling vhdl file "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/neanderFINAL/regRI.vhd" in Library work.
Architecture behavioral of Entity regri is up to date.
Compiling vhdl file "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/Neander/NeanderSistemasDigitais/Componentes/UAL.vhd" in Library work.
Architecture behavioral of Entity ual is up to date.
Compiling vhdl file "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/Neander/NeanderSistemasDigitais/Componentes/regACC.vhd" in Library work.
Architecture behavioral of Entity regacc is up to date.
Compiling vhdl file "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/Neander/NeanderSistemasDigitais/Componentes/acc2bits.vhd" in Library work.
Architecture behavioral of Entity acc2bits is up to date.
Compiling vhdl file "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/Neander/NeanderSistemasDigitais/Componentes/regPC.vhd" in Library work.
Architecture behavioral of Entity regpc is up to date.
Compiling vhdl file "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/Neander/NeanderSistemasDigitais/Componentes/mux21_8bits.vhd" in Library work.
Architecture behavioral of Entity mux21neander is up to date.
Compiling vhdl file "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/Neander/NeanderSistemasDigitais/Componentes/decodificador4x16.vhd" in Library work.
Architecture behavioral of Entity decodificador4x16 is up to date.
Compiling vhdl file "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/neanderFINAL/ipcore_dir/memoryNeander.vhd" in Library work.
Architecture memoryneander_a of Entity memoryneander is up to date.
Compiling vhdl file "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/neanderFINAL/coreneander.vhd" in Library work.
Architecture behavioral of Entity coreneander is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <coreneander> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fsm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <regRI> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UAL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <regACC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <acc2bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <regPC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux21neander> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decodificador4x16> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <coreneander> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/neanderFINAL/coreneander.vhd" line 355: Instantiating black box module <memoryNeander>.
Entity <coreneander> analyzed. Unit <coreneander> generated.

Analyzing Entity <fsm> in library <work> (Architecture <behavioral>).
Entity <fsm> analyzed. Unit <fsm> generated.

Analyzing Entity <regRI> in library <work> (Architecture <behavioral>).
Entity <regRI> analyzed. Unit <regRI> generated.

Analyzing Entity <UAL> in library <work> (Architecture <behavioral>).
Entity <UAL> analyzed. Unit <UAL> generated.

Analyzing Entity <regACC> in library <work> (Architecture <behavioral>).
Entity <regACC> analyzed. Unit <regACC> generated.

Analyzing Entity <acc2bits> in library <work> (Architecture <behavioral>).
Entity <acc2bits> analyzed. Unit <acc2bits> generated.

Analyzing Entity <regPC> in library <work> (Architecture <behavioral>).
Entity <regPC> analyzed. Unit <regPC> generated.

Analyzing Entity <mux21neander> in library <work> (Architecture <behavioral>).
Entity <mux21neander> analyzed. Unit <mux21neander> generated.

Analyzing Entity <decodificador4x16> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/Neander/NeanderSistemasDigitais/Componentes/decodificador4x16.vhd" line 57: Mux is complete : default of case is discarded
Entity <decodificador4x16> analyzed. Unit <decodificador4x16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fsm>.
    Related source file is "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/Neander/NeanderSistemasDigitais/Componentes/fsm.vhd".
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 30                                             |
    | Inputs             | 7                                              |
    | Outputs            | 25                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <fsm> synthesized.


Synthesizing Unit <regRI>.
    Related source file is "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/neanderFINAL/regRI.vhd".
    Found 4-bit register for signal <ri>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <regRI> synthesized.


Synthesizing Unit <UAL>.
    Related source file is "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/Neander/NeanderSistemasDigitais/Componentes/UAL.vhd".
    Found 8-bit 8-to-1 multiplexer for signal <output>.
    Found 8-bit adder for signal <output_7$add0000> created at line 65.
    Found 4x4-bit multiplier for signal <output_7$mult0000> created at line 72.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   8 Multiplexer(s).
Unit <UAL> synthesized.


Synthesizing Unit <regACC>.
    Related source file is "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/Neander/NeanderSistemasDigitais/Componentes/regACC.vhd".
    Found 8-bit register for signal <acc>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <regACC> synthesized.


Synthesizing Unit <acc2bits>.
    Related source file is "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/Neander/NeanderSistemasDigitais/Componentes/acc2bits.vhd".
    Found 1-bit register for signal <fioN>.
    Found 1-bit register for signal <fioZ>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <acc2bits> synthesized.


Synthesizing Unit <regPC>.
    Related source file is "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/Neander/NeanderSistemasDigitais/Componentes/regPC.vhd".
    Found 8-bit up counter for signal <Pc>.
    Summary:
	inferred   1 Counter(s).
Unit <regPC> synthesized.


Synthesizing Unit <mux21neander>.
    Related source file is "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/Neander/NeanderSistemasDigitais/Componentes/mux21_8bits.vhd".
Unit <mux21neander> synthesized.


Synthesizing Unit <decodificador4x16>.
    Related source file is "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/Neander/NeanderSistemasDigitais/Componentes/decodificador4x16.vhd".
    Found 1-of-16 decoder for signal <fioSaida>.
    Summary:
	inferred   1 Decoder(s).
Unit <decodificador4x16> synthesized.


Synthesizing Unit <coreneander>.
    Related source file is "C:/Users/Lucas/Desktop/Pastas/UFRGS/2017/01/Sistemas Digitais/Trabalho/neanderFINAL/coreneander.vhd".
Unit <coreneander> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 6
 1-bit register                                        : 2
 4-bit register                                        : 1
 8-bit register                                        : 3
# Multiplexers                                         : 8
 1-bit 8-to-1 multiplexer                              : 8
# Decoders                                             : 1
 1-of-16 decoder                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSMNeander/estado/FSM> on signal <estado[1:18]> with one-hot encoding.
-----------------------------
 State | Encoding
-----------------------------
 s0    | 000000000000000001
 s1    | 000000000000000010
 s2    | 000000000000000100
 s3    | 000000000000010000
 s4    | 000000000000100000
 s5    | 000000000001000000
 s6    | 000000001000000000
 s7    | 000000010000000000
 s8    | 000001000000000000
 s9    | 000100000000000000
 s10   | 000000000100000000
 s11   | 100000000000000000
 s13   | 001000000000000000
 st    | 000000000000001000
 st4   | 000000000010000000
 st8   | 000010000000000000
 st7   | 000000100000000000
 st9   | 010000000000000000
-----------------------------
Reading core <ipcore_dir/memoryNeander.ngc>.
Loading core <memoryNeander> for timing and area information for instance <MEMORY>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 30
 Flip-Flops                                            : 30
# Multiplexers                                         : 8
 1-bit 8-to-1 multiplexer                              : 8
# Decoders                                             : 1
 1-of-16 decoder                                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <coreneander> ...

Optimizing unit <fsm> ...

Optimizing unit <UAL> ...

Optimizing unit <regACC> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <FLAGNZ/fioN> in Unit <coreneander> is equivalent to the following FF/Latch, which will be removed : <ACC/acc_7> 
Found area constraint ratio of 100 (+ 5) on block coreneander, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : coreneander.ngr
Top Level Output File Name         : coreneander
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 47

Cell Usage :
# BELS                             : 168
#      GND                         : 2
#      INV                         : 1
#      LUT2                        : 21
#      LUT2_L                      : 1
#      LUT3                        : 35
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 42
#      LUT4_D                      : 3
#      LUT4_L                      : 2
#      MUXCY                       : 14
#      MUXF5                       : 20
#      MUXF6                       : 7
#      VCC                         : 2
#      XORCY                       : 16
# FlipFlops/Latches                : 55
#      FDC                         : 17
#      FDCE                        : 37
#      FDP                         : 1
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 46
#      IBUF                        : 2
#      OBUF                        : 44
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                       60  out of    960     6%  
 Number of Slice Flip Flops:             55  out of   1920     2%  
 Number of 4 input LUTs:                107  out of   1920     5%  
 Number of IOs:                          47
 Number of bonded IOBs:                  47  out of     66    71%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of MULT18X18SIOs:                 1  out of      4    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 56    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 55    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.586ns (Maximum Frequency: 116.463MHz)
   Minimum input arrival time before clock: 2.076ns
   Maximum output required time after clock: 6.089ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.586ns (frequency: 116.463MHz)
  Total number of paths / destination ports: 2345 / 117
-------------------------------------------------------------------------
Delay:               8.586ns (Levels of Logic = 6)
  Source:            regRDM/acc_0 (FF)
  Destination:       FLAGNZ/fioZ (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: regRDM/acc_0 to FLAGNZ/fioZ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.514   0.643  regRDM/acc_0 (regRDM/acc_0)
     MULT18X18SIO:B0->P2    1   3.251   0.426  ALU/Mmult_output_7_mult0000 (ALU/output_7_mult0000<2>)
     LUT3:I1->O            1   0.612   0.000  ALU/Mmux_output<2>_4 (ALU/Mmux_output<2>_4)
     MUXF5:I1->O           1   0.278   0.000  ALU/Mmux_output<2>_3_f5 (ALU/Mmux_output<2>_3_f5)
     MUXF6:I1->O           2   0.451   0.532  ALU/Mmux_output<2>_2_f6 (wireAluAcc<2>)
     LUT4:I0->O            1   0.612   0.387  ALU/isZERO_cmp_eq000028 (ALU/isZERO_cmp_eq000028)
     LUT4:I2->O            1   0.612   0.000  ALU/isZERO_cmp_eq000033 (wireAluZ)
     FDCE:D                    0.268          FLAGNZ/fioZ
    ----------------------------------------
    Total                      8.586ns (6.598ns logic, 1.988ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.076ns (Levels of Logic = 2)
  Source:            rstmem (PAD)
  Destination:       MEMORY/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram (RAM)
  Destination Clock: clk rising

  Data Path: rstmem to MEMORY/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  rstmem_IBUF (rstmem_IBUF)
     begin scope: 'MEMORY'
     RAMB16_S36_S36:SSRB        0.613          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram
    ----------------------------------------
    Total                      2.076ns (1.719ns logic, 0.357ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 54 / 44
-------------------------------------------------------------------------
Offset:              6.089ns (Levels of Logic = 3)
  Source:            FSMNeander/estado_FSM_FFd7 (FF)
  Destination:       outsinalREM (PAD)
  Source Clock:      clk rising

  Data Path: FSMNeander/estado_FSM_FFd7 to outsinalREM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.514   0.819  FSMNeander/estado_FSM_FFd7 (FSMNeander/estado_FSM_FFd7)
     LUT4:I1->O            1   0.612   0.000  FSMNeander/estado_FSM_Out201 (FSMNeander/estado_FSM_Out20)
     MUXF5:I0->O           9   0.278   0.697  FSMNeander/estado_FSM_Out20_f5 (outsinalREM_OBUF)
     OBUF:I->O                 3.169          outsinalREM_OBUF (outsinalREM)
    ----------------------------------------
    Total                      6.089ns (4.573ns logic, 1.516ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.38 secs
 
--> 

Total memory usage is 220724 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

