{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/clk_wiz_0_sys_clk_100:false|/clk_wiz_0_locked:false|/ZmodDcoClk_0_1:false|/clk_wiz_0_adc_clk_200:false|/sys_clock:false|/axi_intc_0_irq:false|/dma_0_s2mm_introut:false|",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"-83,-209",
   "Default View_Layers":"/clk_wiz_0_sys_clk_100:true|/clk_wiz_0_locked:true|/ZmodDcoClk_0_1:true|/clk_wiz_0_adc_clk_200:true|/sys_clock:true|/axi_intc_0_irq:true|/dma_0_s2mm_introut:true|",
   "Default View_ScaleFactor":"0.827489",
   "Default View_TopLeft":"1198,-705",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.64476",
   "Grouping and No Loops_TopLeft":"25,-51",
   "Interfaces View_Layers":"/clk_wiz_0_sys_clk_100:false|/clk_wiz_0_locked:false|/ZmodDcoClk_0_1:false|/clk_wiz_0_adc_clk_200:false|/sys_clock:false|/axi_intc_0_irq:false|/dma_0_s2mm_introut:false|",
   "Interfaces View_ScaleFactor":"0.742263",
   "Interfaces View_TopLeft":"-125,-354",
   "No Loops_Layers":"/clk_wiz_0_sys_clk_100:true|/clk_wiz_0_locked:true|/ZmodDcoClk_0_1:true|/clk_wiz_0_adc_clk_200:true|/sys_clock:true|/axi_intc_0_irq:true|/dma_0_s2mm_introut:true|",
   "No Loops_ScaleFactor":"0.378265",
   "No Loops_TopLeft":"-214,-521",
   "Reduced Jogs_Layers":"/clk_wiz_0_sys_clk_100:true|/clk_wiz_0_locked:true|/ZmodDcoClk_0_1:true|/clk_wiz_0_adc_clk_200:true|/sys_clock:true|/axi_intc_0_irq:true|/dma_0_s2mm_introut:true|",
   "Reduced Jogs_ScaleFactor":"0.477004",
   "Reduced Jogs_TopLeft":"-216,-352",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 2740 -y -1070 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 2740 -y -1050 -defaultsOSRD
preplace port port-id_sZmodRelayComL_0 -pg 1 -lvl 9 -x 2740 -y 60 -defaultsOSRD
preplace port port-id_sZmodRelayComH_0 -pg 1 -lvl 9 -x 2740 -y 40 -defaultsOSRD
preplace port port-id_sZmodCh2GainL_0 -pg 1 -lvl 9 -x 2740 -y 20 -defaultsOSRD
preplace port port-id_sZmodCh2GainH_0 -pg 1 -lvl 9 -x 2740 -y 0 -defaultsOSRD
preplace port port-id_sZmodCh1GainL_0 -pg 1 -lvl 9 -x 2740 -y -20 -defaultsOSRD
preplace port port-id_sZmodCh1GainH_0 -pg 1 -lvl 9 -x 2740 -y -40 -defaultsOSRD
preplace port port-id_sZmodCh2CouplingL_0 -pg 1 -lvl 9 -x 2740 -y -60 -defaultsOSRD
preplace port port-id_sZmodCh2CouplingH_0 -pg 1 -lvl 9 -x 2740 -y -80 -defaultsOSRD
preplace port port-id_sZmodCh1CouplingL_0 -pg 1 -lvl 9 -x 2740 -y -100 -defaultsOSRD
preplace port port-id_sZmodCh1CouplingH_0 -pg 1 -lvl 9 -x 2740 -y -120 -defaultsOSRD
preplace port port-id_sZmodADC_Sclk_0 -pg 1 -lvl 9 -x 2740 -y -140 -defaultsOSRD
preplace port port-id_sZmodADC_CS_0 -pg 1 -lvl 9 -x 2740 -y -160 -defaultsOSRD
preplace port port-id_sZmodADC_SDIO_0 -pg 1 -lvl 9 -x 2740 -y -180 -defaultsOSRD
preplace port port-id_iZmodSync_0 -pg 1 -lvl 9 -x 2740 -y -200 -defaultsOSRD
preplace port port-id_ZmodAdcClkIn_n_0 -pg 1 -lvl 9 -x 2740 -y -220 -defaultsOSRD
preplace port port-id_ZmodAdcClkIn_p_0 -pg 1 -lvl 9 -x 2740 -y -240 -defaultsOSRD
preplace port port-id_ZmodDcoClk_0 -pg 1 -lvl 0 -x -90 -y -70 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x -90 -y -340 -defaultsOSRD
preplace portBus dZmodADC_Data_0 -pg 1 -lvl 0 -x -90 -y -50 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 410 -y -880 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 50 -y -330 -swap {1 0 2 4 3} -defaultsOSRD
preplace inst interconnect_reg -pg 1 -lvl 3 -x 840 -y -730 -defaultsOSRD
preplace inst sys_reset_0 -pg 1 -lvl 2 -x 410 -y -680 -swap {1 0 3 4 2 5 6 7 8 9} -defaultsOSRD
preplace inst ext_reset_in_tieoff -pg 1 -lvl 1 -x 50 -y -720 -defaultsOSRD
preplace inst dma_0 -pg 1 -lvl 5 -x 1420 -y -530 -defaultsOSRD -orient R180
preplace inst interconnect_mem -pg 1 -lvl 3 -x 840 -y -450 -defaultsOSRD
preplace inst F2P_irq_concat -pg 1 -lvl 1 -x 50 -y -840 -defaultsOSRD
preplace inst data_fifo_0 -pg 1 -lvl 6 -x 1854 -y -510 -defaultsOSRD -orient R180
preplace inst interrupt_controller -pg 1 -lvl 5 -x 1420 -y -710 -defaultsOSRD
preplace inst RF_Channel_0 -pg 1 -lvl 7 -x 2150 -y -490 -defaultsOSRD -orient R180
preplace inst ADC -pg 1 -lvl 8 -x 2534 -y -100 -defaultsOSRD
preplace inst irq_concat -pg 1 -lvl 4 -x 1120 -y -680 -defaultsOSRD
preplace netloc F2P_irq_concat1_dout 1 4 1 N -680
preplace netloc Net2 1 8 1 N -180
preplace netloc ZmodDcoClk_0_1 1 0 8 NJ -70 NJ -70 N -70 N -70 N -70 N -70 N -70 N
preplace netloc ZmodScopeController_0_ZmodAdcClkIn_n 1 8 1 N -220
preplace netloc ZmodScopeController_0_ZmodAdcClkIn_p 1 8 1 N -240
preplace netloc ZmodScopeController_0_iZmodSync 1 8 1 N -200
preplace netloc ZmodScopeController_0_sZmodADC_CS 1 8 1 N -160
preplace netloc ZmodScopeController_0_sZmodADC_Sclk 1 8 1 N -140
preplace netloc ZmodScopeController_0_sZmodCh1CouplingH 1 8 1 N -120
preplace netloc ZmodScopeController_0_sZmodCh1CouplingL 1 8 1 N -100
preplace netloc ZmodScopeController_0_sZmodCh1GainH 1 8 1 N -40
preplace netloc ZmodScopeController_0_sZmodCh1GainL 1 8 1 N -20
preplace netloc ZmodScopeController_0_sZmodCh2CouplingH 1 8 1 N -80
preplace netloc ZmodScopeController_0_sZmodCh2CouplingL 1 8 1 N -60
preplace netloc ZmodScopeController_0_sZmodCh2GainH 1 8 1 N 0
preplace netloc ZmodScopeController_0_sZmodCh2GainL 1 8 1 N 20
preplace netloc ZmodScopeController_0_sZmodRelayComH 1 8 1 N 40
preplace netloc ZmodScopeController_0_sZmodRelayComL 1 8 1 N 60
preplace netloc axi_intc_0_irq 1 0 6 -60 -1000 NJ -1000 NJ -1000 NJ -1000 N -1000 1600
preplace netloc clk_wiz_0_adc_clk_200 1 1 7 N -310 N -310 N -310 N -310 N -310 N -310 2290
preplace netloc clk_wiz_0_locked 1 2 6 680 -910 NJ -910 1220 -810 1610 -600 1990 -580 2300
preplace netloc clk_wiz_0_locked1 1 1 1 180 -680n
preplace netloc clk_wiz_0_sys_clk_100 1 1 7 170 -990 660 -930 NJ -930 1250 -840 1620 -590 1980 -570 2310
preplace netloc dZmodADC_Data_0_1 1 0 8 NJ -50 NJ -50 N -50 N -50 N -50 N -50 N -50 N
preplace netloc dma_0_s2mm_introut 1 3 2 1030 -550 N
preplace netloc sys_clock 1 0 1 NJ -340
preplace netloc xlconcat_0_dout 1 1 1 N -840
preplace netloc xlconstant_8_dout 1 1 1 N -720
preplace netloc RF_Channel_0_M_AXIS 1 6 1 N -490
preplace netloc S00_AXI_1 1 2 1 640 -860n
preplace netloc axi_dma_0_M_AXI_S2MM 1 2 3 690 -920 NJ -920 1230
preplace netloc axi_interconnect_1_M00_AXI 1 1 3 180 -980 NJ -980 990
preplace netloc axis_data_fifo_0_M_AXIS 1 5 1 NJ -510
preplace netloc axis_subset_converter_0_M_AXIS 1 7 2 N -460 2720
preplace netloc interconnect_reg_M00_AXI 1 3 2 NJ -760 1240
preplace netloc interconnect_reg_M01_AXI 1 3 3 1010J -770 1240 -800 1590
preplace netloc processing_system7_0_DDR 1 2 7 640 -1070 NJ -1070 N -1070 NJ -1070 N -1070 N -1070 N
preplace netloc processing_system7_0_FIXED_IO 1 2 7 670 -1050 NJ -1050 N -1050 NJ -1050 N -1050 N -1050 N
preplace netloc S_AXI_0_1 1 3 5 1000J -830 NJ -830 NJ -830 NJ -830 2320
preplace netloc interconnect_reg_M03_AXI 1 3 5 1020J -820 NJ -820 NJ -820 NJ -820 2290
levelinfo -pg 1 -90 50 410 840 1120 1420 1854 2150 2534 2740
pagesize -pg 1 -db -bbox -sgen -460 -1090 4260 1240
"
}
{
   "da_ps7_cnt":"1"
}
