module sr_clock_control
	(input	logic [3:0] bsc_count_i
	,output	logic		sr_clock_o
	);
	
	assign sr_clock_o = bsc_count_i[3];
endmodule