// Seed: 1415685418
module static module_0;
endmodule
module module_1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_10 = 32'd74
) (
    input wor   id_0,
    input uwire id_1,
    input uwire id_2
);
  logic id_4;
  parameter id_5 = -1;
  wire [-1 : 'h0] id_6, id_7, id_8, id_9, _id_10, id_11;
  module_0 modCall_1 ();
  logic id_12;
  tri0 id_13 = 1 >> id_1;
  logic [id_10 : id_10] id_14;
  wire id_15;
  ;
endmodule
module module_3 #(
    parameter id_13 = 32'd5,
    parameter id_2  = 32'd66
) (
    output wand id_0,
    input supply1 id_1,
    input wand _id_2,
    input wor id_3,
    input tri0 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input tri id_7,
    input wor id_8,
    input supply1 id_9,
    input supply1 id_10,
    output wand id_11,
    input supply0 id_12,
    output supply0 _id_13,
    input uwire id_14,
    input wor id_15,
    output tri id_16,
    input wire id_17,
    output wand id_18,
    input tri0 id_19,
    output supply1 id_20,
    output supply0 id_21,
    output tri0 id_22
);
  logic [-1  +  1  >>  id_2 : 1 'b0 -  id_13] id_24;
  ;
  assign id_18 = id_7;
  supply0 id_25 = 1;
  module_0 modCall_1 ();
endmodule
