Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Mon Apr 20 13:27:28 2015
| Host              : jjmvi-AMD-ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_timing_summary_routed.rpt -rpx top_level_timing_summary_routed.rpx
| Design            : top_level
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 512 register/latch pins with no clock driven by root clock pin: VGA_trig_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 512 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.201     -755.856                    651                15516        0.057        0.000                      0                15516        3.000        0.000                       0                  6574  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
sys_clk_pin                    {0.000 5.000}      10.000          100.000         
vga_comp/clk_wiz/U0/clk_100in  {0.000 5.000}      10.000          100.000         
  clk_25out_clk_wiz_vga        {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_vga         {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                         -9.201     -755.856                    651                15421        0.057        0.000                      0                15421        4.020        0.000                       0                  6534  
vga_comp/clk_wiz/U0/clk_100in                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25out_clk_wiz_vga             31.499        0.000                      0                   67        0.220        0.000                      0                   67       19.500        0.000                       0                    36  
  clkfbout_clk_wiz_vga                                                                                                                                                          37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25out_clk_wiz_vga  sys_clk_pin                  5.952        0.000                      0                   21        0.061        0.000                      0                   21  
sys_clk_pin            clk_25out_clk_wiz_vga        1.221        0.000                      0                   17        0.597        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          651  Failing Endpoints,  Worst Slack       -9.201ns,  Total Violation     -755.856ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.201ns  (required time - arrival time)
  Source:                 disp_draw_inst/avgIn_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_draw_inst/avg_inst/average_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.164ns  (logic 9.904ns (51.682%)  route 9.259ns (48.318%))
  Logic Levels:           26  (CARRY4=15 LUT3=5 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 14.680 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.607     4.965    clk_BUFG
    SLICE_X52Y109                                                     r  disp_draw_inst/avgIn_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDRE (Prop_fdre_C_Q)         0.456     5.421 r  disp_draw_inst/avgIn_reg[15][0]/Q
                         net (fo=3, routed)           0.793     6.214    n_0_disp_draw_inst/avgIn_reg[15][0]
    SLICE_X53Y104        LUT3 (Prop_lut3_I2_O)        0.124     6.338 r  average[7]_i_66/O
                         net (fo=1, routed)           0.490     6.828    n_0_average[7]_i_66
    SLICE_X53Y106        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     7.365 r  average_reg[7]_i_56/O[2]
                         net (fo=3, routed)           0.558     7.922    n_5_average_reg[7]_i_56
    SLICE_X55Y104        LUT3 (Prop_lut3_I2_O)        0.302     8.224 r  average[3]_i_46/O
                         net (fo=1, routed)           0.331     8.555    n_0_average[3]_i_46
    SLICE_X55Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.940 r  average_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.940    n_0_average_reg[3]_i_23
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.274 r  average_reg[7]_i_14/O[1]
                         net (fo=5, routed)           0.845    10.119    n_6_average_reg[7]_i_14
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.303    10.422 r  average[3]_i_21/O
                         net (fo=1, routed)           0.577    10.999    n_0_average[3]_i_21_repN
    SLICE_X56Y102        LUT6 (Prop_lut6_I1_O)        0.124    11.123 r  average[3]_i_10/O
                         net (fo=1, routed)           0.000    11.123    n_0_average[3]_i_10
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.701 r  average_reg[3]_i_2/O[2]
                         net (fo=4, routed)           0.626    12.327    disp_draw_inst/avg_inst/ARG[6]
    SLICE_X57Y99         LUT3 (Prop_lut3_I0_O)        0.301    12.628 r  average[10]_i_66/O
                         net (fo=1, routed)           0.546    13.174    n_0_average[10]_i_66
    SLICE_X59Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.559 r  average_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    13.559    n_0_average_reg[10]_i_41
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.781 r  average_reg[14]_i_92/O[0]
                         net (fo=3, routed)           0.764    14.545    n_7_average_reg[14]_i_92
    SLICE_X60Y106        LUT6 (Prop_lut6_I1_O)        0.299    14.844 r  average[10]_i_36/O
                         net (fo=1, routed)           0.000    14.844    n_0_average[10]_i_36
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.422 r  average_reg[10]_i_13/O[2]
                         net (fo=3, routed)           0.459    15.881    n_5_average_reg[10]_i_13
    SLICE_X61Y103        LUT3 (Prop_lut3_I2_O)        0.301    16.182 r  average[6]_i_3/O
                         net (fo=1, routed)           0.474    16.656    n_0_average[6]_i_3
    SLICE_X61Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.041 r  average_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.041    n_0_average_reg[6]_i_2
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.375 r  average_reg[10]_i_2/O[1]
                         net (fo=3, routed)           0.758    18.133    n_6_average_reg[10]_i_2
    SLICE_X64Y104        LUT4 (Prop_lut4_I0_O)        0.303    18.436 r  disp_draw_inst/avg_inst/average[9]_i_44/O
                         net (fo=1, routed)           0.000    18.436    n_0_disp_draw_inst/avg_inst/average[9]_i_44
    SLICE_X64Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.016 r  disp_draw_inst/avg_inst/average_reg[9]_i_17/O[2]
                         net (fo=2, routed)           0.471    19.487    n_5_disp_draw_inst/avg_inst/average_reg[9]_i_17
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.302    19.789 r  disp_draw_inst/avg_inst/average[9]_i_19/O
                         net (fo=1, routed)           0.000    19.789    n_0_disp_draw_inst/avg_inst/average[9]_i_19
    SLICE_X65Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.187 r  disp_draw_inst/avg_inst/average_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.187    n_0_disp_draw_inst/avg_inst/average_reg[9]_i_8
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.521 r  disp_draw_inst/avg_inst/average_reg[13]_i_8/O[1]
                         net (fo=2, routed)           0.456    20.977    n_6_disp_draw_inst/avg_inst/average_reg[13]_i_8
    SLICE_X66Y103        LUT4 (Prop_lut4_I0_O)        0.303    21.280 r  disp_draw_inst/avg_inst/average[13]_i_11/O
                         net (fo=1, routed)           0.000    21.280    n_0_disp_draw_inst/avg_inst/average[13]_i_11
    SLICE_X66Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.923 r  disp_draw_inst/avg_inst/average_reg[13]_i_3/O[3]
                         net (fo=2, routed)           0.658    22.580    n_4_disp_draw_inst/avg_inst/average_reg[13]_i_3
    SLICE_X62Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.579    23.159 r  disp_draw_inst/avg_inst/average_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.159    n_0_disp_draw_inst/avg_inst/average_reg[13]_i_2
    SLICE_X62Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.378 r  disp_draw_inst/avg_inst/average_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.455    23.834    disp_draw_inst/avg_inst/ARG0_out[20]
    SLICE_X63Y105        LUT5 (Prop_lut5_I0_O)        0.295    24.129 r  average[14]_i_1/O
                         net (fo=1, routed)           0.000    24.129    disp_draw_inst/avg_inst/p_0_in[14]
    SLICE_X63Y105        FDRE                                         r  disp_draw_inst/avg_inst/average_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.495    14.680    clk_BUFG
    SLICE_X63Y105                                                     r  disp_draw_inst/avg_inst/average_reg[14]/C
                         clock pessimism              0.252    14.932    
                         clock uncertainty           -0.035    14.897    
    SLICE_X63Y105        FDRE (Setup_fdre_C_D)        0.031    14.928    disp_draw_inst/avg_inst/average_reg[14]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -24.129    
  -------------------------------------------------------------------
                         slack                                 -9.201    

Slack (VIOLATED) :        -9.160ns  (required time - arrival time)
  Source:                 disp_draw_inst/avgIn_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_draw_inst/avg_inst/average_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.123ns  (logic 10.019ns (52.392%)  route 9.104ns (47.608%))
  Logic Levels:           26  (CARRY4=15 LUT3=5 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 14.680 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.607     4.965    clk_BUFG
    SLICE_X52Y109                                                     r  disp_draw_inst/avgIn_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDRE (Prop_fdre_C_Q)         0.456     5.421 r  disp_draw_inst/avgIn_reg[15][0]/Q
                         net (fo=3, routed)           0.793     6.214    n_0_disp_draw_inst/avgIn_reg[15][0]
    SLICE_X53Y104        LUT3 (Prop_lut3_I2_O)        0.124     6.338 r  average[7]_i_66/O
                         net (fo=1, routed)           0.490     6.828    n_0_average[7]_i_66
    SLICE_X53Y106        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     7.365 r  average_reg[7]_i_56/O[2]
                         net (fo=3, routed)           0.558     7.922    n_5_average_reg[7]_i_56
    SLICE_X55Y104        LUT3 (Prop_lut3_I2_O)        0.302     8.224 r  average[3]_i_46/O
                         net (fo=1, routed)           0.331     8.555    n_0_average[3]_i_46
    SLICE_X55Y105        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.940 r  average_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.940    n_0_average_reg[3]_i_23
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.274 r  average_reg[7]_i_14/O[1]
                         net (fo=5, routed)           0.845    10.119    n_6_average_reg[7]_i_14
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.303    10.422 r  average[3]_i_21/O
                         net (fo=1, routed)           0.577    10.999    n_0_average[3]_i_21_repN
    SLICE_X56Y102        LUT6 (Prop_lut6_I1_O)        0.124    11.123 r  average[3]_i_10/O
                         net (fo=1, routed)           0.000    11.123    n_0_average[3]_i_10
    SLICE_X56Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.701 r  average_reg[3]_i_2/O[2]
                         net (fo=4, routed)           0.626    12.327    disp_draw_inst/avg_inst/ARG[6]
    SLICE_X57Y99         LUT3 (Prop_lut3_I0_O)        0.301    12.628 r  average[10]_i_66/O
                         net (fo=1, routed)           0.546    13.174    n_0_average[10]_i_66
    SLICE_X59Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.559 r  average_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    13.559    n_0_average_reg[10]_i_41
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.781 r  average_reg[14]_i_92/O[0]
                         net (fo=3, routed)           0.764    14.545    n_7_average_reg[14]_i_92
    SLICE_X60Y106        LUT6 (Prop_lut6_I1_O)        0.299    14.844 r  average[10]_i_36/O
                         net (fo=1, routed)           0.000    14.844    n_0_average[10]_i_36
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.422 r  average_reg[10]_i_13/O[2]
                         net (fo=3, routed)           0.459    15.881    n_5_average_reg[10]_i_13
    SLICE_X61Y103        LUT3 (Prop_lut3_I2_O)        0.301    16.182 r  average[6]_i_3/O
                         net (fo=1, routed)           0.474    16.656    n_0_average[6]_i_3
    SLICE_X61Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.041 r  average_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.041    n_0_average_reg[6]_i_2
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.375 r  average_reg[10]_i_2/O[1]
                         net (fo=3, routed)           0.758    18.133    n_6_average_reg[10]_i_2
    SLICE_X64Y104        LUT4 (Prop_lut4_I0_O)        0.303    18.436 r  disp_draw_inst/avg_inst/average[9]_i_44/O
                         net (fo=1, routed)           0.000    18.436    n_0_disp_draw_inst/avg_inst/average[9]_i_44
    SLICE_X64Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.016 r  disp_draw_inst/avg_inst/average_reg[9]_i_17/O[2]
                         net (fo=2, routed)           0.471    19.487    n_5_disp_draw_inst/avg_inst/average_reg[9]_i_17
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.302    19.789 r  disp_draw_inst/avg_inst/average[9]_i_19/O
                         net (fo=1, routed)           0.000    19.789    n_0_disp_draw_inst/avg_inst/average[9]_i_19
    SLICE_X65Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.187 r  disp_draw_inst/avg_inst/average_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.187    n_0_disp_draw_inst/avg_inst/average_reg[9]_i_8
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.521 r  disp_draw_inst/avg_inst/average_reg[13]_i_8/O[1]
                         net (fo=2, routed)           0.456    20.977    n_6_disp_draw_inst/avg_inst/average_reg[13]_i_8
    SLICE_X66Y103        LUT4 (Prop_lut4_I0_O)        0.303    21.280 r  disp_draw_inst/avg_inst/average[13]_i_11/O
                         net (fo=1, routed)           0.000    21.280    n_0_disp_draw_inst/avg_inst/average[13]_i_11
    SLICE_X66Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.923 r  disp_draw_inst/avg_inst/average_reg[13]_i_3/O[3]
                         net (fo=2, routed)           0.658    22.580    n_4_disp_draw_inst/avg_inst/average_reg[13]_i_3
    SLICE_X62Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.579    23.159 r  disp_draw_inst/avg_inst/average_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.159    n_0_disp_draw_inst/avg_inst/average_reg[13]_i_2
    SLICE_X62Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.482 r  disp_draw_inst/avg_inst/average_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.300    23.783    disp_draw_inst/avg_inst/ARG0_out[21]
    SLICE_X63Y105        LUT5 (Prop_lut5_I0_O)        0.306    24.089 r  average[15]_i_1/O
                         net (fo=1, routed)           0.000    24.089    disp_draw_inst/avg_inst/p_0_in[15]
    SLICE_X63Y105        FDRE                                         r  disp_draw_inst/avg_inst/average_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.495    14.680    clk_BUFG
    SLICE_X63Y105                                                     r  disp_draw_inst/avg_inst/average_reg[15]/C
                         clock pessimism              0.252    14.932    
                         clock uncertainty           -0.035    14.897    
    SLICE_X63Y105        FDRE (Setup_fdre_C_D)        0.032    14.929    disp_draw_inst/avg_inst/average_reg[15]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -24.089    
  -------------------------------------------------------------------
                         slack                                 -9.160    

Slack (VIOLATED) :        -9.008ns  (required time - arrival time)
  Source:                 disp_draw_inst/avgIn_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_draw_inst/avg_inst/average_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.970ns  (logic 9.300ns (49.024%)  route 9.670ns (50.975%))
  Logic Levels:           27  (CARRY4=13 LUT3=6 LUT4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 14.680 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.608     4.966    clk_BUFG
    SLICE_X52Y107                                                     r  disp_draw_inst/avgIn_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456     5.422 r  disp_draw_inst/avgIn_reg[0][0]/Q
                         net (fo=3, routed)           0.808     6.230    n_0_disp_draw_inst/avgIn_reg[0][0]
    SLICE_X53Y106        LUT3 (Prop_lut3_I0_O)        0.124     6.354 r  average[7]_i_70/O
                         net (fo=1, routed)           0.000     6.354    n_0_average[7]_i_70
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.601 r  average_reg[7]_i_56/O[0]
                         net (fo=2, routed)           0.468     7.069    n_7_average_reg[7]_i_56
    SLICE_X56Y108        LUT3 (Prop_lut3_I2_O)        0.299     7.368 r  average[3]_i_48/O
                         net (fo=2, routed)           0.749     8.117    n_0_average[3]_i_48
    SLICE_X55Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.654 r  average_reg[3]_i_23/O[2]
                         net (fo=5, routed)           0.674     9.328    n_5_average_reg[3]_i_23
    SLICE_X55Y99         LUT3 (Prop_lut3_I0_O)        0.302     9.630 r  average[3]_i_31/O
                         net (fo=1, routed)           0.602    10.231    n_0_average[3]_i_31_repN
    SLICE_X56Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.355 r  average[3]_i_17/O
                         net (fo=1, routed)           0.000    10.355    n_0_average[3]_i_17
    SLICE_X56Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.605 r  average_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.489    11.095    disp_draw_inst/avg_inst/ARG[2]
    SLICE_X60Y101        LUT3 (Prop_lut3_I0_O)        0.301    11.396 r  average[6]_i_63/O
                         net (fo=2, routed)           0.594    11.990    n_0_average[6]_i_63
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.124    12.114 r  average[6]_i_66/O
                         net (fo=1, routed)           0.000    12.114    n_0_average[6]_i_66
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.362 r  average_reg[6]_i_41/O[3]
                         net (fo=2, routed)           0.338    12.700    n_4_average_reg[6]_i_41
    SLICE_X60Y100        LUT3 (Prop_lut3_I1_O)        0.306    13.006 r  average[6]_i_33/O
                         net (fo=2, routed)           0.695    13.701    n_0_average[6]_i_33
    SLICE_X60Y105        LUT4 (Prop_lut4_I3_O)        0.124    13.825 r  average[6]_i_37/O
                         net (fo=1, routed)           0.000    13.825    n_0_average[6]_i_37
    SLICE_X60Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.077 r  average_reg[6]_i_13/O[0]
                         net (fo=2, routed)           0.702    14.779    n_7_average_reg[6]_i_13
    SLICE_X59Y106        LUT3 (Prop_lut3_I2_O)        0.288    15.067 r  average[2]_i_6/O
                         net (fo=2, routed)           0.492    15.559    n_0_average[2]_i_6
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.332    15.891 r  average[2]_i_10/O
                         net (fo=1, routed)           0.000    15.891    n_0_average[2]_i_10
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.531 r  average_reg[2]_i_2/O[3]
                         net (fo=3, routed)           0.893    17.424    n_4_average_reg[2]_i_2
    SLICE_X64Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    17.991 r  disp_draw_inst/avg_inst/average_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.991    n_0_disp_draw_inst/avg_inst/average_reg[1]_i_29
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.325 r  disp_draw_inst/avg_inst/average_reg[5]_i_17/O[1]
                         net (fo=2, routed)           0.501    18.826    n_6_disp_draw_inst/avg_inst/average_reg[5]_i_17
    SLICE_X65Y102        LUT4 (Prop_lut4_I0_O)        0.303    19.129 r  disp_draw_inst/avg_inst/average[5]_i_20/O
                         net (fo=1, routed)           0.000    19.129    n_0_disp_draw_inst/avg_inst/average[5]_i_20
    SLICE_X65Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.679 r  disp_draw_inst/avg_inst/average_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.679    n_0_disp_draw_inst/avg_inst/average_reg[5]_i_8
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.013 r  disp_draw_inst/avg_inst/average_reg[9]_i_8/O[1]
                         net (fo=2, routed)           0.515    20.527    n_6_disp_draw_inst/avg_inst/average_reg[9]_i_8
    SLICE_X66Y102        LUT4 (Prop_lut4_I0_O)        0.303    20.830 r  disp_draw_inst/avg_inst/average[9]_i_11/O
                         net (fo=1, routed)           0.000    20.830    n_0_disp_draw_inst/avg_inst/average[9]_i_11
    SLICE_X66Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.473 r  disp_draw_inst/avg_inst/average_reg[9]_i_3/O[3]
                         net (fo=2, routed)           0.740    22.213    n_4_disp_draw_inst/avg_inst/average_reg[9]_i_3
    SLICE_X62Y103        LUT4 (Prop_lut4_I0_O)        0.307    22.520 r  disp_draw_inst/avg_inst/average[9]_i_4/O
                         net (fo=1, routed)           0.000    22.520    n_0_disp_draw_inst/avg_inst/average[9]_i_4
    SLICE_X62Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.896 r  disp_draw_inst/avg_inst/average_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.896    n_0_disp_draw_inst/avg_inst/average_reg[9]_i_2
    SLICE_X62Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.219 r  disp_draw_inst/avg_inst/average_reg[13]_i_2/O[1]
                         net (fo=1, routed)           0.411    23.630    disp_draw_inst/avg_inst/ARG0_out[17]
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.306    23.936 r  average[11]_i_1/O
                         net (fo=1, routed)           0.000    23.936    disp_draw_inst/avg_inst/p_0_in[11]
    SLICE_X63Y104        FDRE                                         r  disp_draw_inst/avg_inst/average_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.495    14.680    clk_BUFG
    SLICE_X63Y104                                                     r  disp_draw_inst/avg_inst/average_reg[11]/C
                         clock pessimism              0.252    14.932    
                         clock uncertainty           -0.035    14.897    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.031    14.928    disp_draw_inst/avg_inst/average_reg[11]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -23.936    
  -------------------------------------------------------------------
                         slack                                 -9.008    

Slack (VIOLATED) :        -8.971ns  (required time - arrival time)
  Source:                 disp_draw_inst/avgIn_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_draw_inst/avg_inst/average_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.931ns  (logic 9.185ns (48.519%)  route 9.746ns (51.481%))
  Logic Levels:           27  (CARRY4=13 LUT3=6 LUT4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 14.680 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.608     4.966    clk_BUFG
    SLICE_X52Y107                                                     r  disp_draw_inst/avgIn_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456     5.422 r  disp_draw_inst/avgIn_reg[0][0]/Q
                         net (fo=3, routed)           0.808     6.230    n_0_disp_draw_inst/avgIn_reg[0][0]
    SLICE_X53Y106        LUT3 (Prop_lut3_I0_O)        0.124     6.354 r  average[7]_i_70/O
                         net (fo=1, routed)           0.000     6.354    n_0_average[7]_i_70
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.601 r  average_reg[7]_i_56/O[0]
                         net (fo=2, routed)           0.468     7.069    n_7_average_reg[7]_i_56
    SLICE_X56Y108        LUT3 (Prop_lut3_I2_O)        0.299     7.368 r  average[3]_i_48/O
                         net (fo=2, routed)           0.749     8.117    n_0_average[3]_i_48
    SLICE_X55Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.654 r  average_reg[3]_i_23/O[2]
                         net (fo=5, routed)           0.674     9.328    n_5_average_reg[3]_i_23
    SLICE_X55Y99         LUT3 (Prop_lut3_I0_O)        0.302     9.630 r  average[3]_i_31/O
                         net (fo=1, routed)           0.602    10.231    n_0_average[3]_i_31_repN
    SLICE_X56Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.355 r  average[3]_i_17/O
                         net (fo=1, routed)           0.000    10.355    n_0_average[3]_i_17
    SLICE_X56Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.605 r  average_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.489    11.095    disp_draw_inst/avg_inst/ARG[2]
    SLICE_X60Y101        LUT3 (Prop_lut3_I0_O)        0.301    11.396 r  average[6]_i_63/O
                         net (fo=2, routed)           0.594    11.990    n_0_average[6]_i_63
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.124    12.114 r  average[6]_i_66/O
                         net (fo=1, routed)           0.000    12.114    n_0_average[6]_i_66
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.362 r  average_reg[6]_i_41/O[3]
                         net (fo=2, routed)           0.338    12.700    n_4_average_reg[6]_i_41
    SLICE_X60Y100        LUT3 (Prop_lut3_I1_O)        0.306    13.006 r  average[6]_i_33/O
                         net (fo=2, routed)           0.695    13.701    n_0_average[6]_i_33
    SLICE_X60Y105        LUT4 (Prop_lut4_I3_O)        0.124    13.825 r  average[6]_i_37/O
                         net (fo=1, routed)           0.000    13.825    n_0_average[6]_i_37
    SLICE_X60Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.077 r  average_reg[6]_i_13/O[0]
                         net (fo=2, routed)           0.702    14.779    n_7_average_reg[6]_i_13
    SLICE_X59Y106        LUT3 (Prop_lut3_I2_O)        0.288    15.067 r  average[2]_i_6/O
                         net (fo=2, routed)           0.492    15.559    n_0_average[2]_i_6
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.332    15.891 r  average[2]_i_10/O
                         net (fo=1, routed)           0.000    15.891    n_0_average[2]_i_10
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.531 r  average_reg[2]_i_2/O[3]
                         net (fo=3, routed)           0.893    17.424    n_4_average_reg[2]_i_2
    SLICE_X64Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    17.991 r  disp_draw_inst/avg_inst/average_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.991    n_0_disp_draw_inst/avg_inst/average_reg[1]_i_29
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.325 r  disp_draw_inst/avg_inst/average_reg[5]_i_17/O[1]
                         net (fo=2, routed)           0.501    18.826    n_6_disp_draw_inst/avg_inst/average_reg[5]_i_17
    SLICE_X65Y102        LUT4 (Prop_lut4_I0_O)        0.303    19.129 r  disp_draw_inst/avg_inst/average[5]_i_20/O
                         net (fo=1, routed)           0.000    19.129    n_0_disp_draw_inst/avg_inst/average[5]_i_20
    SLICE_X65Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.679 r  disp_draw_inst/avg_inst/average_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.679    n_0_disp_draw_inst/avg_inst/average_reg[5]_i_8
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.013 r  disp_draw_inst/avg_inst/average_reg[9]_i_8/O[1]
                         net (fo=2, routed)           0.515    20.527    n_6_disp_draw_inst/avg_inst/average_reg[9]_i_8
    SLICE_X66Y102        LUT4 (Prop_lut4_I0_O)        0.303    20.830 r  disp_draw_inst/avg_inst/average[9]_i_11/O
                         net (fo=1, routed)           0.000    20.830    n_0_disp_draw_inst/avg_inst/average[9]_i_11
    SLICE_X66Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.473 r  disp_draw_inst/avg_inst/average_reg[9]_i_3/O[3]
                         net (fo=2, routed)           0.740    22.213    n_4_disp_draw_inst/avg_inst/average_reg[9]_i_3
    SLICE_X62Y103        LUT4 (Prop_lut4_I0_O)        0.307    22.520 r  disp_draw_inst/avg_inst/average[9]_i_4/O
                         net (fo=1, routed)           0.000    22.520    n_0_disp_draw_inst/avg_inst/average[9]_i_4
    SLICE_X62Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.896 r  disp_draw_inst/avg_inst/average_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.896    n_0_disp_draw_inst/avg_inst/average_reg[9]_i_2
    SLICE_X62Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.115 r  disp_draw_inst/avg_inst/average_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.487    23.602    disp_draw_inst/avg_inst/ARG0_out[16]
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.295    23.897 r  average[10]_i_1/O
                         net (fo=1, routed)           0.000    23.897    disp_draw_inst/avg_inst/p_0_in[10]
    SLICE_X63Y104        FDRE                                         r  disp_draw_inst/avg_inst/average_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.495    14.680    clk_BUFG
    SLICE_X63Y104                                                     r  disp_draw_inst/avg_inst/average_reg[10]/C
                         clock pessimism              0.252    14.932    
                         clock uncertainty           -0.035    14.897    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.029    14.926    disp_draw_inst/avg_inst/average_reg[10]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -23.897    
  -------------------------------------------------------------------
                         slack                                 -8.971    

Slack (VIOLATED) :        -8.897ns  (required time - arrival time)
  Source:                 disp_draw_inst/avgIn_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_draw_inst/avg_inst/average_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.861ns  (logic 9.293ns (49.271%)  route 9.568ns (50.729%))
  Logic Levels:           27  (CARRY4=13 LUT3=6 LUT4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 14.681 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.608     4.966    clk_BUFG
    SLICE_X52Y107                                                     r  disp_draw_inst/avgIn_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456     5.422 r  disp_draw_inst/avgIn_reg[0][0]/Q
                         net (fo=3, routed)           0.808     6.230    n_0_disp_draw_inst/avgIn_reg[0][0]
    SLICE_X53Y106        LUT3 (Prop_lut3_I0_O)        0.124     6.354 r  average[7]_i_70/O
                         net (fo=1, routed)           0.000     6.354    n_0_average[7]_i_70
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.601 r  average_reg[7]_i_56/O[0]
                         net (fo=2, routed)           0.468     7.069    n_7_average_reg[7]_i_56
    SLICE_X56Y108        LUT3 (Prop_lut3_I2_O)        0.299     7.368 r  average[3]_i_48/O
                         net (fo=2, routed)           0.749     8.117    n_0_average[3]_i_48
    SLICE_X55Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.654 r  average_reg[3]_i_23/O[2]
                         net (fo=5, routed)           0.674     9.328    n_5_average_reg[3]_i_23
    SLICE_X55Y99         LUT3 (Prop_lut3_I0_O)        0.302     9.630 r  average[3]_i_31/O
                         net (fo=1, routed)           0.602    10.231    n_0_average[3]_i_31_repN
    SLICE_X56Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.355 r  average[3]_i_17/O
                         net (fo=1, routed)           0.000    10.355    n_0_average[3]_i_17
    SLICE_X56Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.605 r  average_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.489    11.095    disp_draw_inst/avg_inst/ARG[2]
    SLICE_X60Y101        LUT3 (Prop_lut3_I0_O)        0.301    11.396 r  average[6]_i_63/O
                         net (fo=2, routed)           0.594    11.990    n_0_average[6]_i_63
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.124    12.114 r  average[6]_i_66/O
                         net (fo=1, routed)           0.000    12.114    n_0_average[6]_i_66
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.362 r  average_reg[6]_i_41/O[3]
                         net (fo=2, routed)           0.338    12.700    n_4_average_reg[6]_i_41
    SLICE_X60Y100        LUT3 (Prop_lut3_I1_O)        0.306    13.006 r  average[6]_i_33/O
                         net (fo=2, routed)           0.695    13.701    n_0_average[6]_i_33
    SLICE_X60Y105        LUT4 (Prop_lut4_I3_O)        0.124    13.825 r  average[6]_i_37/O
                         net (fo=1, routed)           0.000    13.825    n_0_average[6]_i_37
    SLICE_X60Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.077 r  average_reg[6]_i_13/O[0]
                         net (fo=2, routed)           0.702    14.779    n_7_average_reg[6]_i_13
    SLICE_X59Y106        LUT3 (Prop_lut3_I2_O)        0.288    15.067 r  average[2]_i_6/O
                         net (fo=2, routed)           0.492    15.559    n_0_average[2]_i_6
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.332    15.891 r  average[2]_i_10/O
                         net (fo=1, routed)           0.000    15.891    n_0_average[2]_i_10
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.531 r  average_reg[2]_i_2/O[3]
                         net (fo=3, routed)           0.893    17.424    n_4_average_reg[2]_i_2
    SLICE_X64Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    17.991 r  disp_draw_inst/avg_inst/average_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.991    n_0_disp_draw_inst/avg_inst/average_reg[1]_i_29
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.325 r  disp_draw_inst/avg_inst/average_reg[5]_i_17/O[1]
                         net (fo=2, routed)           0.501    18.826    n_6_disp_draw_inst/avg_inst/average_reg[5]_i_17
    SLICE_X65Y102        LUT4 (Prop_lut4_I0_O)        0.303    19.129 r  disp_draw_inst/avg_inst/average[5]_i_20/O
                         net (fo=1, routed)           0.000    19.129    n_0_disp_draw_inst/avg_inst/average[5]_i_20
    SLICE_X65Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.679 r  disp_draw_inst/avg_inst/average_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.679    n_0_disp_draw_inst/avg_inst/average_reg[5]_i_8
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.013 r  disp_draw_inst/avg_inst/average_reg[9]_i_8/O[1]
                         net (fo=2, routed)           0.515    20.527    n_6_disp_draw_inst/avg_inst/average_reg[9]_i_8
    SLICE_X66Y102        LUT4 (Prop_lut4_I0_O)        0.303    20.830 r  disp_draw_inst/avg_inst/average[9]_i_11/O
                         net (fo=1, routed)           0.000    20.830    n_0_disp_draw_inst/avg_inst/average[9]_i_11
    SLICE_X66Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.473 r  disp_draw_inst/avg_inst/average_reg[9]_i_3/O[3]
                         net (fo=2, routed)           0.740    22.213    n_4_disp_draw_inst/avg_inst/average_reg[9]_i_3
    SLICE_X62Y103        LUT4 (Prop_lut4_I0_O)        0.307    22.520 r  disp_draw_inst/avg_inst/average[9]_i_4/O
                         net (fo=1, routed)           0.000    22.520    n_0_disp_draw_inst/avg_inst/average[9]_i_4
    SLICE_X62Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.896 r  disp_draw_inst/avg_inst/average_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.896    n_0_disp_draw_inst/avg_inst/average_reg[9]_i_2
    SLICE_X62Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.211 r  disp_draw_inst/avg_inst/average_reg[13]_i_2/O[3]
                         net (fo=1, routed)           0.309    23.520    disp_draw_inst/avg_inst/ARG0_out[19]
    SLICE_X67Y104        LUT5 (Prop_lut5_I0_O)        0.307    23.827 r  average[13]_i_1/O
                         net (fo=1, routed)           0.000    23.827    disp_draw_inst/avg_inst/p_0_in[13]
    SLICE_X67Y104        FDRE                                         r  disp_draw_inst/avg_inst/average_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.496    14.681    clk_BUFG
    SLICE_X67Y104                                                     r  disp_draw_inst/avg_inst/average_reg[13]/C
                         clock pessimism              0.252    14.933    
                         clock uncertainty           -0.035    14.898    
    SLICE_X67Y104        FDRE (Setup_fdre_C_D)        0.032    14.930    disp_draw_inst/avg_inst/average_reg[13]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -23.827    
  -------------------------------------------------------------------
                         slack                                 -8.897    

Slack (VIOLATED) :        -8.850ns  (required time - arrival time)
  Source:                 disp_draw_inst/avgIn_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_draw_inst/avg_inst/average_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.811ns  (logic 9.211ns (48.965%)  route 9.600ns (51.035%))
  Logic Levels:           27  (CARRY4=13 LUT3=6 LUT4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 14.680 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.608     4.966    clk_BUFG
    SLICE_X52Y107                                                     r  disp_draw_inst/avgIn_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456     5.422 r  disp_draw_inst/avgIn_reg[0][0]/Q
                         net (fo=3, routed)           0.808     6.230    n_0_disp_draw_inst/avgIn_reg[0][0]
    SLICE_X53Y106        LUT3 (Prop_lut3_I0_O)        0.124     6.354 r  average[7]_i_70/O
                         net (fo=1, routed)           0.000     6.354    n_0_average[7]_i_70
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.601 r  average_reg[7]_i_56/O[0]
                         net (fo=2, routed)           0.468     7.069    n_7_average_reg[7]_i_56
    SLICE_X56Y108        LUT3 (Prop_lut3_I2_O)        0.299     7.368 r  average[3]_i_48/O
                         net (fo=2, routed)           0.749     8.117    n_0_average[3]_i_48
    SLICE_X55Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.654 r  average_reg[3]_i_23/O[2]
                         net (fo=5, routed)           0.674     9.328    n_5_average_reg[3]_i_23
    SLICE_X55Y99         LUT3 (Prop_lut3_I0_O)        0.302     9.630 r  average[3]_i_31/O
                         net (fo=1, routed)           0.602    10.231    n_0_average[3]_i_31_repN
    SLICE_X56Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.355 r  average[3]_i_17/O
                         net (fo=1, routed)           0.000    10.355    n_0_average[3]_i_17
    SLICE_X56Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.605 r  average_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.489    11.095    disp_draw_inst/avg_inst/ARG[2]
    SLICE_X60Y101        LUT3 (Prop_lut3_I0_O)        0.301    11.396 r  average[6]_i_63/O
                         net (fo=2, routed)           0.594    11.990    n_0_average[6]_i_63
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.124    12.114 r  average[6]_i_66/O
                         net (fo=1, routed)           0.000    12.114    n_0_average[6]_i_66
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.362 r  average_reg[6]_i_41/O[3]
                         net (fo=2, routed)           0.338    12.700    n_4_average_reg[6]_i_41
    SLICE_X60Y100        LUT3 (Prop_lut3_I1_O)        0.306    13.006 r  average[6]_i_33/O
                         net (fo=2, routed)           0.695    13.701    n_0_average[6]_i_33
    SLICE_X60Y105        LUT4 (Prop_lut4_I3_O)        0.124    13.825 r  average[6]_i_37/O
                         net (fo=1, routed)           0.000    13.825    n_0_average[6]_i_37
    SLICE_X60Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.077 r  average_reg[6]_i_13/O[0]
                         net (fo=2, routed)           0.702    14.779    n_7_average_reg[6]_i_13
    SLICE_X59Y106        LUT3 (Prop_lut3_I2_O)        0.288    15.067 r  average[2]_i_6/O
                         net (fo=2, routed)           0.492    15.559    n_0_average[2]_i_6
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.332    15.891 r  average[2]_i_10/O
                         net (fo=1, routed)           0.000    15.891    n_0_average[2]_i_10
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.531 r  average_reg[2]_i_2/O[3]
                         net (fo=3, routed)           0.893    17.424    n_4_average_reg[2]_i_2
    SLICE_X64Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    17.991 r  disp_draw_inst/avg_inst/average_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.991    n_0_disp_draw_inst/avg_inst/average_reg[1]_i_29
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.325 r  disp_draw_inst/avg_inst/average_reg[5]_i_17/O[1]
                         net (fo=2, routed)           0.501    18.826    n_6_disp_draw_inst/avg_inst/average_reg[5]_i_17
    SLICE_X65Y102        LUT4 (Prop_lut4_I0_O)        0.303    19.129 r  disp_draw_inst/avg_inst/average[5]_i_20/O
                         net (fo=1, routed)           0.000    19.129    n_0_disp_draw_inst/avg_inst/average[5]_i_20
    SLICE_X65Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.679 r  disp_draw_inst/avg_inst/average_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.679    n_0_disp_draw_inst/avg_inst/average_reg[5]_i_8
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.013 r  disp_draw_inst/avg_inst/average_reg[9]_i_8/O[1]
                         net (fo=2, routed)           0.515    20.527    n_6_disp_draw_inst/avg_inst/average_reg[9]_i_8
    SLICE_X66Y102        LUT4 (Prop_lut4_I0_O)        0.303    20.830 r  disp_draw_inst/avg_inst/average[9]_i_11/O
                         net (fo=1, routed)           0.000    20.830    n_0_disp_draw_inst/avg_inst/average[9]_i_11
    SLICE_X66Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.473 r  disp_draw_inst/avg_inst/average_reg[9]_i_3/O[3]
                         net (fo=2, routed)           0.740    22.213    n_4_disp_draw_inst/avg_inst/average_reg[9]_i_3
    SLICE_X62Y103        LUT4 (Prop_lut4_I0_O)        0.307    22.520 r  disp_draw_inst/avg_inst/average[9]_i_4/O
                         net (fo=1, routed)           0.000    22.520    n_0_disp_draw_inst/avg_inst/average[9]_i_4
    SLICE_X62Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.896 r  disp_draw_inst/avg_inst/average_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.896    n_0_disp_draw_inst/avg_inst/average_reg[9]_i_2
    SLICE_X62Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.135 r  disp_draw_inst/avg_inst/average_reg[13]_i_2/O[2]
                         net (fo=1, routed)           0.341    23.477    disp_draw_inst/avg_inst/ARG0_out[18]
    SLICE_X63Y104        LUT5 (Prop_lut5_I0_O)        0.301    23.778 r  average[12]_i_1/O
                         net (fo=1, routed)           0.000    23.778    disp_draw_inst/avg_inst/p_0_in[12]
    SLICE_X63Y104        FDRE                                         r  disp_draw_inst/avg_inst/average_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.495    14.680    clk_BUFG
    SLICE_X63Y104                                                     r  disp_draw_inst/avg_inst/average_reg[12]/C
                         clock pessimism              0.252    14.932    
                         clock uncertainty           -0.035    14.897    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.031    14.928    disp_draw_inst/avg_inst/average_reg[12]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -23.778    
  -------------------------------------------------------------------
                         slack                                 -8.850    

Slack (VIOLATED) :        -8.779ns  (required time - arrival time)
  Source:                 disp_draw_inst/avgIn_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_draw_inst/avg_inst/average_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.742ns  (logic 8.857ns (47.258%)  route 9.885ns (52.742%))
  Logic Levels:           26  (CARRY4=12 LUT3=6 LUT4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 14.680 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.608     4.966    clk_BUFG
    SLICE_X52Y107                                                     r  disp_draw_inst/avgIn_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456     5.422 r  disp_draw_inst/avgIn_reg[0][0]/Q
                         net (fo=3, routed)           0.808     6.230    n_0_disp_draw_inst/avgIn_reg[0][0]
    SLICE_X53Y106        LUT3 (Prop_lut3_I0_O)        0.124     6.354 r  average[7]_i_70/O
                         net (fo=1, routed)           0.000     6.354    n_0_average[7]_i_70
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.601 r  average_reg[7]_i_56/O[0]
                         net (fo=2, routed)           0.468     7.069    n_7_average_reg[7]_i_56
    SLICE_X56Y108        LUT3 (Prop_lut3_I2_O)        0.299     7.368 r  average[3]_i_48/O
                         net (fo=2, routed)           0.749     8.117    n_0_average[3]_i_48
    SLICE_X55Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.654 r  average_reg[3]_i_23/O[2]
                         net (fo=5, routed)           0.674     9.328    n_5_average_reg[3]_i_23
    SLICE_X55Y99         LUT3 (Prop_lut3_I0_O)        0.302     9.630 r  average[3]_i_31/O
                         net (fo=1, routed)           0.602    10.231    n_0_average[3]_i_31_repN
    SLICE_X56Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.355 r  average[3]_i_17/O
                         net (fo=1, routed)           0.000    10.355    n_0_average[3]_i_17
    SLICE_X56Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.605 r  average_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.489    11.095    disp_draw_inst/avg_inst/ARG[2]
    SLICE_X60Y101        LUT3 (Prop_lut3_I0_O)        0.301    11.396 r  average[6]_i_63/O
                         net (fo=2, routed)           0.594    11.990    n_0_average[6]_i_63
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.124    12.114 r  average[6]_i_66/O
                         net (fo=1, routed)           0.000    12.114    n_0_average[6]_i_66
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.362 r  average_reg[6]_i_41/O[3]
                         net (fo=2, routed)           0.338    12.700    n_4_average_reg[6]_i_41
    SLICE_X60Y100        LUT3 (Prop_lut3_I1_O)        0.306    13.006 r  average[6]_i_33/O
                         net (fo=2, routed)           0.695    13.701    n_0_average[6]_i_33
    SLICE_X60Y105        LUT4 (Prop_lut4_I3_O)        0.124    13.825 r  average[6]_i_37/O
                         net (fo=1, routed)           0.000    13.825    n_0_average[6]_i_37
    SLICE_X60Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.077 r  average_reg[6]_i_13/O[0]
                         net (fo=2, routed)           0.702    14.779    n_7_average_reg[6]_i_13
    SLICE_X59Y106        LUT3 (Prop_lut3_I2_O)        0.288    15.067 r  average[2]_i_6/O
                         net (fo=2, routed)           0.492    15.559    n_0_average[2]_i_6
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.332    15.891 r  average[2]_i_10/O
                         net (fo=1, routed)           0.000    15.891    n_0_average[2]_i_10
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.531 r  average_reg[2]_i_2/O[3]
                         net (fo=3, routed)           0.893    17.424    n_4_average_reg[2]_i_2
    SLICE_X64Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    17.991 r  disp_draw_inst/avg_inst/average_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.991    n_0_disp_draw_inst/avg_inst/average_reg[1]_i_29
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.325 r  disp_draw_inst/avg_inst/average_reg[5]_i_17/O[1]
                         net (fo=2, routed)           0.501    18.826    n_6_disp_draw_inst/avg_inst/average_reg[5]_i_17
    SLICE_X65Y102        LUT4 (Prop_lut4_I0_O)        0.303    19.129 r  disp_draw_inst/avg_inst/average[5]_i_20/O
                         net (fo=1, routed)           0.000    19.129    n_0_disp_draw_inst/avg_inst/average[5]_i_20
    SLICE_X65Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.679 r  disp_draw_inst/avg_inst/average_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.679    n_0_disp_draw_inst/avg_inst/average_reg[5]_i_8
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.013 r  disp_draw_inst/avg_inst/average_reg[9]_i_8/O[1]
                         net (fo=2, routed)           0.515    20.527    n_6_disp_draw_inst/avg_inst/average_reg[9]_i_8
    SLICE_X66Y102        LUT4 (Prop_lut4_I0_O)        0.303    20.830 r  disp_draw_inst/avg_inst/average[9]_i_11/O
                         net (fo=1, routed)           0.000    20.830    n_0_disp_draw_inst/avg_inst/average[9]_i_11
    SLICE_X66Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.473 r  disp_draw_inst/avg_inst/average_reg[9]_i_3/O[3]
                         net (fo=2, routed)           0.740    22.213    n_4_disp_draw_inst/avg_inst/average_reg[9]_i_3
    SLICE_X62Y103        LUT4 (Prop_lut4_I0_O)        0.307    22.520 r  disp_draw_inst/avg_inst/average[9]_i_4/O
                         net (fo=1, routed)           0.000    22.520    n_0_disp_draw_inst/avg_inst/average[9]_i_4
    SLICE_X62Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    22.775 r  disp_draw_inst/avg_inst/average_reg[9]_i_2/O[3]
                         net (fo=1, routed)           0.626    23.401    disp_draw_inst/avg_inst/ARG0_out[15]
    SLICE_X63Y103        LUT5 (Prop_lut5_I4_O)        0.307    23.708 r  average[9]_i_1/O
                         net (fo=1, routed)           0.000    23.708    disp_draw_inst/avg_inst/p_0_in[9]
    SLICE_X63Y103        FDRE                                         r  disp_draw_inst/avg_inst/average_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.495    14.680    clk_BUFG
    SLICE_X63Y103                                                     r  disp_draw_inst/avg_inst/average_reg[9]/C
                         clock pessimism              0.252    14.932    
                         clock uncertainty           -0.035    14.897    
    SLICE_X63Y103        FDRE (Setup_fdre_C_D)        0.032    14.929    disp_draw_inst/avg_inst/average_reg[9]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -23.708    
  -------------------------------------------------------------------
                         slack                                 -8.779    

Slack (VIOLATED) :        -8.432ns  (required time - arrival time)
  Source:                 disp_draw_inst/avgIn_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_draw_inst/avg_inst/average_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.392ns  (logic 8.589ns (46.699%)  route 9.803ns (53.301%))
  Logic Levels:           26  (CARRY4=12 LUT3=6 LUT4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 14.680 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.608     4.966    clk_BUFG
    SLICE_X52Y107                                                     r  disp_draw_inst/avgIn_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456     5.422 r  disp_draw_inst/avgIn_reg[0][0]/Q
                         net (fo=3, routed)           0.808     6.230    n_0_disp_draw_inst/avgIn_reg[0][0]
    SLICE_X53Y106        LUT3 (Prop_lut3_I0_O)        0.124     6.354 r  average[7]_i_70/O
                         net (fo=1, routed)           0.000     6.354    n_0_average[7]_i_70
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.601 r  average_reg[7]_i_56/O[0]
                         net (fo=2, routed)           0.468     7.069    n_7_average_reg[7]_i_56
    SLICE_X56Y108        LUT3 (Prop_lut3_I2_O)        0.299     7.368 r  average[3]_i_48/O
                         net (fo=2, routed)           0.749     8.117    n_0_average[3]_i_48
    SLICE_X55Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.654 r  average_reg[3]_i_23/O[2]
                         net (fo=5, routed)           0.674     9.328    n_5_average_reg[3]_i_23
    SLICE_X55Y99         LUT3 (Prop_lut3_I0_O)        0.302     9.630 r  average[3]_i_31/O
                         net (fo=1, routed)           0.602    10.231    n_0_average[3]_i_31_repN
    SLICE_X56Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.355 r  average[3]_i_17/O
                         net (fo=1, routed)           0.000    10.355    n_0_average[3]_i_17
    SLICE_X56Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.605 r  average_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.489    11.095    disp_draw_inst/avg_inst/ARG[2]
    SLICE_X60Y101        LUT3 (Prop_lut3_I0_O)        0.301    11.396 r  average[6]_i_63/O
                         net (fo=2, routed)           0.594    11.990    n_0_average[6]_i_63
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.124    12.114 r  average[6]_i_66/O
                         net (fo=1, routed)           0.000    12.114    n_0_average[6]_i_66
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.362 r  average_reg[6]_i_41/O[3]
                         net (fo=2, routed)           0.338    12.700    n_4_average_reg[6]_i_41
    SLICE_X60Y100        LUT3 (Prop_lut3_I1_O)        0.306    13.006 r  average[6]_i_33/O
                         net (fo=2, routed)           0.695    13.701    n_0_average[6]_i_33
    SLICE_X60Y105        LUT4 (Prop_lut4_I3_O)        0.124    13.825 r  average[6]_i_37/O
                         net (fo=1, routed)           0.000    13.825    n_0_average[6]_i_37
    SLICE_X60Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.077 r  average_reg[6]_i_13/O[0]
                         net (fo=2, routed)           0.702    14.779    n_7_average_reg[6]_i_13
    SLICE_X59Y106        LUT3 (Prop_lut3_I2_O)        0.288    15.067 r  average[2]_i_6/O
                         net (fo=2, routed)           0.492    15.559    n_0_average[2]_i_6
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.332    15.891 r  average[2]_i_10/O
                         net (fo=1, routed)           0.000    15.891    n_0_average[2]_i_10
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.531 r  average_reg[2]_i_2/O[3]
                         net (fo=3, routed)           0.893    17.424    n_4_average_reg[2]_i_2
    SLICE_X64Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    17.991 r  disp_draw_inst/avg_inst/average_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.991    n_0_disp_draw_inst/avg_inst/average_reg[1]_i_29
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.325 r  disp_draw_inst/avg_inst/average_reg[5]_i_17/O[1]
                         net (fo=2, routed)           0.501    18.826    n_6_disp_draw_inst/avg_inst/average_reg[5]_i_17
    SLICE_X65Y102        LUT4 (Prop_lut4_I0_O)        0.303    19.129 r  disp_draw_inst/avg_inst/average[5]_i_20/O
                         net (fo=1, routed)           0.000    19.129    n_0_disp_draw_inst/avg_inst/average[5]_i_20
    SLICE_X65Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.709 r  disp_draw_inst/avg_inst/average_reg[5]_i_8/O[2]
                         net (fo=2, routed)           0.455    20.164    n_5_disp_draw_inst/avg_inst/average_reg[5]_i_8
    SLICE_X66Y101        LUT6 (Prop_lut6_I0_O)        0.302    20.466 r  disp_draw_inst/avg_inst/average[5]_i_10/O
                         net (fo=1, routed)           0.000    20.466    n_0_disp_draw_inst/avg_inst/average[5]_i_10
    SLICE_X66Y101        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    20.818 r  disp_draw_inst/avg_inst/average_reg[5]_i_3/O[3]
                         net (fo=2, routed)           0.740    21.557    n_4_disp_draw_inst/avg_inst/average_reg[5]_i_3
    SLICE_X62Y102        LUT4 (Prop_lut4_I0_O)        0.307    21.864 r  disp_draw_inst/avg_inst/average[5]_i_4/O
                         net (fo=1, routed)           0.000    21.864    n_0_disp_draw_inst/avg_inst/average[5]_i_4
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.240 r  disp_draw_inst/avg_inst/average_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.240    n_0_disp_draw_inst/avg_inst/average_reg[5]_i_2
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.459 r  disp_draw_inst/avg_inst/average_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.604    23.063    disp_draw_inst/avg_inst/ARG0_out[12]
    SLICE_X63Y103        LUT5 (Prop_lut5_I4_O)        0.295    23.358 r  average[6]_i_1/O
                         net (fo=1, routed)           0.000    23.358    disp_draw_inst/avg_inst/p_0_in[6]
    SLICE_X63Y103        FDRE                                         r  disp_draw_inst/avg_inst/average_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.495    14.680    clk_BUFG
    SLICE_X63Y103                                                     r  disp_draw_inst/avg_inst/average_reg[6]/C
                         clock pessimism              0.252    14.932    
                         clock uncertainty           -0.035    14.897    
    SLICE_X63Y103        FDRE (Setup_fdre_C_D)        0.029    14.926    disp_draw_inst/avg_inst/average_reg[6]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -23.358    
  -------------------------------------------------------------------
                         slack                                 -8.432    

Slack (VIOLATED) :        -8.379ns  (required time - arrival time)
  Source:                 disp_draw_inst/avgIn_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_draw_inst/avg_inst/average_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.341ns  (logic 8.884ns (48.439%)  route 9.457ns (51.561%))
  Logic Levels:           25  (CARRY4=12 LUT3=6 LUT4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 14.680 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.608     4.966    clk_BUFG
    SLICE_X52Y107                                                     r  disp_draw_inst/avgIn_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456     5.422 r  disp_draw_inst/avgIn_reg[0][0]/Q
                         net (fo=3, routed)           0.808     6.230    n_0_disp_draw_inst/avgIn_reg[0][0]
    SLICE_X53Y106        LUT3 (Prop_lut3_I0_O)        0.124     6.354 r  average[7]_i_70/O
                         net (fo=1, routed)           0.000     6.354    n_0_average[7]_i_70
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.601 r  average_reg[7]_i_56/O[0]
                         net (fo=2, routed)           0.468     7.069    n_7_average_reg[7]_i_56
    SLICE_X56Y108        LUT3 (Prop_lut3_I2_O)        0.299     7.368 r  average[3]_i_48/O
                         net (fo=2, routed)           0.749     8.117    n_0_average[3]_i_48
    SLICE_X55Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.654 r  average_reg[3]_i_23/O[2]
                         net (fo=5, routed)           0.674     9.328    n_5_average_reg[3]_i_23
    SLICE_X55Y99         LUT3 (Prop_lut3_I0_O)        0.302     9.630 r  average[3]_i_31/O
                         net (fo=1, routed)           0.602    10.231    n_0_average[3]_i_31_repN
    SLICE_X56Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.355 r  average[3]_i_17/O
                         net (fo=1, routed)           0.000    10.355    n_0_average[3]_i_17
    SLICE_X56Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.605 r  average_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.489    11.095    disp_draw_inst/avg_inst/ARG[2]
    SLICE_X60Y101        LUT3 (Prop_lut3_I0_O)        0.301    11.396 r  average[6]_i_63/O
                         net (fo=2, routed)           0.594    11.990    n_0_average[6]_i_63
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.124    12.114 r  average[6]_i_66/O
                         net (fo=1, routed)           0.000    12.114    n_0_average[6]_i_66
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.362 r  average_reg[6]_i_41/O[3]
                         net (fo=2, routed)           0.338    12.700    n_4_average_reg[6]_i_41
    SLICE_X60Y100        LUT3 (Prop_lut3_I1_O)        0.306    13.006 r  average[6]_i_33/O
                         net (fo=2, routed)           0.695    13.701    n_0_average[6]_i_33
    SLICE_X60Y105        LUT4 (Prop_lut4_I3_O)        0.124    13.825 r  average[6]_i_37/O
                         net (fo=1, routed)           0.000    13.825    n_0_average[6]_i_37
    SLICE_X60Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.077 r  average_reg[6]_i_13/O[0]
                         net (fo=2, routed)           0.702    14.779    n_7_average_reg[6]_i_13
    SLICE_X59Y106        LUT3 (Prop_lut3_I2_O)        0.288    15.067 r  average[2]_i_6/O
                         net (fo=2, routed)           0.492    15.559    n_0_average[2]_i_6
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.332    15.891 r  average[2]_i_10/O
                         net (fo=1, routed)           0.000    15.891    n_0_average[2]_i_10
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.531 r  average_reg[2]_i_2/O[3]
                         net (fo=3, routed)           0.893    17.424    n_4_average_reg[2]_i_2
    SLICE_X64Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    17.991 r  disp_draw_inst/avg_inst/average_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.991    n_0_disp_draw_inst/avg_inst/average_reg[1]_i_29
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.325 r  disp_draw_inst/avg_inst/average_reg[5]_i_17/O[1]
                         net (fo=2, routed)           0.501    18.826    n_6_disp_draw_inst/avg_inst/average_reg[5]_i_17
    SLICE_X65Y102        LUT4 (Prop_lut4_I0_O)        0.303    19.129 r  disp_draw_inst/avg_inst/average[5]_i_20/O
                         net (fo=1, routed)           0.000    19.129    n_0_disp_draw_inst/avg_inst/average[5]_i_20
    SLICE_X65Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.769 r  disp_draw_inst/avg_inst/average_reg[5]_i_8/O[3]
                         net (fo=2, routed)           0.650    20.419    n_4_disp_draw_inst/avg_inst/average_reg[5]_i_8
    SLICE_X66Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    20.997 r  disp_draw_inst/avg_inst/average_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.997    n_0_disp_draw_inst/avg_inst/average_reg[5]_i_3
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.320 r  disp_draw_inst/avg_inst/average_reg[9]_i_3/O[1]
                         net (fo=2, routed)           0.461    21.780    n_6_disp_draw_inst/avg_inst/average_reg[9]_i_3
    SLICE_X62Y103        LUT4 (Prop_lut4_I0_O)        0.306    22.086 r  disp_draw_inst/avg_inst/average[9]_i_6/O
                         net (fo=1, routed)           0.000    22.086    n_0_disp_draw_inst/avg_inst/average[9]_i_6
    SLICE_X62Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.664 r  disp_draw_inst/avg_inst/average_reg[9]_i_2/O[2]
                         net (fo=1, routed)           0.341    23.006    disp_draw_inst/avg_inst/ARG0_out[14]
    SLICE_X63Y103        LUT5 (Prop_lut5_I4_O)        0.301    23.307 r  average[8]_i_1/O
                         net (fo=1, routed)           0.000    23.307    disp_draw_inst/avg_inst/p_0_in[8]
    SLICE_X63Y103        FDRE                                         r  disp_draw_inst/avg_inst/average_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.495    14.680    clk_BUFG
    SLICE_X63Y103                                                     r  disp_draw_inst/avg_inst/average_reg[8]/C
                         clock pessimism              0.252    14.932    
                         clock uncertainty           -0.035    14.897    
    SLICE_X63Y103        FDRE (Setup_fdre_C_D)        0.031    14.928    disp_draw_inst/avg_inst/average_reg[8]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -23.307    
  -------------------------------------------------------------------
                         slack                                 -8.379    

Slack (VIOLATED) :        -8.285ns  (required time - arrival time)
  Source:                 disp_draw_inst/avgIn_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_draw_inst/avg_inst/average_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.247ns  (logic 8.704ns (47.701%)  route 9.543ns (52.299%))
  Logic Levels:           26  (CARRY4=12 LUT3=6 LUT4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 14.680 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.608     4.966    clk_BUFG
    SLICE_X52Y107                                                     r  disp_draw_inst/avgIn_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456     5.422 r  disp_draw_inst/avgIn_reg[0][0]/Q
                         net (fo=3, routed)           0.808     6.230    n_0_disp_draw_inst/avgIn_reg[0][0]
    SLICE_X53Y106        LUT3 (Prop_lut3_I0_O)        0.124     6.354 r  average[7]_i_70/O
                         net (fo=1, routed)           0.000     6.354    n_0_average[7]_i_70
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.601 r  average_reg[7]_i_56/O[0]
                         net (fo=2, routed)           0.468     7.069    n_7_average_reg[7]_i_56
    SLICE_X56Y108        LUT3 (Prop_lut3_I2_O)        0.299     7.368 r  average[3]_i_48/O
                         net (fo=2, routed)           0.749     8.117    n_0_average[3]_i_48
    SLICE_X55Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.654 r  average_reg[3]_i_23/O[2]
                         net (fo=5, routed)           0.674     9.328    n_5_average_reg[3]_i_23
    SLICE_X55Y99         LUT3 (Prop_lut3_I0_O)        0.302     9.630 r  average[3]_i_31/O
                         net (fo=1, routed)           0.602    10.231    n_0_average[3]_i_31_repN
    SLICE_X56Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.355 r  average[3]_i_17/O
                         net (fo=1, routed)           0.000    10.355    n_0_average[3]_i_17
    SLICE_X56Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.605 r  average_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.489    11.095    disp_draw_inst/avg_inst/ARG[2]
    SLICE_X60Y101        LUT3 (Prop_lut3_I0_O)        0.301    11.396 r  average[6]_i_63/O
                         net (fo=2, routed)           0.594    11.990    n_0_average[6]_i_63
    SLICE_X59Y101        LUT4 (Prop_lut4_I3_O)        0.124    12.114 r  average[6]_i_66/O
                         net (fo=1, routed)           0.000    12.114    n_0_average[6]_i_66
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.362 r  average_reg[6]_i_41/O[3]
                         net (fo=2, routed)           0.338    12.700    n_4_average_reg[6]_i_41
    SLICE_X60Y100        LUT3 (Prop_lut3_I1_O)        0.306    13.006 r  average[6]_i_33/O
                         net (fo=2, routed)           0.695    13.701    n_0_average[6]_i_33
    SLICE_X60Y105        LUT4 (Prop_lut4_I3_O)        0.124    13.825 r  average[6]_i_37/O
                         net (fo=1, routed)           0.000    13.825    n_0_average[6]_i_37
    SLICE_X60Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.077 r  average_reg[6]_i_13/O[0]
                         net (fo=2, routed)           0.702    14.779    n_7_average_reg[6]_i_13
    SLICE_X59Y106        LUT3 (Prop_lut3_I2_O)        0.288    15.067 r  average[2]_i_6/O
                         net (fo=2, routed)           0.492    15.559    n_0_average[2]_i_6
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.332    15.891 r  average[2]_i_10/O
                         net (fo=1, routed)           0.000    15.891    n_0_average[2]_i_10
    SLICE_X61Y105        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.531 r  average_reg[2]_i_2/O[3]
                         net (fo=3, routed)           0.893    17.424    n_4_average_reg[2]_i_2
    SLICE_X64Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    17.991 r  disp_draw_inst/avg_inst/average_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.991    n_0_disp_draw_inst/avg_inst/average_reg[1]_i_29
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.325 r  disp_draw_inst/avg_inst/average_reg[5]_i_17/O[1]
                         net (fo=2, routed)           0.501    18.826    n_6_disp_draw_inst/avg_inst/average_reg[5]_i_17
    SLICE_X65Y102        LUT4 (Prop_lut4_I0_O)        0.303    19.129 r  disp_draw_inst/avg_inst/average[5]_i_20/O
                         net (fo=1, routed)           0.000    19.129    n_0_disp_draw_inst/avg_inst/average[5]_i_20
    SLICE_X65Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.709 r  disp_draw_inst/avg_inst/average_reg[5]_i_8/O[2]
                         net (fo=2, routed)           0.455    20.164    n_5_disp_draw_inst/avg_inst/average_reg[5]_i_8
    SLICE_X66Y101        LUT6 (Prop_lut6_I0_O)        0.302    20.466 r  disp_draw_inst/avg_inst/average[5]_i_10/O
                         net (fo=1, routed)           0.000    20.466    n_0_disp_draw_inst/avg_inst/average[5]_i_10
    SLICE_X66Y101        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    20.818 r  disp_draw_inst/avg_inst/average_reg[5]_i_3/O[3]
                         net (fo=2, routed)           0.740    21.557    n_4_disp_draw_inst/avg_inst/average_reg[5]_i_3
    SLICE_X62Y102        LUT4 (Prop_lut4_I0_O)        0.307    21.864 r  disp_draw_inst/avg_inst/average[5]_i_4/O
                         net (fo=1, routed)           0.000    21.864    n_0_disp_draw_inst/avg_inst/average[5]_i_4
    SLICE_X62Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.240 r  disp_draw_inst/avg_inst/average_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.240    n_0_disp_draw_inst/avg_inst/average_reg[5]_i_2
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.563 r  disp_draw_inst/avg_inst/average_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.344    22.907    disp_draw_inst/avg_inst/ARG0_out[13]
    SLICE_X63Y103        LUT5 (Prop_lut5_I4_O)        0.306    23.213 r  average[7]_i_1/O
                         net (fo=1, routed)           0.000    23.213    disp_draw_inst/avg_inst/p_0_in[7]
    SLICE_X63Y103        FDRE                                         r  disp_draw_inst/avg_inst/average_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.495    14.680    clk_BUFG
    SLICE_X63Y103                                                     r  disp_draw_inst/avg_inst/average_reg[7]/C
                         clock pessimism              0.252    14.932    
                         clock uncertainty           -0.035    14.897    
    SLICE_X63Y103        FDRE (Setup_fdre_C_D)        0.031    14.928    disp_draw_inst/avg_inst/average_reg[7]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -23.213    
  -------------------------------------------------------------------
                         slack                                 -8.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 disp_draw_inst/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.164ns (30.025%)  route 0.382ns (69.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.569     1.402    clk_BUFG
    SLICE_X62Y97                                                      r  disp_draw_inst/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.164     1.566 r  disp_draw_inst/addr_reg[1]/Q
                         net (fo=7, routed)           0.382     1.949    fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y21         RAMB36E1                                     r  fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.875     1.944    fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y21                                                      r  fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.235     1.709    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.892    fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[1].ff_ar/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.549%)  route 0.267ns (65.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.567     1.400    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/aclk
    SLICE_X9Y110                                                      r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141     1.541 r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/i_switch_re/o2_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/Q
                         net (fo=1, routed)           0.267     1.809    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/O2[13]
    SLICE_X11Y99         FDRE                                         r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[1].ff_ar/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.847     1.916    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X11Y99                                                      r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[1].ff_ar/C
                         clock pessimism             -0.235     1.680    
    SLICE_X11Y99         FDRE (Hold_fdre_C_D)         0.070     1.750    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[1].ff_ar
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/mux_addr0/use_lut6_2.latency1.Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[0].delay_line_for_wr_addr/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[22][8]_srl23/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.711%)  route 0.117ns (45.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.596     1.429    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/mux_addr0/aclk
    SLICE_X4Y108                                                      r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/mux_addr0/use_lut6_2.latency1.Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/mux_addr0/use_lut6_2.latency1.Q_reg[8]/Q
                         net (fo=2, routed)           0.117     1.687    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[0].delay_line_for_wr_addr/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[8]
    SLICE_X6Y107         SRLC32E                                      r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[0].delay_line_for_wr_addr/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[22][8]_srl23/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.866     1.936    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[0].delay_line_for_wr_addr/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X6Y107                                                      r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[0].delay_line_for_wr_addr/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[22][8]_srl23/CLK
                         clock pessimism             -0.490     1.445    
    SLICE_X6Y107         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.628    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[0].delay_line_for_wr_addr/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[22][8]_srl23
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 disp_draw_inst/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.636%)  route 0.389ns (70.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.569     1.402    clk_BUFG
    SLICE_X62Y97                                                      r  disp_draw_inst/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.164     1.566 r  disp_draw_inst/addr_reg[0]/Q
                         net (fo=8, routed)           0.389     1.956    fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y21         RAMB36E1                                     r  fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.875     1.944    fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y21                                                      r  fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.235     1.709    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.892    fft_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.043%)  route 0.261ns (64.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.571     1.404    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X35Y98                                                      r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.545 r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]/Q
                         net (fo=1, routed)           0.261     1.807    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/n_2049_dN.std_srl.shift_reg_reg[0][12]
    SLICE_X35Y100        FDRE                                         r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.836     1.905    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X35Y100                                                     r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][12]/C
                         clock pessimism             -0.235     1.669    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.070     1.739    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.745%)  route 0.350ns (71.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.561     1.394    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/aclk
    SLICE_X49Y102                                                     r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141     1.535 r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[17]/Q
                         net (fo=2, routed)           0.350     1.885    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/O1[17]
    DSP48_X1Y40          DSP48E1                                      r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.919     1.988    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y40                                                       r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism             -0.240     1.748    
    DSP48_X1Y40          DSP48E1 (Hold_dsp48e1_CLK_A[17])
                                                      0.066     1.814    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[3].write_data_im_mux/use_lut6_2.latency1.Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.247%)  route 0.140ns (49.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.559     1.392    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[3].write_data_im_mux/aclk
    SLICE_X9Y122                                                      r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[3].write_data_im_mux/use_lut6_2.latency1.Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/input_muxes[3].write_data_im_mux/use_lut6_2.latency1.Q_reg[4]/Q
                         net (fo=1, routed)           0.140     1.673    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/dina[4]
    RAMB18_X0Y48         RAMB18E1                                     r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.867     1.936    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/clk
    RAMB18_X0Y48                                                      r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
                         clock pessimism             -0.490     1.446    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIPADIP[0])
                                                      0.155     1.601    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/cos_addr_2s_comp/use_output_reg.D_OUT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/quarter_sin_table_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.619%)  route 0.148ns (47.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.572     1.405    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/cos_addr_2s_comp/aclk
    SLICE_X8Y87                                                       r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/cos_addr_2s_comp/use_output_reg.D_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164     1.569 r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/cos_addr_2s_comp/use_output_reg.D_OUT_reg[8]/Q
                         net (fo=1, routed)           0.148     1.717    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/n_2050_cos_addr_2s_comp
    RAMB18_X0Y34         RAMB18E1                                     r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/quarter_sin_table_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.883     1.952    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/aclk
    RAMB18_X0Y34                                                      r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/quarter_sin_table_reg/CLKBWRCLK
                         clock pessimism             -0.490     1.462    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.645    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/quarter_sin_table_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/sin_addr_2s_comp/use_output_reg.D_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/quarter_sin_table_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.148ns (29.094%)  route 0.361ns (70.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.576     1.409    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/sin_addr_2s_comp/aclk
    SLICE_X8Y98                                                       r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/sin_addr_2s_comp/use_output_reg.D_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.148     1.557 r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/sin_addr_2s_comp/use_output_reg.D_OUT_reg[0]/Q
                         net (fo=1, routed)           0.361     1.918    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/n_2058_sin_addr_2s_comp
    RAMB18_X0Y40         RAMB18E1                                     r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/quarter_sin_table_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.882     1.951    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/aclk
    RAMB18_X0Y40                                                      r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/quarter_sin_table_reg/CLKARDCLK
                         clock pessimism             -0.235     1.716    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130     1.846    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/quarter_sin_table_reg
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/cos_addr_2s_comp/use_output_reg.D_OUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/quarter_sin_table_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.410%)  route 0.149ns (47.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.571     1.404    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/cos_addr_2s_comp/aclk
    SLICE_X8Y86                                                       r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/cos_addr_2s_comp/use_output_reg.D_OUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.568 r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/cos_addr_2s_comp/use_output_reg.D_OUT_reg[5]/Q
                         net (fo=1, routed)           0.149     1.717    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/n_2053_cos_addr_2s_comp
    RAMB18_X0Y34         RAMB18E1                                     r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/quarter_sin_table_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.883     1.952    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/aclk
    RAMB18_X0Y34                                                      r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/quarter_sin_table_reg/CLKBWRCLK
                         clock pessimism             -0.490     1.462    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.645    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/quarter_sin_table_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                                                                                                                                               
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X0Y40   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/quarter_sin_table_reg/CLKARDCLK                                                                                                
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X0Y34   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/quarter_sin_table_reg/CLKARDCLK                                                                                                
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X0Y38   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/quarter_sin_table_reg/CLKARDCLK                                                                                                
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X0Y44   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK                                       
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X0Y44   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK                                       
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X0Y45   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK                                       
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X0Y45   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK                                       
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X0Y42   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK                                       
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X0Y42   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK                                       
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X0Y43   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK                                       
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X66Y121  disp_draw_inst/mag_inst/barNumStage11_reg[0]_srl11/CLK                                                                                                                                                                            
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X66Y121  disp_draw_inst/mag_inst/barNumStage11_reg[1]_srl11/CLK                                                                                                                                                                            
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X66Y121  disp_draw_inst/mag_inst/barNumStage11_reg[2]_srl11/CLK                                                                                                                                                                            
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X66Y121  disp_draw_inst/mag_inst/barNumStage11_reg[3]_srl11/CLK                                                                                                                                                                            
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X66Y121  disp_draw_inst/mag_inst/barNumStage11_reg[4]_srl11/CLK                                                                                                                                                                            
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X66Y121  disp_draw_inst/mag_inst/barNumStage11_reg[5]_srl11/CLK                                                                                                                                                                            
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X70Y121  disp_draw_inst/mag_inst/magSqRt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK                                                                                                                             
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X6Y131   fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK                                                                                                             
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X6Y131   fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][11]_srl16/CLK                                                                                                             
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X6Y131   fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][12]_srl16/CLK                                                                                                             
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X12Y103  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/bfp_sclr_gen.delay_line_bfp[26].cy_bfp_reg[27]_srl26/CLK                                                                                             
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X14Y101  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/need_output_sclr.delay_line[23].cy_reg[24]_srl23/CLK                                                                                                 
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X8Y101   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/need_we_process_sclr.delay_i_we/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[26][0]_srl27/CLK   
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X8Y107   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line4_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK                         
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X8Y105   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_rd_addr_mux_control/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK          
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X6Y104   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_rd_en_process/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[6][0]_srl7/CLK                
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X8Y101   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_we_process/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[25][0]_srl26/CLK                 
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X8Y101   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/has_bfp.delay_line_for_ce_rank_4scale/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[20][0]_srl21/CLK     
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X8Y109   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[0].delay_line_for_wr_addr/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[22][1]_srl23/CLK  
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X8Y107   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[0].delay_line_for_wr_addr/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[22][2]_srl23/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  vga_comp/clk_wiz/U0/clk_100in
  To Clock:  vga_comp/clk_wiz/U0/clk_100in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_comp/clk_wiz/U0/clk_100in
Waveform:           { 0 5 }
Period:             10.000
Sources:            { vga_comp/clk_wiz/U0/clk_100in }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                       
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_25out_clk_wiz_vga
  To Clock:  clk_25out_clk_wiz_vga

Setup :            0  Failing Endpoints,  Worst Slack       31.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.499ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 0.870ns (10.983%)  route 7.051ns (89.017%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.715     1.717    vga_comp/pixel_clk
    SLICE_X83Y142                                                     r  vga_comp/vga_cont/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.419     2.136 r  vga_comp/vga_cont/vcounter_reg[9]/Q
                         net (fo=6, routed)           4.548     6.684    vga_comp/vcount[9]
    SLICE_X83Y141        LUT6 (Prop_lut6_I4_O)        0.299     6.983 r  VS_i_2/O
                         net (fo=1, routed)           0.877     7.860    n_0_VS_i_2
    SLICE_X83Y141        LUT5 (Prop_lut5_I2_O)        0.152     8.012 r  VS_i_1/O
                         net (fo=1, routed)           1.626     9.638    n_0_VS_i_1
    SLICE_X52Y141        FDRE                                         r  vga_comp/vga_cont/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.490    41.493    vga_comp/pixel_clk
    SLICE_X52Y141                                                     r  vga_comp/vga_cont/VS_reg/C
                         clock pessimism              0.077    41.570    
                         clock uncertainty           -0.164    41.406    
    SLICE_X52Y141        FDRE (Setup_fdre_C_D)       -0.269    41.137    vga_comp/vga_cont/VS_reg
  -------------------------------------------------------------------
                         required time                         41.137    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                 31.499    

Slack (MET) :             31.796ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 0.828ns (11.048%)  route 6.666ns (88.952%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.712     1.714    vga_comp/pixel_clk
    SLICE_X83Y137                                                     r  vga_comp/vga_cont/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga_comp/vga_cont/hcounter_reg[5]/Q
                         net (fo=5, routed)           4.694     6.864    vga_comp/hcount[5]
    SLICE_X83Y139        LUT6 (Prop_lut6_I2_O)        0.124     6.988 r  hcounter[10]_i_3/O
                         net (fo=1, routed)           0.404     7.392    n_0_hcounter[10]_i_3
    SLICE_X83Y138        LUT6 (Prop_lut6_I5_O)        0.124     7.516 r  hcounter[10]_i_1/O
                         net (fo=23, routed)          0.931     8.447    vga_comp/vga_cont/eqOp
    SLICE_X84Y142        LUT2 (Prop_lut2_I0_O)        0.124     8.571 r  vcounter[10]_i_1/O
                         net (fo=11, routed)          0.637     9.208    n_0_vcounter[10]_i_1
    SLICE_X84Y142        FDRE                                         r  vga_comp/vga_cont/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.596    41.599    vga_comp/pixel_clk
    SLICE_X84Y142                                                     r  vga_comp/vga_cont/vcounter_reg[6]/C
                         clock pessimism              0.093    41.692    
                         clock uncertainty           -0.164    41.528    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    41.004    vga_comp/vga_cont/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         41.004    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                 31.796    

Slack (MET) :             31.796ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 0.828ns (11.048%)  route 6.666ns (88.952%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.712     1.714    vga_comp/pixel_clk
    SLICE_X83Y137                                                     r  vga_comp/vga_cont/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga_comp/vga_cont/hcounter_reg[5]/Q
                         net (fo=5, routed)           4.694     6.864    vga_comp/hcount[5]
    SLICE_X83Y139        LUT6 (Prop_lut6_I2_O)        0.124     6.988 r  hcounter[10]_i_3/O
                         net (fo=1, routed)           0.404     7.392    n_0_hcounter[10]_i_3
    SLICE_X83Y138        LUT6 (Prop_lut6_I5_O)        0.124     7.516 r  hcounter[10]_i_1/O
                         net (fo=23, routed)          0.931     8.447    vga_comp/vga_cont/eqOp
    SLICE_X84Y142        LUT2 (Prop_lut2_I0_O)        0.124     8.571 r  vcounter[10]_i_1/O
                         net (fo=11, routed)          0.637     9.208    n_0_vcounter[10]_i_1
    SLICE_X84Y142        FDRE                                         r  vga_comp/vga_cont/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.596    41.599    vga_comp/pixel_clk
    SLICE_X84Y142                                                     r  vga_comp/vga_cont/vcounter_reg[7]/C
                         clock pessimism              0.093    41.692    
                         clock uncertainty           -0.164    41.528    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    41.004    vga_comp/vga_cont/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         41.004    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                 31.796    

Slack (MET) :             32.027ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        7.359ns  (logic 0.828ns (11.252%)  route 6.531ns (88.748%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.712     1.714    vga_comp/pixel_clk
    SLICE_X83Y137                                                     r  vga_comp/vga_cont/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga_comp/vga_cont/hcounter_reg[5]/Q
                         net (fo=5, routed)           4.694     6.864    vga_comp/hcount[5]
    SLICE_X83Y139        LUT6 (Prop_lut6_I2_O)        0.124     6.988 r  hcounter[10]_i_3/O
                         net (fo=1, routed)           0.404     7.392    n_0_hcounter[10]_i_3
    SLICE_X83Y138        LUT6 (Prop_lut6_I5_O)        0.124     7.516 r  hcounter[10]_i_1/O
                         net (fo=23, routed)          0.931     8.447    vga_comp/vga_cont/eqOp
    SLICE_X84Y142        LUT2 (Prop_lut2_I0_O)        0.124     8.571 r  vcounter[10]_i_1/O
                         net (fo=11, routed)          0.502     9.073    n_0_vcounter[10]_i_1
    SLICE_X82Y143        FDRE                                         r  vga_comp/vga_cont/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.597    41.600    vga_comp/pixel_clk
    SLICE_X82Y143                                                     r  vga_comp/vga_cont/vcounter_reg[0]/C
                         clock pessimism              0.093    41.693    
                         clock uncertainty           -0.164    41.529    
    SLICE_X82Y143        FDRE (Setup_fdre_C_R)       -0.429    41.100    vga_comp/vga_cont/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         41.100    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                 32.027    

Slack (MET) :             32.161ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 0.828ns (11.462%)  route 6.396ns (88.538%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.712     1.714    vga_comp/pixel_clk
    SLICE_X83Y137                                                     r  vga_comp/vga_cont/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga_comp/vga_cont/hcounter_reg[5]/Q
                         net (fo=5, routed)           4.694     6.864    vga_comp/hcount[5]
    SLICE_X83Y139        LUT6 (Prop_lut6_I2_O)        0.124     6.988 r  hcounter[10]_i_3/O
                         net (fo=1, routed)           0.404     7.392    n_0_hcounter[10]_i_3
    SLICE_X83Y138        LUT6 (Prop_lut6_I5_O)        0.124     7.516 r  hcounter[10]_i_1/O
                         net (fo=23, routed)          0.931     8.447    vga_comp/vga_cont/eqOp
    SLICE_X84Y142        LUT2 (Prop_lut2_I0_O)        0.124     8.571 r  vcounter[10]_i_1/O
                         net (fo=11, routed)          0.367     8.938    n_0_vcounter[10]_i_1
    SLICE_X82Y142        FDRE                                         r  vga_comp/vga_cont/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.596    41.599    vga_comp/pixel_clk
    SLICE_X82Y142                                                     r  vga_comp/vga_cont/vcounter_reg[1]/C
                         clock pessimism              0.093    41.692    
                         clock uncertainty           -0.164    41.528    
    SLICE_X82Y142        FDRE (Setup_fdre_C_R)       -0.429    41.099    vga_comp/vga_cont/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         41.099    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                 32.161    

Slack (MET) :             32.161ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/vcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 0.828ns (11.462%)  route 6.396ns (88.538%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.712     1.714    vga_comp/pixel_clk
    SLICE_X83Y137                                                     r  vga_comp/vga_cont/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga_comp/vga_cont/hcounter_reg[5]/Q
                         net (fo=5, routed)           4.694     6.864    vga_comp/hcount[5]
    SLICE_X83Y139        LUT6 (Prop_lut6_I2_O)        0.124     6.988 r  hcounter[10]_i_3/O
                         net (fo=1, routed)           0.404     7.392    n_0_hcounter[10]_i_3
    SLICE_X83Y138        LUT6 (Prop_lut6_I5_O)        0.124     7.516 r  hcounter[10]_i_1/O
                         net (fo=23, routed)          0.931     8.447    vga_comp/vga_cont/eqOp
    SLICE_X84Y142        LUT2 (Prop_lut2_I0_O)        0.124     8.571 r  vcounter[10]_i_1/O
                         net (fo=11, routed)          0.367     8.938    n_0_vcounter[10]_i_1
    SLICE_X82Y142        FDRE                                         r  vga_comp/vga_cont/vcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.596    41.599    vga_comp/pixel_clk
    SLICE_X82Y142                                                     r  vga_comp/vga_cont/vcounter_reg[2]/C
                         clock pessimism              0.093    41.692    
                         clock uncertainty           -0.164    41.528    
    SLICE_X82Y142        FDRE (Setup_fdre_C_R)       -0.429    41.099    vga_comp/vga_cont/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         41.099    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                 32.161    

Slack (MET) :             32.161ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/vcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 0.828ns (11.462%)  route 6.396ns (88.538%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.712     1.714    vga_comp/pixel_clk
    SLICE_X83Y137                                                     r  vga_comp/vga_cont/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga_comp/vga_cont/hcounter_reg[5]/Q
                         net (fo=5, routed)           4.694     6.864    vga_comp/hcount[5]
    SLICE_X83Y139        LUT6 (Prop_lut6_I2_O)        0.124     6.988 r  hcounter[10]_i_3/O
                         net (fo=1, routed)           0.404     7.392    n_0_hcounter[10]_i_3
    SLICE_X83Y138        LUT6 (Prop_lut6_I5_O)        0.124     7.516 r  hcounter[10]_i_1/O
                         net (fo=23, routed)          0.931     8.447    vga_comp/vga_cont/eqOp
    SLICE_X84Y142        LUT2 (Prop_lut2_I0_O)        0.124     8.571 r  vcounter[10]_i_1/O
                         net (fo=11, routed)          0.367     8.938    n_0_vcounter[10]_i_1
    SLICE_X82Y142        FDRE                                         r  vga_comp/vga_cont/vcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.596    41.599    vga_comp/pixel_clk
    SLICE_X82Y142                                                     r  vga_comp/vga_cont/vcounter_reg[3]/C
                         clock pessimism              0.093    41.692    
                         clock uncertainty           -0.164    41.528    
    SLICE_X82Y142        FDRE (Setup_fdre_C_R)       -0.429    41.099    vga_comp/vga_cont/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         41.099    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                 32.161    

Slack (MET) :             32.161ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 0.828ns (11.462%)  route 6.396ns (88.538%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.712     1.714    vga_comp/pixel_clk
    SLICE_X83Y137                                                     r  vga_comp/vga_cont/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga_comp/vga_cont/hcounter_reg[5]/Q
                         net (fo=5, routed)           4.694     6.864    vga_comp/hcount[5]
    SLICE_X83Y139        LUT6 (Prop_lut6_I2_O)        0.124     6.988 r  hcounter[10]_i_3/O
                         net (fo=1, routed)           0.404     7.392    n_0_hcounter[10]_i_3
    SLICE_X83Y138        LUT6 (Prop_lut6_I5_O)        0.124     7.516 r  hcounter[10]_i_1/O
                         net (fo=23, routed)          0.931     8.447    vga_comp/vga_cont/eqOp
    SLICE_X84Y142        LUT2 (Prop_lut2_I0_O)        0.124     8.571 r  vcounter[10]_i_1/O
                         net (fo=11, routed)          0.367     8.938    n_0_vcounter[10]_i_1
    SLICE_X82Y142        FDRE                                         r  vga_comp/vga_cont/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.596    41.599    vga_comp/pixel_clk
    SLICE_X82Y142                                                     r  vga_comp/vga_cont/vcounter_reg[4]/C
                         clock pessimism              0.093    41.692    
                         clock uncertainty           -0.164    41.528    
    SLICE_X82Y142        FDRE (Setup_fdre_C_R)       -0.429    41.099    vga_comp/vga_cont/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         41.099    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                 32.161    

Slack (MET) :             32.161ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 0.828ns (11.462%)  route 6.396ns (88.538%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.712     1.714    vga_comp/pixel_clk
    SLICE_X83Y137                                                     r  vga_comp/vga_cont/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga_comp/vga_cont/hcounter_reg[5]/Q
                         net (fo=5, routed)           4.694     6.864    vga_comp/hcount[5]
    SLICE_X83Y139        LUT6 (Prop_lut6_I2_O)        0.124     6.988 r  hcounter[10]_i_3/O
                         net (fo=1, routed)           0.404     7.392    n_0_hcounter[10]_i_3
    SLICE_X83Y138        LUT6 (Prop_lut6_I5_O)        0.124     7.516 r  hcounter[10]_i_1/O
                         net (fo=23, routed)          0.931     8.447    vga_comp/vga_cont/eqOp
    SLICE_X84Y142        LUT2 (Prop_lut2_I0_O)        0.124     8.571 r  vcounter[10]_i_1/O
                         net (fo=11, routed)          0.367     8.938    n_0_vcounter[10]_i_1
    SLICE_X82Y142        FDRE                                         r  vga_comp/vga_cont/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.596    41.599    vga_comp/pixel_clk
    SLICE_X82Y142                                                     r  vga_comp/vga_cont/vcounter_reg[5]/C
                         clock pessimism              0.093    41.692    
                         clock uncertainty           -0.164    41.528    
    SLICE_X82Y142        FDRE (Setup_fdre_C_R)       -0.429    41.099    vga_comp/vga_cont/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         41.099    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                 32.161    

Slack (MET) :             32.165ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        7.220ns  (logic 0.828ns (11.469%)  route 6.392ns (88.531%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.712     1.714    vga_comp/pixel_clk
    SLICE_X83Y137                                                     r  vga_comp/vga_cont/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga_comp/vga_cont/hcounter_reg[5]/Q
                         net (fo=5, routed)           4.694     6.864    vga_comp/hcount[5]
    SLICE_X83Y139        LUT6 (Prop_lut6_I2_O)        0.124     6.988 r  hcounter[10]_i_3/O
                         net (fo=1, routed)           0.404     7.392    n_0_hcounter[10]_i_3
    SLICE_X83Y138        LUT6 (Prop_lut6_I5_O)        0.124     7.516 r  hcounter[10]_i_1/O
                         net (fo=23, routed)          0.931     8.447    vga_comp/vga_cont/eqOp
    SLICE_X84Y142        LUT2 (Prop_lut2_I0_O)        0.124     8.571 r  vcounter[10]_i_1/O
                         net (fo=11, routed)          0.363     8.934    n_0_vcounter[10]_i_1
    SLICE_X83Y142        FDRE                                         r  vga_comp/vga_cont/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.596    41.599    vga_comp/pixel_clk
    SLICE_X83Y142                                                     r  vga_comp/vga_cont/vcounter_reg[10]/C
                         clock pessimism              0.093    41.692    
                         clock uncertainty           -0.164    41.528    
    SLICE_X83Y142        FDRE (Setup_fdre_C_R)       -0.429    41.099    vga_comp/vga_cont/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         41.099    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                 32.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.779%)  route 0.085ns (27.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.599     0.601    vga_comp/pixel_clk
    SLICE_X83Y137                                                     r  vga_comp/vga_cont/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDRE (Prop_fdre_C_Q)         0.128     0.729 r  vga_comp/vga_cont/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.085     0.814    vga_comp/hcount[2]
    SLICE_X83Y137        LUT6 (Prop_lut6_I3_O)        0.099     0.913 r  hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.913    plusOp[5]
    SLICE_X83Y137        FDRE                                         r  vga_comp/vga_cont/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.870     0.872    vga_comp/pixel_clk
    SLICE_X83Y137                                                     r  vga_comp/vga_cont/hcounter_reg[5]/C
                         clock pessimism             -0.271     0.601    
    SLICE_X83Y137        FDRE (Hold_fdre_C_D)         0.092     0.693    vga_comp/vga_cont/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.479%)  route 0.086ns (27.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.601     0.603    vga_comp/pixel_clk
    SLICE_X83Y142                                                     r  vga_comp/vga_cont/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.128     0.731 r  vga_comp/vga_cont/vcounter_reg[9]/Q
                         net (fo=6, routed)           0.086     0.817    vga_comp/vcount[9]
    SLICE_X83Y142        LUT6 (Prop_lut6_I4_O)        0.099     0.916 r  vcounter[10]_i_2/O
                         net (fo=1, routed)           0.000     0.916    plusOp__0[10]
    SLICE_X83Y142        FDRE                                         r  vga_comp/vga_cont/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.873     0.874    vga_comp/pixel_clk
    SLICE_X83Y142                                                     r  vga_comp/vga_cont/vcounter_reg[10]/C
                         clock pessimism             -0.272     0.603    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.092     0.695    vga_comp/vga_cont/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.600     0.602    vga_comp/pixel_clk
    SLICE_X83Y139                                                     r  vga_comp/vga_cont/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.128     0.730 r  vga_comp/vga_cont/hcounter_reg[9]/Q
                         net (fo=6, routed)           0.130     0.860    vga_comp/hcount[9]
    SLICE_X83Y139        LUT6 (Prop_lut6_I4_O)        0.098     0.958 r  hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000     0.958    plusOp[10]
    SLICE_X83Y139        FDRE                                         r  vga_comp/vga_cont/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.871     0.873    vga_comp/pixel_clk
    SLICE_X83Y139                                                     r  vga_comp/vga_cont/hcounter_reg[10]/C
                         clock pessimism             -0.272     0.602    
    SLICE_X83Y139        FDRE (Hold_fdre_C_D)         0.092     0.694    vga_comp/vga_cont/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.190ns (49.903%)  route 0.191ns (50.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.600     0.602    vga_comp/pixel_clk
    SLICE_X83Y139                                                     r  vga_comp/vga_cont/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.141     0.743 r  vga_comp/vga_cont/hcounter_reg[8]/Q
                         net (fo=7, routed)           0.191     0.933    vga_comp/hcount[8]
    SLICE_X83Y139        LUT5 (Prop_lut5_I3_O)        0.049     0.982 r  hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.982    plusOp[9]
    SLICE_X83Y139        FDRE                                         r  vga_comp/vga_cont/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.871     0.873    vga_comp/pixel_clk
    SLICE_X83Y139                                                     r  vga_comp/vga_cont/hcounter_reg[9]/C
                         clock pessimism             -0.272     0.602    
    SLICE_X83Y139        FDRE (Hold_fdre_C_D)         0.107     0.709    vga_comp/vga_cont/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.833%)  route 0.180ns (49.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.601     0.603    vga_comp/pixel_clk
    SLICE_X82Y142                                                     r  vga_comp/vga_cont/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141     0.744 r  vga_comp/vga_cont/vcounter_reg[1]/Q
                         net (fo=9, routed)           0.180     0.924    vga_comp/vcount[1]
    SLICE_X82Y142        LUT6 (Prop_lut6_I1_O)        0.045     0.969 r  vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.969    plusOp__0[5]
    SLICE_X82Y142        FDRE                                         r  vga_comp/vga_cont/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.873     0.874    vga_comp/pixel_clk
    SLICE_X82Y142                                                     r  vga_comp/vga_cont/vcounter_reg[5]/C
                         clock pessimism             -0.272     0.603    
    SLICE_X82Y142        FDRE (Hold_fdre_C_D)         0.092     0.695    vga_comp/vga_cont/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.207ns (50.643%)  route 0.202ns (49.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.601     0.603    vga_comp/pixel_clk
    SLICE_X84Y142                                                     r  vga_comp/vga_cont/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.164     0.767 r  vga_comp/vga_cont/vcounter_reg[6]/Q
                         net (fo=9, routed)           0.202     0.968    vga_comp/vcount[6]
    SLICE_X84Y142        LUT3 (Prop_lut3_I1_O)        0.043     1.011 r  vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.011    plusOp__0[7]
    SLICE_X84Y142        FDRE                                         r  vga_comp/vga_cont/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.873     0.874    vga_comp/pixel_clk
    SLICE_X84Y142                                                     r  vga_comp/vga_cont/vcounter_reg[7]/C
                         clock pessimism             -0.272     0.603    
    SLICE_X84Y142        FDRE (Hold_fdre_C_D)         0.131     0.734    vga_comp/vga_cont/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/vcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.602     0.604    vga_comp/pixel_clk
    SLICE_X82Y143                                                     r  vga_comp/vga_cont/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.141     0.745 f  vga_comp/vga_cont/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.185     0.929    vga_comp/vcount__0[0]
    SLICE_X82Y143        LUT1 (Prop_lut1_I0_O)        0.045     0.974 r  vcounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.974    n_0_vcounter[0]_i_1
    SLICE_X82Y143        FDRE                                         r  vga_comp/vga_cont/vcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.873     0.875    vga_comp/pixel_clk
    SLICE_X82Y143                                                     r  vga_comp/vga_cont/vcounter_reg[0]/C
                         clock pessimism             -0.272     0.604    
    SLICE_X82Y143        FDRE (Hold_fdre_C_D)         0.091     0.695    vga_comp/vga_cont/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.371%)  route 0.191ns (50.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.600     0.602    vga_comp/pixel_clk
    SLICE_X83Y139                                                     r  vga_comp/vga_cont/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.141     0.743 r  vga_comp/vga_cont/hcounter_reg[8]/Q
                         net (fo=7, routed)           0.191     0.933    vga_comp/hcount[8]
    SLICE_X83Y139        LUT4 (Prop_lut4_I3_O)        0.045     0.978 r  hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.978    plusOp[8]
    SLICE_X83Y139        FDRE                                         r  vga_comp/vga_cont/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.871     0.873    vga_comp/pixel_clk
    SLICE_X83Y139                                                     r  vga_comp/vga_cont/hcounter_reg[8]/C
                         clock pessimism             -0.272     0.602    
    SLICE_X83Y139        FDRE (Hold_fdre_C_D)         0.092     0.694    vga_comp/vga_cont/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.183ns (44.151%)  route 0.231ns (55.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.599     0.601    vga_comp/pixel_clk
    SLICE_X83Y137                                                     r  vga_comp/vga_cont/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDRE (Prop_fdre_C_Q)         0.141     0.742 r  vga_comp/vga_cont/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.231     0.973    vga_comp/hcount[1]
    SLICE_X85Y138        LUT5 (Prop_lut5_I2_O)        0.042     1.015 r  hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.015    plusOp[4]
    SLICE_X85Y138        FDRE                                         r  vga_comp/vga_cont/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.871     0.873    vga_comp/pixel_clk
    SLICE_X85Y138                                                     r  vga_comp/vga_cont/hcounter_reg[4]/C
                         clock pessimism             -0.256     0.618    
    SLICE_X85Y138        FDRE (Hold_fdre_C_D)         0.107     0.725    vga_comp/vga_cont/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/vcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.884%)  route 0.202ns (49.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.601     0.603    vga_comp/pixel_clk
    SLICE_X84Y142                                                     r  vga_comp/vga_cont/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.164     0.767 r  vga_comp/vga_cont/vcounter_reg[6]/Q
                         net (fo=9, routed)           0.202     0.968    vga_comp/vcount[6]
    SLICE_X84Y142        LUT2 (Prop_lut2_I1_O)        0.045     1.013 r  vcounter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.013    plusOp__0[6]
    SLICE_X84Y142        FDRE                                         r  vga_comp/vga_cont/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.873     0.874    vga_comp/pixel_clk
    SLICE_X84Y142                                                     r  vga_comp/vga_cont/vcounter_reg[6]/C
                         clock pessimism             -0.272     0.603    
    SLICE_X84Y142        FDRE (Hold_fdre_C_D)         0.120     0.723    vga_comp/vga_cont/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25out_clk_wiz_vga
Waveform:           { 0 20 }
Period:             40.000
Sources:            { vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                        
Min Period        n/a     BUFG/I              n/a            2.155     40.000  37.845   BUFGCTRL_X0Y1    vga_comp/clk_wiz/U0/clkout1_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0  
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X83Y140    vga_comp/vga_cont/HS_reg/C                 
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X52Y141    vga_comp/vga_cont/VS_reg/C                 
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X83Y140    vga_comp/vga_cont/blank_reg/C              
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X83Y137    vga_comp/vga_cont/hcounter_reg[0]/C        
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X83Y139    vga_comp/vga_cont/hcounter_reg[10]/C       
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X83Y137    vga_comp/vga_cont/hcounter_reg[1]/C        
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X83Y137    vga_comp/vga_cont/hcounter_reg[2]/C        
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X85Y138    vga_comp/vga_cont/hcounter_reg[3]/C        
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X83Y139    vga_comp/vga_cont/hcounter_reg[10]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X85Y138    vga_comp/vga_cont/hcounter_reg[3]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X85Y138    vga_comp/vga_cont/hcounter_reg[4]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X83Y139    vga_comp/vga_cont/hcounter_reg[6]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X83Y139    vga_comp/vga_cont/hcounter_reg[7]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X83Y139    vga_comp/vga_cont/hcounter_reg[8]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X83Y139    vga_comp/vga_cont/hcounter_reg[9]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X82Y143    vga_comp/vga_cont/vcounter_reg[0]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X84Y143    vga_comp/vga_disp/red_reg[2]/C             
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X83Y140    vga_comp/vga_cont/HS_reg/C                 
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X83Y140    vga_comp/vga_cont/HS_reg/C                 
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X83Y140    vga_comp/vga_cont/blank_reg/C              
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X83Y137    vga_comp/vga_cont/hcounter_reg[0]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X83Y139    vga_comp/vga_cont/hcounter_reg[10]/C       
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X83Y137    vga_comp/vga_cont/hcounter_reg[1]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X83Y137    vga_comp/vga_cont/hcounter_reg[2]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X85Y138    vga_comp/vga_cont/hcounter_reg[3]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X85Y138    vga_comp/vga_cont/hcounter_reg[4]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X83Y137    vga_comp/vga_cont/hcounter_reg[5]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X83Y139    vga_comp/vga_cont/hcounter_reg[6]/C        



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_vga
  To Clock:  clkfbout_clk_wiz_vga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_vga
Waveform:           { 0 20 }
Period:             40.000
Sources:            { vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                         
Min Period  n/a     BUFG/I               n/a            2.155     40.000  37.845   BUFGCTRL_X0Y2    vga_comp/clk_wiz/U0/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_25out_clk_wiz_vga
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 0.456ns (6.892%)  route 6.160ns (93.108%))
  Logic Levels:           0  
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.715     1.717    vga_comp/pixel_clk
    SLICE_X82Y142                                                     r  vga_comp/vga_cont/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456     2.173 r  vga_comp/vga_cont/vcounter_reg[3]/Q
                         net (fo=7, routed)           6.160     8.333    vga_comp/vcount[3]
    SLICE_X82Y140        FDRE                                         r  vga_comp/vga_disp/actY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.592    14.777    clk_BUFG
    SLICE_X82Y140                                                     r  vga_comp/vga_disp/actY_reg[3]/C
                         clock pessimism              0.000    14.777    
                         clock uncertainty           -0.411    14.366    
    SLICE_X82Y140        FDRE (Setup_fdre_C_D)       -0.081    14.285    vga_comp/vga_disp/actY_reg[3]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 0.419ns (6.501%)  route 6.026ns (93.499%))
  Logic Levels:           0  
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.714     1.716    vga_comp/pixel_clk
    SLICE_X83Y139                                                     r  vga_comp/vga_cont/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.419     2.135 r  vga_comp/vga_cont/hcounter_reg[9]/Q
                         net (fo=6, routed)           6.026     8.161    vga_comp/hcount[9]
    SLICE_X84Y139        FDRE                                         r  vga_comp/vga_disp/actX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.592    14.777    clk_BUFG
    SLICE_X84Y139                                                     r  vga_comp/vga_disp/actX_reg[9]/C
                         clock pessimism              0.000    14.777    
                         clock uncertainty           -0.411    14.366    
    SLICE_X84Y139        FDRE (Setup_fdre_C_D)       -0.200    14.166    vga_comp/vga_disp/actX_reg[9]
  -------------------------------------------------------------------
                         required time                         14.166    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 0.456ns (6.988%)  route 6.070ns (93.012%))
  Logic Levels:           0  
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.715     1.717    vga_comp/pixel_clk
    SLICE_X82Y142                                                     r  vga_comp/vga_cont/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456     2.173 r  vga_comp/vga_cont/vcounter_reg[1]/Q
                         net (fo=9, routed)           6.070     8.243    vga_comp/vcount[1]
    SLICE_X84Y140        FDRE                                         r  vga_comp/vga_disp/actY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.592    14.777    clk_BUFG
    SLICE_X84Y140                                                     r  vga_comp/vga_disp/actY_reg[1]/C
                         clock pessimism              0.000    14.777    
                         clock uncertainty           -0.411    14.366    
    SLICE_X84Y140        FDRE (Setup_fdre_C_D)       -0.030    14.336    vga_comp/vga_disp/actY_reg[1]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 0.419ns (6.640%)  route 5.892ns (93.360%))
  Logic Levels:           0  
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.712     1.714    vga_comp/pixel_clk
    SLICE_X83Y137                                                     r  vga_comp/vga_cont/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDRE (Prop_fdre_C_Q)         0.419     2.133 r  vga_comp/vga_cont/hcounter_reg[2]/Q
                         net (fo=7, routed)           5.892     8.025    vga_comp/hcount[2]
    SLICE_X84Y137        FDRE                                         r  vga_comp/vga_disp/actX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.590    14.775    clk_BUFG
    SLICE_X84Y137                                                     r  vga_comp/vga_disp/actX_reg[2]/C
                         clock pessimism              0.000    14.775    
                         clock uncertainty           -0.411    14.364    
    SLICE_X84Y137        FDRE (Setup_fdre_C_D)       -0.203    14.161    vga_comp/vga_disp/actX_reg[2]
  -------------------------------------------------------------------
                         required time                         14.161    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 0.419ns (7.116%)  route 5.469ns (92.884%))
  Logic Levels:           0  
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.715     1.717    vga_comp/pixel_clk
    SLICE_X82Y142                                                     r  vga_comp/vga_cont/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.419     2.136 r  vga_comp/vga_cont/vcounter_reg[2]/Q
                         net (fo=8, routed)           5.469     7.605    vga_comp/vcount[2]
    SLICE_X82Y140        FDRE                                         r  vga_comp/vga_disp/actY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.592    14.777    clk_BUFG
    SLICE_X82Y140                                                     r  vga_comp/vga_disp/actY_reg[2]/C
                         clock pessimism              0.000    14.777    
                         clock uncertainty           -0.411    14.366    
    SLICE_X82Y140        FDRE (Setup_fdre_C_D)       -0.242    14.124    vga_comp/vga_disp/actY_reg[2]
  -------------------------------------------------------------------
                         required time                         14.124    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 0.456ns (7.685%)  route 5.478ns (92.315%))
  Logic Levels:           0  
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.712     1.714    vga_comp/pixel_clk
    SLICE_X83Y137                                                     r  vga_comp/vga_cont/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga_comp/vga_cont/hcounter_reg[0]/Q
                         net (fo=9, routed)           5.478     7.648    vga_comp/hcount[0]
    SLICE_X84Y137        FDRE                                         r  vga_comp/vga_disp/actX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.590    14.775    clk_BUFG
    SLICE_X84Y137                                                     r  vga_comp/vga_disp/actX_reg[0]/C
                         clock pessimism              0.000    14.775    
                         clock uncertainty           -0.411    14.364    
    SLICE_X84Y137        FDRE (Setup_fdre_C_D)       -0.031    14.333    vga_comp/vga_disp/actX_reg[0]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.419ns (7.323%)  route 5.302ns (92.677%))
  Logic Levels:           0  
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.715     1.717    vga_comp/pixel_clk
    SLICE_X82Y142                                                     r  vga_comp/vga_cont/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.419     2.136 r  vga_comp/vga_cont/vcounter_reg[4]/Q
                         net (fo=6, routed)           5.302     7.438    vga_comp/vcount[4]
    SLICE_X82Y140        FDRE                                         r  vga_comp/vga_disp/actY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.592    14.777    clk_BUFG
    SLICE_X82Y140                                                     r  vga_comp/vga_disp/actY_reg[4]/C
                         clock pessimism              0.000    14.777    
                         clock uncertainty           -0.411    14.366    
    SLICE_X82Y140        FDRE (Setup_fdre_C_D)       -0.241    14.125    vga_comp/vga_disp/actY_reg[4]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  6.687    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 0.456ns (7.797%)  route 5.392ns (92.203%))
  Logic Levels:           0  
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.715     1.717    vga_comp/pixel_clk
    SLICE_X82Y142                                                     r  vga_comp/vga_cont/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456     2.173 r  vga_comp/vga_cont/vcounter_reg[5]/Q
                         net (fo=6, routed)           5.392     7.565    vga_comp/vcount[5]
    SLICE_X82Y141        FDRE                                         r  vga_comp/vga_disp/actY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.593    14.778    clk_BUFG
    SLICE_X82Y141                                                     r  vga_comp/vga_disp/actY_reg[5]/C
                         clock pessimism              0.000    14.778    
                         clock uncertainty           -0.411    14.367    
    SLICE_X82Y141        FDRE (Setup_fdre_C_D)       -0.067    14.300    vga_comp/vga_disp/actY_reg[5]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 0.456ns (7.827%)  route 5.370ns (92.173%))
  Logic Levels:           0  
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.712     1.714    vga_comp/pixel_clk
    SLICE_X83Y137                                                     r  vga_comp/vga_cont/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga_comp/vga_cont/hcounter_reg[1]/Q
                         net (fo=8, routed)           5.370     7.540    vga_comp/hcount[1]
    SLICE_X84Y137        FDRE                                         r  vga_comp/vga_disp/actX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.590    14.775    clk_BUFG
    SLICE_X84Y137                                                     r  vga_comp/vga_disp/actX_reg[1]/C
                         clock pessimism              0.000    14.775    
                         clock uncertainty           -0.411    14.364    
    SLICE_X84Y137        FDRE (Setup_fdre_C_D)       -0.045    14.319    vga_comp/vga_disp/actX_reg[1]
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actX_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 0.419ns (7.456%)  route 5.201ns (92.544%))
  Logic Levels:           0  
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.714     1.716    vga_comp/pixel_clk
    SLICE_X83Y139                                                     r  vga_comp/vga_cont/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.419     2.135 r  vga_comp/vga_cont/hcounter_reg[7]/Q
                         net (fo=8, routed)           5.201     7.336    vga_comp/hcount[7]
    SLICE_X84Y140        FDRE                                         r  vga_comp/vga_disp/actX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.592    14.777    clk_BUFG
    SLICE_X84Y140                                                     r  vga_comp/vga_disp/actX_reg[7]/C
                         clock pessimism              0.000    14.777    
                         clock uncertainty           -0.411    14.366    
    SLICE_X84Y140        FDRE (Setup_fdre_C_D)       -0.206    14.160    vga_comp/vga_disp/actX_reg[7]
  -------------------------------------------------------------------
                         required time                         14.160    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  6.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.367ns (8.876%)  route 3.768ns (91.124%))
  Logic Levels:           0  
  Clock Path Skew:        3.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683     1.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.595     1.598    vga_comp/pixel_clk
    SLICE_X83Y139                                                     r  vga_comp/vga_cont/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.367     1.965 r  vga_comp/vga_cont/hcounter_reg[8]/Q
                         net (fo=7, routed)           3.768     5.732    vga_comp/hcount[8]
    SLICE_X83Y138        FDRE                                         r  vga_comp/vga_disp/actX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.711     5.069    clk_BUFG
    SLICE_X83Y138                                                     r  vga_comp/vga_disp/actX_reg[8]/C
                         clock pessimism              0.000     5.069    
                         clock uncertainty            0.411     5.480    
    SLICE_X83Y138        FDRE (Hold_fdre_C_D)         0.191     5.671    vga_comp/vga_disp/actX_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.671    
                         arrival time                           5.732    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trig_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.141ns (6.828%)  route 1.924ns (93.172%))
  Logic Levels:           0  
  Clock Path Skew:        1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.559     0.561    vga_comp/pixel_clk
    SLICE_X52Y141                                                     r  vga_comp/vga_cont/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vga_comp/vga_cont/VS_reg/Q
                         net (fo=3, routed)           1.924     2.626    vsync_OBUF
    SLICE_X44Y136        FDRE                                         r  trig_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.826     1.896    clk_BUFG
    SLICE_X44Y136                                                     r  trig_prev_reg/C
                         clock pessimism              0.000     1.896    
                         clock uncertainty            0.411     2.306    
    SLICE_X44Y136        FDRE (Hold_fdre_C_D)         0.075     2.381    trig_prev_reg
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.186ns (8.446%)  route 2.016ns (91.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.559     0.561    vga_comp/pixel_clk
    SLICE_X52Y141                                                     r  vga_comp/vga_cont/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vga_comp/vga_cont/VS_reg/Q
                         net (fo=3, routed)           2.016     2.718    vsync_OBUF
    SLICE_X44Y136        LUT2 (Prop_lut2_I0_O)        0.045     2.763 r  VGA_trig_i_1/O
                         net (fo=1, routed)           0.000     2.763    n_0_VGA_trig_i_1
    SLICE_X44Y136        FDRE                                         r  VGA_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.826     1.896    clk_BUFG
    SLICE_X44Y136                                                     r  VGA_trig_reg/C
                         clock pessimism              0.000     1.896    
                         clock uncertainty            0.411     2.306    
    SLICE_X44Y136        FDRE (Hold_fdre_C_D)         0.091     2.397    VGA_trig_reg
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actY_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.385ns (8.798%)  route 3.991ns (91.202%))
  Logic Levels:           0  
  Clock Path Skew:        3.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683     1.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.596     1.599    vga_comp/pixel_clk
    SLICE_X84Y142                                                     r  vga_comp/vga_cont/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.385     1.984 r  vga_comp/vga_cont/vcounter_reg[7]/Q
                         net (fo=8, routed)           3.991     5.975    vga_comp/vcount[7]
    SLICE_X83Y141        FDRE                                         r  vga_comp/vga_disp/actY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.713     5.071    clk_BUFG
    SLICE_X83Y141                                                     r  vga_comp/vga_disp/actY_reg[7]/C
                         clock pessimism              0.000     5.071    
                         clock uncertainty            0.411     5.482    
    SLICE_X83Y141        FDRE (Hold_fdre_C_D)         0.042     5.524    vga_comp/vga_disp/actY_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.524    
                         arrival time                           5.975    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.141ns (6.098%)  route 2.171ns (93.902%))
  Logic Levels:           0  
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.600     0.602    vga_comp/pixel_clk
    SLICE_X83Y139                                                     r  vga_comp/vga_cont/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.141     0.743 r  vga_comp/vga_cont/hcounter_reg[6]/Q
                         net (fo=8, routed)           2.171     2.914    vga_comp/hcount[6]
    SLICE_X82Y139        FDRE                                         r  vga_comp/vga_disp/actX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.870     1.939    clk_BUFG
    SLICE_X82Y139                                                     r  vga_comp/vga_disp/actX_reg[6]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.411     2.349    
    SLICE_X82Y139        FDRE (Hold_fdre_C_D)         0.066     2.415    vga_comp/vga_disp/actX_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.337ns (7.534%)  route 4.136ns (92.466%))
  Logic Levels:           0  
  Clock Path Skew:        3.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.068ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683     1.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.594     1.597    vga_comp/pixel_clk
    SLICE_X85Y138                                                     r  vga_comp/vga_cont/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        FDRE (Prop_fdre_C_Q)         0.337     1.934 r  vga_comp/vga_cont/hcounter_reg[4]/Q
                         net (fo=6, routed)           4.136     6.070    vga_comp/hcount[4]
    SLICE_X82Y137        FDRE                                         r  vga_comp/vga_disp/actX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.710     5.068    clk_BUFG
    SLICE_X82Y137                                                     r  vga_comp/vga_disp/actX_reg[4]/C
                         clock pessimism              0.000     5.068    
                         clock uncertainty            0.411     5.479    
    SLICE_X82Y137        FDRE (Hold_fdre_C_D)         0.039     5.518    vga_comp/vga_disp/actX_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.518    
                         arrival time                           6.070    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.141ns (5.911%)  route 2.245ns (94.089%))
  Logic Levels:           0  
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.599     0.601    vga_comp/pixel_clk
    SLICE_X83Y137                                                     r  vga_comp/vga_cont/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDRE (Prop_fdre_C_Q)         0.141     0.742 r  vga_comp/vga_cont/hcounter_reg[5]/Q
                         net (fo=5, routed)           2.245     2.986    vga_comp/hcount[5]
    SLICE_X82Y137        FDRE                                         r  vga_comp/vga_disp/actX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.868     1.937    clk_BUFG
    SLICE_X82Y137                                                     r  vga_comp/vga_disp/actX_reg[5]/C
                         clock pessimism              0.000     1.937    
                         clock uncertainty            0.411     2.347    
    SLICE_X82Y137        FDRE (Hold_fdre_C_D)         0.070     2.417    vga_comp/vga_disp/actX_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.367ns (7.792%)  route 4.343ns (92.208%))
  Logic Levels:           0  
  Clock Path Skew:        3.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.068ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683     1.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.594     1.597    vga_comp/pixel_clk
    SLICE_X85Y138                                                     r  vga_comp/vga_cont/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        FDRE (Prop_fdre_C_Q)         0.367     1.964 r  vga_comp/vga_cont/hcounter_reg[3]/Q
                         net (fo=7, routed)           4.343     6.307    vga_comp/hcount[3]
    SLICE_X84Y137        FDRE                                         r  vga_comp/vga_disp/actX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.710     5.068    clk_BUFG
    SLICE_X84Y137                                                     r  vga_comp/vga_disp/actX_reg[3]/C
                         clock pessimism              0.000     5.068    
                         clock uncertainty            0.411     5.479    
    SLICE_X84Y137        FDRE (Hold_fdre_C_D)         0.246     5.725    vga_comp/vga_disp/actX_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.725    
                         arrival time                           6.307    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.337ns (7.444%)  route 4.190ns (92.556%))
  Logic Levels:           0  
  Clock Path Skew:        3.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683     1.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.596     1.599    vga_comp/pixel_clk
    SLICE_X83Y142                                                     r  vga_comp/vga_cont/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.337     1.936 r  vga_comp/vga_cont/vcounter_reg[9]/Q
                         net (fo=6, routed)           4.190     6.126    vga_comp/vcount[9]
    SLICE_X83Y141        FDRE                                         r  vga_comp/vga_disp/actY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.713     5.071    clk_BUFG
    SLICE_X83Y141                                                     r  vga_comp/vga_disp/actY_reg[9]/C
                         clock pessimism              0.000     5.071    
                         clock uncertainty            0.411     5.482    
    SLICE_X83Y141        FDRE (Hold_fdre_C_D)         0.058     5.540    vga_comp/vga_disp/actY_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.540    
                         arrival time                           6.126    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.367ns (7.751%)  route 4.368ns (92.249%))
  Logic Levels:           0  
  Clock Path Skew:        3.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683     1.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.596     1.599    vga_comp/pixel_clk
    SLICE_X83Y142                                                     r  vga_comp/vga_cont/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.367     1.966 r  vga_comp/vga_cont/vcounter_reg[8]/Q
                         net (fo=7, routed)           4.368     6.333    vga_comp/vcount[8]
    SLICE_X83Y141        FDRE                                         r  vga_comp/vga_disp/actY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.713     5.071    clk_BUFG
    SLICE_X83Y141                                                     r  vga_comp/vga_disp/actY_reg[8]/C
                         clock pessimism              0.000     5.071    
                         clock uncertainty            0.411     5.482    
    SLICE_X83Y141        FDRE (Hold_fdre_C_D)         0.196     5.678    vga_comp/vga_disp/actY_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.678    
                         arrival time                           6.333    
  -------------------------------------------------------------------
                         slack                                  0.655    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_25out_clk_wiz_vga

Setup :            0  Failing Endpoints,  Worst Slack        1.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 vga_comp/vga_disp/actY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/red_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.374ns  (logic 1.982ns (45.314%)  route 2.392ns (54.686%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -3.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 35.070 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.712    35.070    clk_BUFG
    SLICE_X84Y140                                                     r  vga_comp/vga_disp/actY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.478    35.548 r  vga_comp/vga_disp/actY_reg[1]/Q
                         net (fo=3, routed)           1.013    36.561    n_0_vga_comp/vga_disp/actY_reg[1]
    SLICE_X83Y140        LUT3 (Prop_lut3_I2_O)        0.329    36.890 r  red[3]_i_11/O
                         net (fo=2, routed)           0.430    37.320    n_0_red[3]_i_11
    SLICE_X82Y140        LUT5 (Prop_lut5_I3_O)        0.326    37.646 r  red[3]_i_8/O
                         net (fo=1, routed)           0.000    37.646    n_0_red[3]_i_8
    SLICE_X82Y140        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    38.182 f  red_reg[3]_i_2/CO[2]
                         net (fo=1, routed)           0.309    38.490    vga_comp/red1
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.313    38.803 r  red[3]_i_1/O
                         net (fo=9, routed)           0.641    39.444    n_0_red[3]_i_1
    SLICE_X84Y143        FDRE                                         r  vga_comp/vga_disp/red_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.597    41.600    vga_comp/pixel_clk
    SLICE_X84Y143                                                     r  vga_comp/vga_disp/red_reg[2]/C
                         clock pessimism              0.000    41.600    
                         clock uncertainty           -0.411    41.189    
    SLICE_X84Y143        FDRE (Setup_fdre_C_R)       -0.524    40.665    vga_comp/vga_disp/red_reg[2]
  -------------------------------------------------------------------
                         required time                         40.665    
                         arrival time                         -39.444    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 vga_comp/vga_disp/actY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/green_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.291ns  (logic 1.982ns (46.185%)  route 2.309ns (53.815%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -3.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 35.070 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.712    35.070    clk_BUFG
    SLICE_X84Y140                                                     r  vga_comp/vga_disp/actY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.478    35.548 r  vga_comp/vga_disp/actY_reg[1]/Q
                         net (fo=3, routed)           1.013    36.561    n_0_vga_comp/vga_disp/actY_reg[1]
    SLICE_X83Y140        LUT3 (Prop_lut3_I2_O)        0.329    36.890 r  red[3]_i_11/O
                         net (fo=2, routed)           0.430    37.320    n_0_red[3]_i_11
    SLICE_X82Y140        LUT5 (Prop_lut5_I3_O)        0.326    37.646 r  red[3]_i_8/O
                         net (fo=1, routed)           0.000    37.646    n_0_red[3]_i_8
    SLICE_X82Y140        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    38.182 f  red_reg[3]_i_2/CO[2]
                         net (fo=1, routed)           0.309    38.490    vga_comp/red1
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.313    38.803 r  red[3]_i_1/O
                         net (fo=9, routed)           0.558    39.362    n_0_red[3]_i_1
    SLICE_X84Y141        FDRE                                         r  vga_comp/vga_disp/green_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.596    41.599    vga_comp/pixel_clk
    SLICE_X84Y141                                                     r  vga_comp/vga_disp/green_reg[3]/C
                         clock pessimism              0.000    41.599    
                         clock uncertainty           -0.411    41.188    
    SLICE_X84Y141        FDRE (Setup_fdre_C_R)       -0.524    40.664    vga_comp/vga_disp/green_reg[3]
  -------------------------------------------------------------------
                         required time                         40.664    
                         arrival time                         -39.362    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 vga_comp/vga_disp/actY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/red_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.291ns  (logic 1.982ns (46.185%)  route 2.309ns (53.815%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -3.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 35.070 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.712    35.070    clk_BUFG
    SLICE_X84Y140                                                     r  vga_comp/vga_disp/actY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.478    35.548 r  vga_comp/vga_disp/actY_reg[1]/Q
                         net (fo=3, routed)           1.013    36.561    n_0_vga_comp/vga_disp/actY_reg[1]
    SLICE_X83Y140        LUT3 (Prop_lut3_I2_O)        0.329    36.890 r  red[3]_i_11/O
                         net (fo=2, routed)           0.430    37.320    n_0_red[3]_i_11
    SLICE_X82Y140        LUT5 (Prop_lut5_I3_O)        0.326    37.646 r  red[3]_i_8/O
                         net (fo=1, routed)           0.000    37.646    n_0_red[3]_i_8
    SLICE_X82Y140        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    38.182 f  red_reg[3]_i_2/CO[2]
                         net (fo=1, routed)           0.309    38.490    vga_comp/red1
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.313    38.803 r  red[3]_i_1/O
                         net (fo=9, routed)           0.558    39.362    n_0_red[3]_i_1
    SLICE_X84Y141        FDRE                                         r  vga_comp/vga_disp/red_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.596    41.599    vga_comp/pixel_clk
    SLICE_X84Y141                                                     r  vga_comp/vga_disp/red_reg[0]/C
                         clock pessimism              0.000    41.599    
                         clock uncertainty           -0.411    41.188    
    SLICE_X84Y141        FDRE (Setup_fdre_C_R)       -0.524    40.664    vga_comp/vga_disp/red_reg[0]
  -------------------------------------------------------------------
                         required time                         40.664    
                         arrival time                         -39.362    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 vga_comp/vga_disp/actY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/red_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.291ns  (logic 1.982ns (46.185%)  route 2.309ns (53.815%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -3.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 35.070 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.712    35.070    clk_BUFG
    SLICE_X84Y140                                                     r  vga_comp/vga_disp/actY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.478    35.548 r  vga_comp/vga_disp/actY_reg[1]/Q
                         net (fo=3, routed)           1.013    36.561    n_0_vga_comp/vga_disp/actY_reg[1]
    SLICE_X83Y140        LUT3 (Prop_lut3_I2_O)        0.329    36.890 r  red[3]_i_11/O
                         net (fo=2, routed)           0.430    37.320    n_0_red[3]_i_11
    SLICE_X82Y140        LUT5 (Prop_lut5_I3_O)        0.326    37.646 r  red[3]_i_8/O
                         net (fo=1, routed)           0.000    37.646    n_0_red[3]_i_8
    SLICE_X82Y140        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    38.182 f  red_reg[3]_i_2/CO[2]
                         net (fo=1, routed)           0.309    38.490    vga_comp/red1
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.313    38.803 r  red[3]_i_1/O
                         net (fo=9, routed)           0.558    39.362    n_0_red[3]_i_1
    SLICE_X84Y141        FDRE                                         r  vga_comp/vga_disp/red_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.596    41.599    vga_comp/pixel_clk
    SLICE_X84Y141                                                     r  vga_comp/vga_disp/red_reg[1]/C
                         clock pessimism              0.000    41.599    
                         clock uncertainty           -0.411    41.188    
    SLICE_X84Y141        FDRE (Setup_fdre_C_R)       -0.524    40.664    vga_comp/vga_disp/red_reg[1]
  -------------------------------------------------------------------
                         required time                         40.664    
                         arrival time                         -39.362    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 vga_comp/vga_disp/actY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/red_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.291ns  (logic 1.982ns (46.185%)  route 2.309ns (53.815%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -3.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 35.070 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.712    35.070    clk_BUFG
    SLICE_X84Y140                                                     r  vga_comp/vga_disp/actY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.478    35.548 r  vga_comp/vga_disp/actY_reg[1]/Q
                         net (fo=3, routed)           1.013    36.561    n_0_vga_comp/vga_disp/actY_reg[1]
    SLICE_X83Y140        LUT3 (Prop_lut3_I2_O)        0.329    36.890 r  red[3]_i_11/O
                         net (fo=2, routed)           0.430    37.320    n_0_red[3]_i_11
    SLICE_X82Y140        LUT5 (Prop_lut5_I3_O)        0.326    37.646 r  red[3]_i_8/O
                         net (fo=1, routed)           0.000    37.646    n_0_red[3]_i_8
    SLICE_X82Y140        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    38.182 f  red_reg[3]_i_2/CO[2]
                         net (fo=1, routed)           0.309    38.490    vga_comp/red1
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.313    38.803 r  red[3]_i_1/O
                         net (fo=9, routed)           0.558    39.362    n_0_red[3]_i_1
    SLICE_X84Y141        FDRE                                         r  vga_comp/vga_disp/red_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.596    41.599    vga_comp/pixel_clk
    SLICE_X84Y141                                                     r  vga_comp/vga_disp/red_reg[3]/C
                         clock pessimism              0.000    41.599    
                         clock uncertainty           -0.411    41.188    
    SLICE_X84Y141        FDRE (Setup_fdre_C_R)       -0.524    40.664    vga_comp/vga_disp/red_reg[3]
  -------------------------------------------------------------------
                         required time                         40.664    
                         arrival time                         -39.362    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 vga_comp/vga_disp/actY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/green_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.322ns  (logic 1.982ns (45.863%)  route 2.340ns (54.137%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -3.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 41.598 - 40.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 35.070 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.712    35.070    clk_BUFG
    SLICE_X84Y140                                                     r  vga_comp/vga_disp/actY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.478    35.548 r  vga_comp/vga_disp/actY_reg[1]/Q
                         net (fo=3, routed)           1.013    36.561    n_0_vga_comp/vga_disp/actY_reg[1]
    SLICE_X83Y140        LUT3 (Prop_lut3_I2_O)        0.329    36.890 r  red[3]_i_11/O
                         net (fo=2, routed)           0.430    37.320    n_0_red[3]_i_11
    SLICE_X82Y140        LUT5 (Prop_lut5_I3_O)        0.326    37.646 r  red[3]_i_8/O
                         net (fo=1, routed)           0.000    37.646    n_0_red[3]_i_8
    SLICE_X82Y140        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    38.182 f  red_reg[3]_i_2/CO[2]
                         net (fo=1, routed)           0.309    38.490    vga_comp/red1
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.313    38.803 r  red[3]_i_1/O
                         net (fo=9, routed)           0.589    39.392    n_0_red[3]_i_1
    SLICE_X85Y140        FDRE                                         r  vga_comp/vga_disp/green_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.595    41.598    vga_comp/pixel_clk
    SLICE_X85Y140                                                     r  vga_comp/vga_disp/green_reg[0]/C
                         clock pessimism              0.000    41.598    
                         clock uncertainty           -0.411    41.187    
    SLICE_X85Y140        FDRE (Setup_fdre_C_R)       -0.429    40.758    vga_comp/vga_disp/green_reg[0]
  -------------------------------------------------------------------
                         required time                         40.758    
                         arrival time                         -39.392    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 vga_comp/vga_disp/actY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.322ns  (logic 1.982ns (45.863%)  route 2.340ns (54.137%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -3.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 41.598 - 40.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 35.070 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.712    35.070    clk_BUFG
    SLICE_X84Y140                                                     r  vga_comp/vga_disp/actY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.478    35.548 r  vga_comp/vga_disp/actY_reg[1]/Q
                         net (fo=3, routed)           1.013    36.561    n_0_vga_comp/vga_disp/actY_reg[1]
    SLICE_X83Y140        LUT3 (Prop_lut3_I2_O)        0.329    36.890 r  red[3]_i_11/O
                         net (fo=2, routed)           0.430    37.320    n_0_red[3]_i_11
    SLICE_X82Y140        LUT5 (Prop_lut5_I3_O)        0.326    37.646 r  red[3]_i_8/O
                         net (fo=1, routed)           0.000    37.646    n_0_red[3]_i_8
    SLICE_X82Y140        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    38.182 f  red_reg[3]_i_2/CO[2]
                         net (fo=1, routed)           0.309    38.490    vga_comp/red1
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.313    38.803 r  red[3]_i_1/O
                         net (fo=9, routed)           0.589    39.392    n_0_red[3]_i_1
    SLICE_X85Y140        FDRE                                         r  vga_comp/vga_disp/green_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.595    41.598    vga_comp/pixel_clk
    SLICE_X85Y140                                                     r  vga_comp/vga_disp/green_reg[2]/C
                         clock pessimism              0.000    41.598    
                         clock uncertainty           -0.411    41.187    
    SLICE_X85Y140        FDRE (Setup_fdre_C_R)       -0.429    40.758    vga_comp/vga_disp/green_reg[2]
  -------------------------------------------------------------------
                         required time                         40.758    
                         arrival time                         -39.392    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 vga_comp/vga_disp/actY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/blue_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.291ns  (logic 1.982ns (46.185%)  route 2.309ns (53.815%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -3.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 35.070 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.712    35.070    clk_BUFG
    SLICE_X84Y140                                                     r  vga_comp/vga_disp/actY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.478    35.548 r  vga_comp/vga_disp/actY_reg[1]/Q
                         net (fo=3, routed)           1.013    36.561    n_0_vga_comp/vga_disp/actY_reg[1]
    SLICE_X83Y140        LUT3 (Prop_lut3_I2_O)        0.329    36.890 r  red[3]_i_11/O
                         net (fo=2, routed)           0.430    37.320    n_0_red[3]_i_11
    SLICE_X82Y140        LUT5 (Prop_lut5_I3_O)        0.326    37.646 r  red[3]_i_8/O
                         net (fo=1, routed)           0.000    37.646    n_0_red[3]_i_8
    SLICE_X82Y140        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    38.182 f  red_reg[3]_i_2/CO[2]
                         net (fo=1, routed)           0.309    38.490    vga_comp/red1
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.313    38.803 r  red[3]_i_1/O
                         net (fo=9, routed)           0.558    39.362    n_0_red[3]_i_1
    SLICE_X85Y141        FDRE                                         r  vga_comp/vga_disp/blue_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.596    41.599    vga_comp/pixel_clk
    SLICE_X85Y141                                                     r  vga_comp/vga_disp/blue_reg[1]/C
                         clock pessimism              0.000    41.599    
                         clock uncertainty           -0.411    41.188    
    SLICE_X85Y141        FDRE (Setup_fdre_C_R)       -0.429    40.759    vga_comp/vga_disp/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         40.759    
                         arrival time                         -39.362    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 vga_comp/vga_disp/actY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/green_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.291ns  (logic 1.982ns (46.185%)  route 2.309ns (53.815%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -3.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 35.070 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.712    35.070    clk_BUFG
    SLICE_X84Y140                                                     r  vga_comp/vga_disp/actY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.478    35.548 r  vga_comp/vga_disp/actY_reg[1]/Q
                         net (fo=3, routed)           1.013    36.561    n_0_vga_comp/vga_disp/actY_reg[1]
    SLICE_X83Y140        LUT3 (Prop_lut3_I2_O)        0.329    36.890 r  red[3]_i_11/O
                         net (fo=2, routed)           0.430    37.320    n_0_red[3]_i_11
    SLICE_X82Y140        LUT5 (Prop_lut5_I3_O)        0.326    37.646 r  red[3]_i_8/O
                         net (fo=1, routed)           0.000    37.646    n_0_red[3]_i_8
    SLICE_X82Y140        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    38.182 f  red_reg[3]_i_2/CO[2]
                         net (fo=1, routed)           0.309    38.490    vga_comp/red1
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.313    38.803 r  red[3]_i_1/O
                         net (fo=9, routed)           0.558    39.362    n_0_red[3]_i_1
    SLICE_X85Y141        FDRE                                         r  vga_comp/vga_disp/green_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.596    41.599    vga_comp/pixel_clk
    SLICE_X85Y141                                                     r  vga_comp/vga_disp/green_reg[1]/C
                         clock pessimism              0.000    41.599    
                         clock uncertainty           -0.411    41.188    
    SLICE_X85Y141        FDRE (Setup_fdre_C_R)       -0.429    40.759    vga_comp/vga_disp/green_reg[1]
  -------------------------------------------------------------------
                         required time                         40.759    
                         arrival time                         -39.362    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 vga_comp/sel_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.791ns  (logic 0.882ns (49.233%)  route 0.909ns (50.767%))
  Logic Levels:           0  
  Clock Path Skew:        -3.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    5.109ns = ( 35.109 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.750    35.109    clk_BUFG
    RAMB18_X3Y57                                                      r  vga_comp/sel_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y57         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882    35.991 r  vga_comp/sel_rep/DOADO[0]
                         net (fo=1, routed)           0.909    36.900    vga_comp/redVal[0]
    SLICE_X84Y141        FDRE                                         r  vga_comp/vga_disp/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.596    41.599    vga_comp/pixel_clk
    SLICE_X84Y141                                                     r  vga_comp/vga_disp/red_reg[0]/C
                         clock pessimism              0.000    41.599    
                         clock uncertainty           -0.411    41.188    
    SLICE_X84Y141        FDRE (Setup_fdre_C_D)       -0.045    41.143    vga_comp/vga_disp/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.143    
                         arrival time                         -36.900    
  -------------------------------------------------------------------
                         slack                                  4.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 vga_comp/sel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.204ns (41.976%)  route 0.282ns (58.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.632     1.466    clk_BUFG
    RAMB18_X3Y56                                                      r  vga_comp/sel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.670 r  vga_comp/sel/DOADO[0]
                         net (fo=1, routed)           0.282     1.952    vga_comp/greenVal[0]
    SLICE_X85Y140        FDRE                                         r  vga_comp/vga_disp/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.873     0.874    vga_comp/pixel_clk
    SLICE_X85Y140                                                     r  vga_comp/vga_disp/green_reg[0]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.411     1.285    
    SLICE_X85Y140        FDRE (Hold_fdre_C_D)         0.070     1.355    vga_comp/vga_disp/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 vga_comp/sel_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.204ns (39.045%)  route 0.318ns (60.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.632     1.466    clk_BUFG
    RAMB18_X3Y57                                                      r  vga_comp/sel_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y57         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.670 r  vga_comp/sel_rep/DOADO[1]
                         net (fo=1, routed)           0.318     1.988    vga_comp/redVal[1]
    SLICE_X84Y141        FDRE                                         r  vga_comp/vga_disp/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.873     0.874    vga_comp/pixel_clk
    SLICE_X84Y141                                                     r  vga_comp/vga_disp/red_reg[1]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.411     1.285    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.063     1.348    vga_comp/vga_disp/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 vga_comp/sel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.204ns (38.545%)  route 0.325ns (61.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.632     1.466    clk_BUFG
    RAMB18_X3Y56                                                      r  vga_comp/sel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.670 r  vga_comp/sel/DOADO[2]
                         net (fo=1, routed)           0.325     1.995    vga_comp/greenVal[2]
    SLICE_X85Y140        FDRE                                         r  vga_comp/vga_disp/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.873     0.874    vga_comp/pixel_clk
    SLICE_X85Y140                                                     r  vga_comp/vga_disp/green_reg[2]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.411     1.285    
    SLICE_X85Y140        FDRE (Hold_fdre_C_D)         0.066     1.351    vga_comp/vga_disp/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 vga_comp/sel_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.204ns (38.536%)  route 0.325ns (61.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.632     1.466    clk_BUFG
    RAMB18_X3Y57                                                      r  vga_comp/sel_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y57         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.670 r  vga_comp/sel_rep/DOADO[2]
                         net (fo=1, routed)           0.325     1.995    vga_comp/redVal[2]
    SLICE_X84Y143        FDRE                                         r  vga_comp/vga_disp/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.873     0.875    vga_comp/pixel_clk
    SLICE_X84Y143                                                     r  vga_comp/vga_disp/red_reg[2]/C
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.411     1.286    
    SLICE_X84Y143        FDRE (Hold_fdre_C_D)         0.059     1.345    vga_comp/vga_disp/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 vga_comp/sel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.204ns (37.635%)  route 0.338ns (62.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.632     1.466    clk_BUFG
    RAMB18_X3Y56                                                      r  vga_comp/sel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.670 r  vga_comp/sel/DOADO[1]
                         net (fo=1, routed)           0.338     2.008    vga_comp/greenVal[1]
    SLICE_X85Y141        FDRE                                         r  vga_comp/vga_disp/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.873     0.874    vga_comp/pixel_clk
    SLICE_X85Y141                                                     r  vga_comp/vga_disp/green_reg[1]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.411     1.285    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.066     1.351    vga_comp/vga_disp/green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 vga_comp/sel_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.204ns (35.272%)  route 0.374ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.632     1.466    clk_BUFG
    RAMB18_X3Y57                                                      r  vga_comp/sel_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y57         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.670 r  vga_comp/sel_rep/DOADO[3]
                         net (fo=1, routed)           0.374     2.044    vga_comp/redVal[3]
    SLICE_X84Y141        FDRE                                         r  vga_comp/vga_disp/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.873     0.874    vga_comp/pixel_clk
    SLICE_X84Y141                                                     r  vga_comp/vga_disp/red_reg[3]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.411     1.285    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.063     1.348    vga_comp/vga_disp/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 vga_comp/sel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.204ns (35.030%)  route 0.378ns (64.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.632     1.466    clk_BUFG
    RAMB18_X3Y56                                                      r  vga_comp/sel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.670 r  vga_comp/sel/DOADO[3]
                         net (fo=1, routed)           0.378     2.048    vga_comp/greenVal[3]
    SLICE_X84Y141        FDRE                                         r  vga_comp/vga_disp/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.873     0.874    vga_comp/pixel_clk
    SLICE_X84Y141                                                     r  vga_comp/vga_disp/green_reg[3]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.411     1.285    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.059     1.344    vga_comp/vga_disp/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 vga_comp/sel_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.204ns (34.548%)  route 0.386ns (65.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.632     1.466    clk_BUFG
    RAMB18_X3Y57                                                      r  vga_comp/sel_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y57         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.670 r  vga_comp/sel_rep/DOADO[0]
                         net (fo=1, routed)           0.386     2.056    vga_comp/redVal[0]
    SLICE_X84Y141        FDRE                                         r  vga_comp/vga_disp/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.873     0.874    vga_comp/pixel_clk
    SLICE_X84Y141                                                     r  vga_comp/vga_disp/red_reg[0]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.411     1.285    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.052     1.337    vga_comp/vga_disp/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 vga_comp/vga_disp/barRomVal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/green_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.247%)  route 0.460ns (68.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.598     1.431    clk_BUFG
    SLICE_X84Y138                                                     r  vga_comp/vga_disp/barRomVal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_fdre_C_Q)         0.164     1.595 f  vga_comp/vga_disp/barRomVal_reg/Q
                         net (fo=1, routed)           0.254     1.850    vga_comp/vga_disp/barRomVal
    SLICE_X84Y140        LUT3 (Prop_lut3_I1_O)        0.045     1.895 r  red[3]_i_1/O
                         net (fo=9, routed)           0.205     2.100    n_0_red[3]_i_1
    SLICE_X84Y141        FDRE                                         r  vga_comp/vga_disp/green_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.873     0.874    vga_comp/pixel_clk
    SLICE_X84Y141                                                     r  vga_comp/vga_disp/green_reg[3]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.411     1.285    
    SLICE_X84Y141        FDRE (Hold_fdre_C_R)         0.009     1.294    vga_comp/vga_disp/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 vga_comp/vga_disp/barRomVal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/red_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.247%)  route 0.460ns (68.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.598     1.431    clk_BUFG
    SLICE_X84Y138                                                     r  vga_comp/vga_disp/barRomVal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_fdre_C_Q)         0.164     1.595 f  vga_comp/vga_disp/barRomVal_reg/Q
                         net (fo=1, routed)           0.254     1.850    vga_comp/vga_disp/barRomVal
    SLICE_X84Y140        LUT3 (Prop_lut3_I1_O)        0.045     1.895 r  red[3]_i_1/O
                         net (fo=9, routed)           0.205     2.100    n_0_red[3]_i_1
    SLICE_X84Y141        FDRE                                         r  vga_comp/vga_disp/red_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=6536, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.873     0.874    vga_comp/pixel_clk
    SLICE_X84Y141                                                     r  vga_comp/vga_disp/red_reg[0]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.411     1.285    
    SLICE_X84Y141        FDRE (Hold_fdre_C_R)         0.009     1.294    vga_comp/vga_disp/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.806    





