

================================================================
== Vivado HLS Report for 'poll_ocm'
================================================================
* Date:           Wed Apr 01 12:40:07 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        Poll_ocm_fetch_ACP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|  2 ~ 15  |          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     37|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      -|    1136|   1328|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     27|
|Register         |        -|      -|     123|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|    1259|   1392|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |poll_ocm_ADDR_BUS_m_axi_U  |poll_ocm_ADDR_BUS_m_axi  |        2|      0|  512|  580|
    |poll_ocm_AXILiteS_s_axi_U  |poll_ocm_AXILiteS_s_axi  |        0|      0|  112|  168|
    |poll_ocm_DATA_BUS_m_axi_U  |poll_ocm_DATA_BUS_m_axi  |        2|      0|  512|  580|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        4|      0| 1136| 1328|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |temp_fu_157_p2      |     +    |      0|  0|  32|          32|           1|
    |ptr_cmp7_fu_143_p2  |   icmp   |      0|  0|   2|           4|           4|
    |ptr_cmp_fu_129_p2   |   icmp   |      0|  0|   2|           4|           1|
    |or_cond_fu_148_p2   |    or    |      0|  0|   1|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  37|          41|           7|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ADDR_BUS_blk_n_AR                |   1|          2|    1|          2|
    |ADDR_BUS_blk_n_AW                |   1|          2|    1|          2|
    |ADDR_BUS_blk_n_B                 |   1|          2|    1|          2|
    |ADDR_BUS_blk_n_R                 |   1|          2|    1|          2|
    |ADDR_BUS_blk_n_W                 |   1|          2|    1|          2|
    |ap_NS_fsm                        |  15|         17|    1|         17|
    |ap_sig_ioackin_ADDR_BUS_ARREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_ADDR_BUS_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_ADDR_BUS_WREADY   |   1|          2|    1|          2|
    |mem_index_phi5_fu_72             |   4|          2|    4|          8|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  27|         35|   13|         41|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ADDR_BUS_addr_read_reg_190       |  32|   0|   32|          0|
    |ADDR_BUS_addr_reg_175            |  30|   0|   32|          2|
    |adjSize6_reg_169                 |   4|   0|    4|          0|
    |ap_CS_fsm                        |  16|   0|   16|          0|
    |ap_reg_ioackin_ADDR_BUS_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_ADDR_BUS_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_ADDR_BUS_WREADY   |   1|   0|    1|          0|
    |mem_index_phi5_fu_72             |   4|   0|    4|          0|
    |or_cond_reg_186                  |   1|   0|    1|          0|
    |ptr_cmp_reg_181                  |   1|   0|    1|          0|
    |temp_reg_195                     |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 123|   0|  125|          2|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR    |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID    |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY    | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA     |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB     |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR    |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID    | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY    |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA     | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP     | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID    | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY    |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP     | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                   |  in |    1| ap_ctrl_hs |   poll_ocm   | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs |   poll_ocm   | return value |
|interrupt                | out |    1| ap_ctrl_hs |   poll_ocm   | return value |
|m_axi_ADDR_BUS_AWVALID   | out |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_AWREADY   |  in |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_AWADDR    | out |   32|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_AWID      | out |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_AWLEN     | out |    8|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_AWSIZE    | out |    3|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_AWBURST   | out |    2|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_AWLOCK    | out |    2|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_AWCACHE   | out |    4|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_AWPROT    | out |    3|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_AWQOS     | out |    4|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_AWREGION  | out |    4|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_AWUSER    | out |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_WVALID    | out |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_WREADY    |  in |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_WDATA     | out |   32|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_WSTRB     | out |    4|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_WLAST     | out |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_WID       | out |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_WUSER     | out |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_ARVALID   | out |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_ARREADY   |  in |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_ARADDR    | out |   32|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_ARID      | out |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_ARLEN     | out |    8|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_ARSIZE    | out |    3|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_ARBURST   | out |    2|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_ARLOCK    | out |    2|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_ARCACHE   | out |    4|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_ARPROT    | out |    3|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_ARQOS     | out |    4|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_ARREGION  | out |    4|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_ARUSER    | out |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_RVALID    |  in |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_RREADY    | out |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_RDATA     |  in |   32|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_RLAST     |  in |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_RID       |  in |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_RUSER     |  in |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_RRESP     |  in |    2|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_BVALID    |  in |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_BREADY    | out |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_BRESP     |  in |    2|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_BID       |  in |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_ADDR_BUS_BUSER     |  in |    1|    m_axi   |   ADDR_BUS   |    pointer   |
|m_axi_DATA_BUS_AWVALID   | out |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_AWREADY   |  in |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_AWADDR    | out |   32|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_AWID      | out |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_AWLEN     | out |    8|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_AWSIZE    | out |    3|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_AWBURST   | out |    2|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_AWLOCK    | out |    2|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_AWCACHE   | out |    4|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_AWPROT    | out |    3|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_AWQOS     | out |    4|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_AWREGION  | out |    4|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_AWUSER    | out |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_WVALID    | out |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_WREADY    |  in |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_WDATA     | out |   32|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_WSTRB     | out |    4|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_WLAST     | out |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_WID       | out |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_WUSER     | out |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_ARVALID   | out |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_ARREADY   |  in |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_ARADDR    | out |   32|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_ARID      | out |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_ARLEN     | out |    8|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_ARSIZE    | out |    3|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_ARBURST   | out |    2|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_ARLOCK    | out |    2|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_ARCACHE   | out |    4|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_ARPROT    | out |    3|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_ARQOS     | out |    4|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_ARREGION  | out |    4|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_ARUSER    | out |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_RVALID    |  in |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_RREADY    | out |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_RDATA     |  in |   32|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_RLAST     |  in |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_RID       |  in |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_RUSER     |  in |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_RRESP     |  in |    2|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_BVALID    |  in |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_BREADY    | out |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_BRESP     |  in |    2|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_BID       |  in |    1|    m_axi   |   DATA_BUS   |    pointer   |
|m_axi_DATA_BUS_BUSER     |  in |    1|    m_axi   |   DATA_BUS   |    pointer   |
+-------------------------+-----+-----+------------+--------------+--------------+

