library ieee;
use ieee.std_logic_1164.all;


entity control is 
port(
		instruction,reset : in std_logic;
		jump_desicion,branch_decision : out std_logic;
		RegDst,RegWrite,MemToReg,MemRead,MemWrite,ALUSrc : out std_logic;
		ALUOp : out std_logic_vector(1 downto 0);
	
);
end control;


architecture behv of control is

begin
	process(instruction,reset)
	variable opcode : std_logic_vector(5 downto 0);
	begin
		if reset = '1' then
			RegDst <= '0';
			ALUSrc <= '0';
			MemToReg <= '0';
			RegWrite <= '0';
			MemRead <= '0';
			MemWrite <= '0';
			ALUOp <= "00";
			jump_desicion <= '0';
			branch_decision <= '0';
		else
			opcode := instruction(31 downto 26);
			
			case opcode is
			
				when "000000" =>
					RegDst <= '1';
					ALUSrc <= '0';
					MemToReg <= '0';
					RegWrite <= '1';
					MemRead <= '0';
					MemWrite <= '0';
					ALUOp <= "10";
					jump_desicion <= '0';
					branch_decision <= '0';
					
				when "100011" =>
					RegDst <= '0';
					ALUSrc <= '1';
					MemToReg <= '1';
					RegWrite <= '1';
					MemRead <= '1';
					MemWrite <= '0';
					ALUOp <= '0';
					jump_desicion <= '0';
					branch_decision <= '0';
					
				when "000000" =>
					RegDst <= '0';
					ALUSrc <= '0';
					MemToReg <= '0';
					RegWrite <= '0';
					MemRead <= '0';
					MemWrite <= '0';
					ALUOp <= '0';
					jump_desicion <= '0';
					branch_decision <= '0';
					
				when "000000" =>
					RegDst <= '0';
					ALUSrc <= '0';
					MemToReg <= '0';
					RegWrite <= '0';
					MemRead <= '0';
					MemWrite <= '0';
					ALUOp <= '0';
					jump_desicion <= '0';
					branch_decision <= '0';
	end process;
end behv;