<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1484</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:18px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1484-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1484.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-204&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:706px;left:68px;white-space:nowrap" class="ft02">35.11.2 &#160;&#160;Additional Residency MSRs Supported in 4th Generation Intel® Core™</p>
<p style="position:absolute;top:703px;left:700px;white-space:nowrap" class="ft03">&#160;</p>
<p style="position:absolute;top:706px;left:705px;white-space:nowrap" class="ft02">Processors</p>
<p style="position:absolute;top:736px;left:68px;white-space:nowrap" class="ft04">The 4th&#160;generation Intel</p>
<p style="position:absolute;top:734px;left:231px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:736px;left:242px;white-space:nowrap" class="ft04">&#160;Core™&#160;processor family (based&#160;on&#160;Haswell&#160;microarchitecture) with CPUID&#160;</p>
<p style="position:absolute;top:753px;left:68px;white-space:nowrap" class="ft07">DisplayFamily_DisplayModel signature&#160;06_45H supports the&#160;MSR interfaces&#160;listed&#160;in<a href="o_fe12b1e2a880e0ce-1423.html">&#160;Table 35-18, T</a><a href="o_fe12b1e2a880e0ce-1442.html">able 35-19</a>,&#160;<br/><a href="o_fe12b1e2a880e0ce-1468.html">Table 35-27</a><a href="o_fe12b1e2a880e0ce-1473.html">, Table 35-28</a>, and&#160;<a href="o_fe12b1e2a880e0ce-1484.html">Table&#160;35-29.</a>&#160;</p>
<p style="position:absolute;top:189px;left:79px;white-space:nowrap" class="ft04">710H</p>
<p style="position:absolute;top:189px;left:135px;white-space:nowrap" class="ft04">1808</p>
<p style="position:absolute;top:189px;left:185px;white-space:nowrap" class="ft04">MSR_UNC_CBO_1_</p>
<p style="position:absolute;top:205px;left:185px;white-space:nowrap" class="ft04">PERFEVTSEL0</p>
<p style="position:absolute;top:189px;left:368px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:189px;left:460px;white-space:nowrap" class="ft04">Uncore&#160;C-Box 1, counter 0 event select MSR</p>
<p style="position:absolute;top:229px;left:79px;white-space:nowrap" class="ft04">711H</p>
<p style="position:absolute;top:229px;left:135px;white-space:nowrap" class="ft04">1809</p>
<p style="position:absolute;top:229px;left:185px;white-space:nowrap" class="ft04">MSR_UNC_CBO_1_</p>
<p style="position:absolute;top:245px;left:185px;white-space:nowrap" class="ft04">PERFEVTSEL1</p>
<p style="position:absolute;top:229px;left:368px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:229px;left:460px;white-space:nowrap" class="ft04">Uncore&#160;C-Box 1, counter 1 event select MSR</p>
<p style="position:absolute;top:270px;left:79px;white-space:nowrap" class="ft04">716H</p>
<p style="position:absolute;top:270px;left:135px;white-space:nowrap" class="ft04">1814</p>
<p style="position:absolute;top:270px;left:185px;white-space:nowrap" class="ft04">MSR_UNC_CBO_1_PERFCTR0&#160;Package</p>
<p style="position:absolute;top:270px;left:460px;white-space:nowrap" class="ft04">Uncore&#160;C-Box 1, performance&#160;counter 0&#160;</p>
<p style="position:absolute;top:294px;left:79px;white-space:nowrap" class="ft04">717H</p>
<p style="position:absolute;top:294px;left:135px;white-space:nowrap" class="ft04">1815</p>
<p style="position:absolute;top:294px;left:185px;white-space:nowrap" class="ft04">MSR_UNC_CBO_1_PERFCTR1&#160;Package</p>
<p style="position:absolute;top:294px;left:460px;white-space:nowrap" class="ft04">Uncore&#160;C-Box 1, performance&#160;counter 1</p>
<p style="position:absolute;top:339px;left:79px;white-space:nowrap" class="ft04">720H</p>
<p style="position:absolute;top:339px;left:135px;white-space:nowrap" class="ft04">1824</p>
<p style="position:absolute;top:339px;left:185px;white-space:nowrap" class="ft04">MSR_UNC_CBO_2_</p>
<p style="position:absolute;top:355px;left:185px;white-space:nowrap" class="ft04">PERFEVTSEL0</p>
<p style="position:absolute;top:339px;left:368px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:339px;left:460px;white-space:nowrap" class="ft04">Uncore&#160;C-Box 2, counter 0 event select MSR</p>
<p style="position:absolute;top:379px;left:79px;white-space:nowrap" class="ft04">721H</p>
<p style="position:absolute;top:379px;left:135px;white-space:nowrap" class="ft04">1824</p>
<p style="position:absolute;top:379px;left:185px;white-space:nowrap" class="ft04">MSR_UNC_CBO_2_</p>
<p style="position:absolute;top:395px;left:185px;white-space:nowrap" class="ft04">PERFEVTSEL1</p>
<p style="position:absolute;top:379px;left:368px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:379px;left:460px;white-space:nowrap" class="ft04">Uncore&#160;C-Box 2, counter 1 event select MSR</p>
<p style="position:absolute;top:420px;left:79px;white-space:nowrap" class="ft04">726H</p>
<p style="position:absolute;top:420px;left:135px;white-space:nowrap" class="ft04">1830</p>
<p style="position:absolute;top:420px;left:185px;white-space:nowrap" class="ft04">MSR_UNC_CBO_2_PERFCTR0&#160;Package</p>
<p style="position:absolute;top:420px;left:460px;white-space:nowrap" class="ft04">Uncore&#160;C-Box 2, performance&#160;counter 0&#160;</p>
<p style="position:absolute;top:444px;left:79px;white-space:nowrap" class="ft04">727H</p>
<p style="position:absolute;top:444px;left:135px;white-space:nowrap" class="ft04">1831</p>
<p style="position:absolute;top:444px;left:185px;white-space:nowrap" class="ft04">MSR_UNC_CBO_2_PERFCTR1&#160;Package</p>
<p style="position:absolute;top:444px;left:460px;white-space:nowrap" class="ft04">Uncore&#160;C-Box 2, performance&#160;counter 1</p>
<p style="position:absolute;top:489px;left:79px;white-space:nowrap" class="ft04">730H</p>
<p style="position:absolute;top:489px;left:135px;white-space:nowrap" class="ft04">1840</p>
<p style="position:absolute;top:489px;left:185px;white-space:nowrap" class="ft04">MSR_UNC_CBO_3_</p>
<p style="position:absolute;top:505px;left:185px;white-space:nowrap" class="ft04">PERFEVTSEL0</p>
<p style="position:absolute;top:489px;left:368px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:489px;left:460px;white-space:nowrap" class="ft04">Uncore&#160;C-Box 3, counter 0 event select MSR</p>
<p style="position:absolute;top:529px;left:79px;white-space:nowrap" class="ft04">731H</p>
<p style="position:absolute;top:529px;left:135px;white-space:nowrap" class="ft04">1841</p>
<p style="position:absolute;top:529px;left:185px;white-space:nowrap" class="ft04">MSR_UNC_CBO_3_</p>
<p style="position:absolute;top:546px;left:185px;white-space:nowrap" class="ft04">PERFEVTSEL1</p>
<p style="position:absolute;top:529px;left:368px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:529px;left:460px;white-space:nowrap" class="ft04">Uncore&#160;C-Box 3, counter 1 event select MSR.</p>
<p style="position:absolute;top:570px;left:79px;white-space:nowrap" class="ft04">736H</p>
<p style="position:absolute;top:570px;left:135px;white-space:nowrap" class="ft04">1846</p>
<p style="position:absolute;top:570px;left:185px;white-space:nowrap" class="ft04">MSR_UNC_CBO_3_PERFCTR0&#160;Package</p>
<p style="position:absolute;top:570px;left:460px;white-space:nowrap" class="ft04">Uncore&#160;C-Box 3, performance&#160;counter 0.</p>
<p style="position:absolute;top:593px;left:79px;white-space:nowrap" class="ft04">737H</p>
<p style="position:absolute;top:593px;left:135px;white-space:nowrap" class="ft04">1847</p>
<p style="position:absolute;top:593px;left:185px;white-space:nowrap" class="ft04">MSR_UNC_CBO_3_PERFCTR1&#160;Package</p>
<p style="position:absolute;top:593px;left:460px;white-space:nowrap" class="ft04">Uncore&#160;C-Box 3, performance&#160;counter 1.</p>
<p style="position:absolute;top:638px;left:74px;white-space:nowrap" class="ft04">Se<a href="o_fe12b1e2a880e0ce-1423.html">e Table&#160;35-18,</a><a href="o_fe12b1e2a880e0ce-1442.html">&#160;Table&#160;35-19,</a><a href="o_fe12b1e2a880e0ce-1443.html">&#160;Table 35-20</a><a href="o_fe12b1e2a880e0ce-1452.html">,&#160;Table 35-23, T</a><a href="o_fe12b1e2a880e0ce-1468.html">able&#160;35-27&#160;f</a>or&#160;other MSR&#160;definitions&#160;applicable&#160;to&#160;processors&#160;with CPUID&#160;</p>
<p style="position:absolute;top:655px;left:74px;white-space:nowrap" class="ft04">signatures&#160;063CH, 06_46H.&#160;</p>
<p style="position:absolute;top:811px;left:118px;white-space:nowrap" class="ft06">Table 35-29.&#160;&#160;Additional Residency MSRs&#160;Supported&#160;by&#160;4th&#160;Generation&#160;Intel® Core™ Processors&#160;with&#160;</p>
<p style="position:absolute;top:829px;left:293px;white-space:nowrap" class="ft06">DisplayFamily_DisplayModel Signature 06_45H</p>
<p style="position:absolute;top:853px;left:98px;white-space:nowrap" class="ft04">Register&#160;</p>
<p style="position:absolute;top:870px;left:99px;white-space:nowrap" class="ft04">Address</p>
<p style="position:absolute;top:870px;left:220px;white-space:nowrap" class="ft04">Register Name</p>
<p style="position:absolute;top:853px;left:379px;white-space:nowrap" class="ft04">Scope</p>
<p style="position:absolute;top:870px;left:595px;white-space:nowrap" class="ft04">Bit Description</p>
<p style="position:absolute;top:894px;left:82px;white-space:nowrap" class="ft04">&#160;Hex</p>
<p style="position:absolute;top:894px;left:140px;white-space:nowrap" class="ft04">Dec</p>
<p style="position:absolute;top:917px;left:84px;white-space:nowrap" class="ft04">E2H</p>
<p style="position:absolute;top:917px;left:139px;white-space:nowrap" class="ft04">226</p>
<p style="position:absolute;top:917px;left:185px;white-space:nowrap" class="ft08">MSR_PKG_CST_CONFIG_<br/>CONTROL</p>
<p style="position:absolute;top:917px;left:357px;white-space:nowrap" class="ft04">Core</p>
<p style="position:absolute;top:917px;left:449px;white-space:nowrap" class="ft08">C-State Configuration&#160;Control (R/W)<br/>Note: C-state values are processor specific&#160;C-state code&#160;names,&#160;</p>
<p style="position:absolute;top:955px;left:449px;white-space:nowrap" class="ft09">unrelated&#160;to&#160;MWAIT&#160;extension&#160;C-state&#160;parameters&#160;or&#160;ACPI C-states.<br/><a href="http://biosbits.org">See http://biosbits.org.</a></p>
<p style="position:absolute;top:100px;left:87px;white-space:nowrap" class="ft06">Table 35-28.&#160; MSRs&#160;Supported&#160;by&#160;4th&#160;Generation Intel®&#160;Core™ Processors&#160;(Haswell&#160;microarchitecture)&#160;(Contd.)</p>
<p style="position:absolute;top:124px;left:98px;white-space:nowrap" class="ft04">Register&#160;</p>
<p style="position:absolute;top:141px;left:99px;white-space:nowrap" class="ft04">Address</p>
<p style="position:absolute;top:141px;left:226px;white-space:nowrap" class="ft04">Register Name</p>
<p style="position:absolute;top:124px;left:390px;white-space:nowrap" class="ft04">Scope</p>
<p style="position:absolute;top:141px;left:602px;white-space:nowrap" class="ft04">Bit&#160;Description</p>
<p style="position:absolute;top:164px;left:82px;white-space:nowrap" class="ft04">&#160;Hex</p>
<p style="position:absolute;top:164px;left:140px;white-space:nowrap" class="ft04">Dec</p>
</div>
</body>
</html>
