/****************************************************************************
 *
 * Broadcom Proprietary and Confidential.
 * (c) 2017 Broadcom. All rights reserved.
 * The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 * Unless you and Broadcom execute a separate written software license
 * agreement governing use of this software, this software is licensed to
 * you under the terms of the GNU General Public License version 2 (the
 * "GPL"), available at [http://www.broadcom.com/licenses/GPLv2.php], with
 * the following added to such license:
 *
 * As a special exception, the copyright holders of this software give you
 * permission to link this software with independent modules, and to copy
 * and distribute the resulting executable under terms of your choice,
 * provided that you also meet, for each linked independent module, the
 * terms and conditions of the license of that module. An independent
 * module is a module which is not derived from this software. The special
 * exception does not apply to any modifications of the software.
 *
 * Notwithstanding the above, under no circumstances may you combine this
 * software in any way with any other Broadcom software provided under a
 * license other than the GPL, without Broadcom's express prior written
 * consent.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Jun 10 03:09:37 2015
 *                 Full Compile MD5 Checksum  e8bde4108283f67d401938287dbb6bde
 *                     (minus title and desc)
 *                 MD5 Checksum               56f0f944fbd407545cd964e7b4e7f7b0
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15517
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_MBDMA_UNI3_H__
#define BCHP_MBDMA_UNI3_H__

/***************************************************************************
 *MBDMA_UNI3 - MBDMA Registers
 ***************************************************************************/
#define BCHP_MBDMA_UNI3_STATUS                   0x00400000 /* [RW] MBDMA Interrupt Status */
#define BCHP_MBDMA_UNI3_TOKENCACHECTL            0x00400004 /* [RW] Token Free Cache Control */
#define BCHP_MBDMA_UNI3_TOKENADDRESSFREE         0x00400008 /* [RW] Free Pool Manager Token free address */
#define BCHP_MBDMA_UNI3_GLOBALCTL                0x0040000c /* [RW] LAN MsgID, arbitration control and token cache flush */
#define BCHP_MBDMA_UNI3_BUFFERBASE0              0x00400010 /* [RW] Free pool buffer base address */
#define BCHP_MBDMA_UNI3_UPPER_UBUS_ADDRESS       0x00400014 /* [RW] Ubus address bits 39:32 */
#define BCHP_MBDMA_UNI3_CHANERR                  0x00400018 /* [RO] Channel error indicators, one bit per channel */
#define BCHP_MBDMA_UNI3_CHANERRMASK              0x0040001c /* [RW] Interrupt mask for channel error */
#define BCHP_MBDMA_UNI3_BACKPRESSCTL0            0x00400020 /* [RW] Token allocation low and not low thresholds 2k and 1k tokens */
#define BCHP_MBDMA_UNI3_BACKPRESSCTL1            0x00400024 /* [RW] Token allocation low and not low thresholds 512 and 256 tokens */
#define BCHP_MBDMA_UNI3_DIAGOUT                  0x00400028 /* [RO] Current diag output value */
#define BCHP_MBDMA_UNI3_DIAGCOMPARE              0x0040002c /* [RW] Compare value for Diag interrupt */
#define BCHP_MBDMA_UNI3_DIAGMASK                 0x00400030 /* [RW] Diag compare mask for Diag interrupt */
#define BCHP_MBDMA_UNI3_CAPTURESTATUS            0x00400034 /* [RO] Capture status flags for ubus capture trigger */
#define BCHP_MBDMA_UNI3_CAPTUREMASK              0x00400038 /* [RW] Capture mask for ubus capture trigger */
#define BCHP_MBDMA_UNI3_STATUS2                  0x0040003c /* [RW] Reserved - Combined Interrupt Status */
#define BCHP_MBDMA_UNI3_INTRMASK                 0x00400040 /* [RW] Interrupt mask, ANDed with STATUS */
#define BCHP_MBDMA_UNI3_TOKENCACHECTL2           0x00400044 /* [RW] Token Allocation Cache Burst Control */
#define BCHP_MBDMA_UNI3_TOKENCACHECTL3           0x00400048 /* [RW] Token Allocation Cache Enables */
#define BCHP_MBDMA_UNI3_TOKENADDRESS256          0x0040004c /* [RW] Free Pool Manager token allocation address for 256B tokens */
#define BCHP_MBDMA_UNI3_TOKENADDRESS512          0x00400050 /* [RW] Free Pool Manager token allocation address for 512B tokens */
#define BCHP_MBDMA_UNI3_TOKENADDRESS1K           0x00400054 /* [RW] Free Pool Manager token allocation address for 1kB tokens */
#define BCHP_MBDMA_UNI3_TOKENADDRESS2K           0x00400058 /* [RW] Free Pool Manager token allocation address for 2kB tokens */
#define BCHP_MBDMA_UNI3_TOKENBOUNDS              0x0040005c /* [RW] Token Cache memory bounds */
#define BCHP_MBDMA_UNI3_TOKENSTATUS              0x00400060 /* [RO] Token allocation levels */
#define BCHP_MBDMA_UNI3_TOKENSTATUS2             0x00400064 /* [RO] Token free level */
#define BCHP_MBDMA_UNI3_SCBCONTROL               0x00400068 /* [RW] SCB port status */
#define BCHP_MBDMA_UNI3_SCBSTATUS                0x0040006c /* [RO] SCB port control */
#define BCHP_MBDMA_UNI3_SCBADDRESSLO_0           0x00400070 /* [RW] SCB token base address LSBs */
#define BCHP_MBDMA_UNI3_SCBADDRESSHI_0           0x00400074 /* [RW] SCB token base address MSBs */
#define BCHP_MBDMA_UNI3_MDIOIRQSTAT              0x00400078 /* [RO] MDIO controller interrupt status */
#define BCHP_MBDMA_UNI3_MDIOIRQENABLE            0x00400080 /* [RW] MDIO controller interrupt enables */
#define BCHP_MBDMA_UNI3_BUFFERBASE1              0x00400084 /* [RW] Free pool buffer base address, second pool */
#define BCHP_MBDMA_UNI3_SCBADDRESSLO_1           0x00400088 /* [RW] SCB token base address LSBs, second pool */
#define BCHP_MBDMA_UNI3_SCBADDRESSHI_1           0x0040008c /* [RW] SCB token base address MSBs, second pool */
#define BCHP_MBDMA_UNI3_TOKEN_RECOVERY_TIMER     0x00400090 /* [RW] Token recovery timer */
#define BCHP_MBDMA_UNI3_CHANCONTROL00            0x00400100 /* [RW] Channel 0 Rx control */
#define BCHP_MBDMA_UNI3_LANMSGADDRESS00          0x00400104 /* [RW] Target for LAN RX message for channel 0 */
#define BCHP_MBDMA_UNI3_RXOFFSET00               0x00400108 /* [RW] Rx buffer offset for channel 0 */
#define BCHP_MBDMA_UNI3_RXSTATUS00               0x0040010c /* [RW] Error status for channel 0 */
#define BCHP_MBDMA_UNI3_CHANCONTROL01            0x00400120 /* [RW] Channel 1 Tx control */
#define BCHP_MBDMA_UNI3_LANMSGADDRESS01          0x00400124 /* [RW] Target address for TX STATUS message for channel 1 */
#define BCHP_MBDMA_UNI3_CHANCONTROL01_2          0x00400128 /* [RW] Channel 1 Tx control register 2 */
#define BCHP_MBDMA_UNI3_CHANCONTROL02            0x00400140 /* [RW] Channel 2 Tx control */
#define BCHP_MBDMA_UNI3_LANMSGADDRESS02          0x00400144 /* [RW] Target address for TX STATUS message for channel 2 */
#define BCHP_MBDMA_UNI3_CHANCONTROL02_2          0x00400148 /* [RW] Channel 2 Tx control register 2 */
#define BCHP_MBDMA_UNI3_LANTXMSGFIFO01           0x00400500 /* [WO] LAN TX message FIFO for channel 01, Unimac0 low priority */
#define BCHP_MBDMA_UNI3_LANTXMSGFIFO02           0x00400508 /* [WO] LAN TX message FIFO for channel 02, Unimac0 high priority */

/***************************************************************************
 *STATUS - MBDMA Interrupt Status
 ***************************************************************************/
/* MBDMA_UNI3 :: STATUS :: reserved0 [31:17] */
#define BCHP_MBDMA_UNI3_STATUS_reserved0_MASK                      0xfffe0000
#define BCHP_MBDMA_UNI3_STATUS_reserved0_SHIFT                     17

/* MBDMA_UNI3 :: STATUS :: CHAN_ERR [16:16] */
#define BCHP_MBDMA_UNI3_STATUS_CHAN_ERR_MASK                       0x00010000
#define BCHP_MBDMA_UNI3_STATUS_CHAN_ERR_SHIFT                      16
#define BCHP_MBDMA_UNI3_STATUS_CHAN_ERR_DEFAULT                    0x00000000

/* MBDMA_UNI3 :: STATUS :: TX_MSGQ_OVERFLOW [15:15] */
#define BCHP_MBDMA_UNI3_STATUS_TX_MSGQ_OVERFLOW_MASK               0x00008000
#define BCHP_MBDMA_UNI3_STATUS_TX_MSGQ_OVERFLOW_SHIFT              15
#define BCHP_MBDMA_UNI3_STATUS_TX_MSGQ_OVERFLOW_DEFAULT            0x00000000

/* MBDMA_UNI3 :: STATUS :: INVALID_TX_MSG_INTR [14:14] */
#define BCHP_MBDMA_UNI3_STATUS_INVALID_TX_MSG_INTR_MASK            0x00004000
#define BCHP_MBDMA_UNI3_STATUS_INVALID_TX_MSG_INTR_SHIFT           14
#define BCHP_MBDMA_UNI3_STATUS_INVALID_TX_MSG_INTR_DEFAULT         0x00000000

/* MBDMA_UNI3 :: STATUS :: DIAG_INTR [13:13] */
#define BCHP_MBDMA_UNI3_STATUS_DIAG_INTR_MASK                      0x00002000
#define BCHP_MBDMA_UNI3_STATUS_DIAG_INTR_SHIFT                     13
#define BCHP_MBDMA_UNI3_STATUS_DIAG_INTR_DEFAULT                   0x00000000

/* MBDMA_UNI3 :: STATUS :: UBUS_ERROR [12:12] */
#define BCHP_MBDMA_UNI3_STATUS_UBUS_ERROR_MASK                     0x00001000
#define BCHP_MBDMA_UNI3_STATUS_UBUS_ERROR_SHIFT                    12
#define BCHP_MBDMA_UNI3_STATUS_UBUS_ERROR_DEFAULT                  0x00000000

/* MBDMA_UNI3 :: STATUS :: TOKEN_RD_ERROR [11:11] */
#define BCHP_MBDMA_UNI3_STATUS_TOKEN_RD_ERROR_MASK                 0x00000800
#define BCHP_MBDMA_UNI3_STATUS_TOKEN_RD_ERROR_SHIFT                11
#define BCHP_MBDMA_UNI3_STATUS_TOKEN_RD_ERROR_DEFAULT              0x00000000

/* MBDMA_UNI3 :: STATUS :: INVALID_TOKEN [10:10] */
#define BCHP_MBDMA_UNI3_STATUS_INVALID_TOKEN_MASK                  0x00000400
#define BCHP_MBDMA_UNI3_STATUS_INVALID_TOKEN_SHIFT                 10
#define BCHP_MBDMA_UNI3_STATUS_INVALID_TOKEN_DEFAULT               0x00000000

/* MBDMA_UNI3 :: STATUS :: ALLOC_FIFO_EMPTY_2K [09:09] */
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_EMPTY_2K_MASK            0x00000200
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_EMPTY_2K_SHIFT           9
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_EMPTY_2K_DEFAULT         0x00000001

/* MBDMA_UNI3 :: STATUS :: ALLOC_FIFO_FULL_2K [08:08] */
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_FULL_2K_MASK             0x00000100
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_FULL_2K_SHIFT            8
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_FULL_2K_DEFAULT          0x00000000

/* MBDMA_UNI3 :: STATUS :: ALLOC_FIFO_EMPTY_1K [07:07] */
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_EMPTY_1K_MASK            0x00000080
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_EMPTY_1K_SHIFT           7
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_EMPTY_1K_DEFAULT         0x00000001

/* MBDMA_UNI3 :: STATUS :: ALLOC_FIFO_FULL_1K [06:06] */
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_FULL_1K_MASK             0x00000040
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_FULL_1K_SHIFT            6
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_FULL_1K_DEFAULT          0x00000000

/* MBDMA_UNI3 :: STATUS :: ALLOC_FIFO_EMPTY_512 [05:05] */
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_EMPTY_512_MASK           0x00000020
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_EMPTY_512_SHIFT          5
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_EMPTY_512_DEFAULT        0x00000001

/* MBDMA_UNI3 :: STATUS :: ALLOC_FIFO_FULL_512 [04:04] */
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_FULL_512_MASK            0x00000010
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_FULL_512_SHIFT           4
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_FULL_512_DEFAULT         0x00000000

/* MBDMA_UNI3 :: STATUS :: ALLOC_FIFO_EMPTY_256 [03:03] */
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_EMPTY_256_MASK           0x00000008
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_EMPTY_256_SHIFT          3
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_EMPTY_256_DEFAULT        0x00000001

/* MBDMA_UNI3 :: STATUS :: ALLOC_FIFO_FULL_256 [02:02] */
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_FULL_256_MASK            0x00000004
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_FULL_256_SHIFT           2
#define BCHP_MBDMA_UNI3_STATUS_ALLOC_FIFO_FULL_256_DEFAULT         0x00000000

/* MBDMA_UNI3 :: STATUS :: FREE_FIFO_EMPTY [01:01] */
#define BCHP_MBDMA_UNI3_STATUS_FREE_FIFO_EMPTY_MASK                0x00000002
#define BCHP_MBDMA_UNI3_STATUS_FREE_FIFO_EMPTY_SHIFT               1
#define BCHP_MBDMA_UNI3_STATUS_FREE_FIFO_EMPTY_DEFAULT             0x00000001

/* MBDMA_UNI3 :: STATUS :: FREE_FIFO_FULL [00:00] */
#define BCHP_MBDMA_UNI3_STATUS_FREE_FIFO_FULL_MASK                 0x00000001
#define BCHP_MBDMA_UNI3_STATUS_FREE_FIFO_FULL_SHIFT                0
#define BCHP_MBDMA_UNI3_STATUS_FREE_FIFO_FULL_DEFAULT              0x00000000

/***************************************************************************
 *TOKENCACHECTL - Token Free Cache Control
 ***************************************************************************/
/* MBDMA_UNI3 :: TOKENCACHECTL :: reserved0 [31:17] */
#define BCHP_MBDMA_UNI3_TOKENCACHECTL_reserved0_MASK               0xfffe0000
#define BCHP_MBDMA_UNI3_TOKENCACHECTL_reserved0_SHIFT              17

/* MBDMA_UNI3 :: TOKENCACHECTL :: BUFF_SIZE [16:16] */
#define BCHP_MBDMA_UNI3_TOKENCACHECTL_BUFF_SIZE_MASK               0x00010000
#define BCHP_MBDMA_UNI3_TOKENCACHECTL_BUFF_SIZE_SHIFT              16
#define BCHP_MBDMA_UNI3_TOKENCACHECTL_BUFF_SIZE_DEFAULT            0x00000000

/* MBDMA_UNI3 :: TOKENCACHECTL :: FREE_ENABLE [15:15] */
#define BCHP_MBDMA_UNI3_TOKENCACHECTL_FREE_ENABLE_MASK             0x00008000
#define BCHP_MBDMA_UNI3_TOKENCACHECTL_FREE_ENABLE_SHIFT            15
#define BCHP_MBDMA_UNI3_TOKENCACHECTL_FREE_ENABLE_DEFAULT          0x00000000

/* MBDMA_UNI3 :: TOKENCACHECTL :: reserved1 [14:13] */
#define BCHP_MBDMA_UNI3_TOKENCACHECTL_reserved1_MASK               0x00006000
#define BCHP_MBDMA_UNI3_TOKENCACHECTL_reserved1_SHIFT              13

/* MBDMA_UNI3 :: TOKENCACHECTL :: FREE_MAX_BURST [12:08] */
#define BCHP_MBDMA_UNI3_TOKENCACHECTL_FREE_MAX_BURST_MASK          0x00001f00
#define BCHP_MBDMA_UNI3_TOKENCACHECTL_FREE_MAX_BURST_SHIFT         8
#define BCHP_MBDMA_UNI3_TOKENCACHECTL_FREE_MAX_BURST_DEFAULT       0x00000001

/* MBDMA_UNI3 :: TOKENCACHECTL :: FREE_THRESH [07:00] */
#define BCHP_MBDMA_UNI3_TOKENCACHECTL_FREE_THRESH_MASK             0x000000ff
#define BCHP_MBDMA_UNI3_TOKENCACHECTL_FREE_THRESH_SHIFT            0
#define BCHP_MBDMA_UNI3_TOKENCACHECTL_FREE_THRESH_DEFAULT          0x00000008

/***************************************************************************
 *TOKENADDRESSFREE - Free Pool Manager Token free address
 ***************************************************************************/
/* MBDMA_UNI3 :: TOKENADDRESSFREE :: ADDRESS [31:00] */
#define BCHP_MBDMA_UNI3_TOKENADDRESSFREE_ADDRESS_MASK              0xffffffff
#define BCHP_MBDMA_UNI3_TOKENADDRESSFREE_ADDRESS_SHIFT             0
#define BCHP_MBDMA_UNI3_TOKENADDRESSFREE_ADDRESS_DEFAULT           0x00000000

/***************************************************************************
 *GLOBALCTL - LAN MsgID, arbitration control and token cache flush
 ***************************************************************************/
/* MBDMA_UNI3 :: GLOBALCTL :: reserved0 [31:24] */
#define BCHP_MBDMA_UNI3_GLOBALCTL_reserved0_MASK                   0xff000000
#define BCHP_MBDMA_UNI3_GLOBALCTL_reserved0_SHIFT                  24

/* MBDMA_UNI3 :: GLOBALCTL :: FLUSH_CACHE [23:23] */
#define BCHP_MBDMA_UNI3_GLOBALCTL_FLUSH_CACHE_MASK                 0x00800000
#define BCHP_MBDMA_UNI3_GLOBALCTL_FLUSH_CACHE_SHIFT                23
#define BCHP_MBDMA_UNI3_GLOBALCTL_FLUSH_CACHE_DEFAULT              0x00000000

/* MBDMA_UNI3 :: GLOBALCTL :: ALLOC_KEEP_ENABLE [22:22] */
#define BCHP_MBDMA_UNI3_GLOBALCTL_ALLOC_KEEP_ENABLE_MASK           0x00400000
#define BCHP_MBDMA_UNI3_GLOBALCTL_ALLOC_KEEP_ENABLE_SHIFT          22
#define BCHP_MBDMA_UNI3_GLOBALCTL_ALLOC_KEEP_ENABLE_DEFAULT        0x00000000

/* MBDMA_UNI3 :: GLOBALCTL :: TOP_ARB_CTL [21:20] */
#define BCHP_MBDMA_UNI3_GLOBALCTL_TOP_ARB_CTL_MASK                 0x00300000
#define BCHP_MBDMA_UNI3_GLOBALCTL_TOP_ARB_CTL_SHIFT                20
#define BCHP_MBDMA_UNI3_GLOBALCTL_TOP_ARB_CTL_DEFAULT              0x00000000

/* MBDMA_UNI3 :: GLOBALCTL :: RX_ARB_CTL [19:18] */
#define BCHP_MBDMA_UNI3_GLOBALCTL_RX_ARB_CTL_MASK                  0x000c0000
#define BCHP_MBDMA_UNI3_GLOBALCTL_RX_ARB_CTL_SHIFT                 18
#define BCHP_MBDMA_UNI3_GLOBALCTL_RX_ARB_CTL_DEFAULT               0x00000000

/* MBDMA_UNI3 :: GLOBALCTL :: TX_ARB_CTL [17:16] */
#define BCHP_MBDMA_UNI3_GLOBALCTL_TX_ARB_CTL_MASK                  0x00030000
#define BCHP_MBDMA_UNI3_GLOBALCTL_TX_ARB_CTL_SHIFT                 16
#define BCHP_MBDMA_UNI3_GLOBALCTL_TX_ARB_CTL_DEFAULT               0x00000000

/* MBDMA_UNI3 :: GLOBALCTL :: reserved1 [15:12] */
#define BCHP_MBDMA_UNI3_GLOBALCTL_reserved1_MASK                   0x0000f000
#define BCHP_MBDMA_UNI3_GLOBALCTL_reserved1_SHIFT                  12

/* MBDMA_UNI3 :: GLOBALCTL :: LAN_TX_MSG_ID_3W [11:06] */
#define BCHP_MBDMA_UNI3_GLOBALCTL_LAN_TX_MSG_ID_3W_MASK            0x00000fc0
#define BCHP_MBDMA_UNI3_GLOBALCTL_LAN_TX_MSG_ID_3W_SHIFT           6
#define BCHP_MBDMA_UNI3_GLOBALCTL_LAN_TX_MSG_ID_3W_DEFAULT         0x00000000

/* MBDMA_UNI3 :: GLOBALCTL :: LAN_TX_MSG_ID_2W [05:00] */
#define BCHP_MBDMA_UNI3_GLOBALCTL_LAN_TX_MSG_ID_2W_MASK            0x0000003f
#define BCHP_MBDMA_UNI3_GLOBALCTL_LAN_TX_MSG_ID_2W_SHIFT           0
#define BCHP_MBDMA_UNI3_GLOBALCTL_LAN_TX_MSG_ID_2W_DEFAULT         0x00000000

/***************************************************************************
 *BUFFERBASE0 - Free pool buffer base address
 ***************************************************************************/
/* MBDMA_UNI3 :: BUFFERBASE0 :: BUFF_BASE [31:00] */
#define BCHP_MBDMA_UNI3_BUFFERBASE0_BUFF_BASE_MASK                 0xffffffff
#define BCHP_MBDMA_UNI3_BUFFERBASE0_BUFF_BASE_SHIFT                0
#define BCHP_MBDMA_UNI3_BUFFERBASE0_BUFF_BASE_DEFAULT              0x00000000

/***************************************************************************
 *UPPER_UBUS_ADDRESS - Ubus address bits 39:32
 ***************************************************************************/
/* MBDMA_UNI3 :: UPPER_UBUS_ADDRESS :: reserved0 [31:08] */
#define BCHP_MBDMA_UNI3_UPPER_UBUS_ADDRESS_reserved0_MASK          0xffffff00
#define BCHP_MBDMA_UNI3_UPPER_UBUS_ADDRESS_reserved0_SHIFT         8

/* MBDMA_UNI3 :: UPPER_UBUS_ADDRESS :: UPPER_UBUS_ADDRESS [07:00] */
#define BCHP_MBDMA_UNI3_UPPER_UBUS_ADDRESS_UPPER_UBUS_ADDRESS_MASK 0x000000ff
#define BCHP_MBDMA_UNI3_UPPER_UBUS_ADDRESS_UPPER_UBUS_ADDRESS_SHIFT 0
#define BCHP_MBDMA_UNI3_UPPER_UBUS_ADDRESS_UPPER_UBUS_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *CHANERR - Channel error indicators, one bit per channel
 ***************************************************************************/
/* MBDMA_UNI3 :: CHANERR :: reserved0 [31:02] */
#define BCHP_MBDMA_UNI3_CHANERR_reserved0_MASK                     0xfffffffc
#define BCHP_MBDMA_UNI3_CHANERR_reserved0_SHIFT                    2

/* MBDMA_UNI3 :: CHANERR :: CHANERR1 [01:01] */
#define BCHP_MBDMA_UNI3_CHANERR_CHANERR1_MASK                      0x00000002
#define BCHP_MBDMA_UNI3_CHANERR_CHANERR1_SHIFT                     1
#define BCHP_MBDMA_UNI3_CHANERR_CHANERR1_DEFAULT                   0x00000000

/* MBDMA_UNI3 :: CHANERR :: CHANERR0 [00:00] */
#define BCHP_MBDMA_UNI3_CHANERR_CHANERR0_MASK                      0x00000001
#define BCHP_MBDMA_UNI3_CHANERR_CHANERR0_SHIFT                     0
#define BCHP_MBDMA_UNI3_CHANERR_CHANERR0_DEFAULT                   0x00000000

/***************************************************************************
 *CHANERRMASK - Interrupt mask for channel error
 ***************************************************************************/
/* MBDMA_UNI3 :: CHANERRMASK :: reserved0 [31:02] */
#define BCHP_MBDMA_UNI3_CHANERRMASK_reserved0_MASK                 0xfffffffc
#define BCHP_MBDMA_UNI3_CHANERRMASK_reserved0_SHIFT                2

/* MBDMA_UNI3 :: CHANERRMASK :: CHANERRMASK [01:00] */
#define BCHP_MBDMA_UNI3_CHANERRMASK_CHANERRMASK_MASK               0x00000003
#define BCHP_MBDMA_UNI3_CHANERRMASK_CHANERRMASK_SHIFT              0
#define BCHP_MBDMA_UNI3_CHANERRMASK_CHANERRMASK_DEFAULT            0x00000000

/***************************************************************************
 *BACKPRESSCTL0 - Token allocation low and not low thresholds 2k and 1k tokens
 ***************************************************************************/
/* MBDMA_UNI3 :: BACKPRESSCTL0 :: ALLOCNOTLOW2K [31:24] */
#define BCHP_MBDMA_UNI3_BACKPRESSCTL0_ALLOCNOTLOW2K_MASK           0xff000000
#define BCHP_MBDMA_UNI3_BACKPRESSCTL0_ALLOCNOTLOW2K_SHIFT          24
#define BCHP_MBDMA_UNI3_BACKPRESSCTL0_ALLOCNOTLOW2K_DEFAULT        0x00000008

/* MBDMA_UNI3 :: BACKPRESSCTL0 :: ALLOCLOW2K [23:16] */
#define BCHP_MBDMA_UNI3_BACKPRESSCTL0_ALLOCLOW2K_MASK              0x00ff0000
#define BCHP_MBDMA_UNI3_BACKPRESSCTL0_ALLOCLOW2K_SHIFT             16
#define BCHP_MBDMA_UNI3_BACKPRESSCTL0_ALLOCLOW2K_DEFAULT           0x00000004

/* MBDMA_UNI3 :: BACKPRESSCTL0 :: ALLOCNOTLOW1K [15:08] */
#define BCHP_MBDMA_UNI3_BACKPRESSCTL0_ALLOCNOTLOW1K_MASK           0x0000ff00
#define BCHP_MBDMA_UNI3_BACKPRESSCTL0_ALLOCNOTLOW1K_SHIFT          8
#define BCHP_MBDMA_UNI3_BACKPRESSCTL0_ALLOCNOTLOW1K_DEFAULT        0x00000008

/* MBDMA_UNI3 :: BACKPRESSCTL0 :: ALLOCLOW1K [07:00] */
#define BCHP_MBDMA_UNI3_BACKPRESSCTL0_ALLOCLOW1K_MASK              0x000000ff
#define BCHP_MBDMA_UNI3_BACKPRESSCTL0_ALLOCLOW1K_SHIFT             0
#define BCHP_MBDMA_UNI3_BACKPRESSCTL0_ALLOCLOW1K_DEFAULT           0x00000004

/***************************************************************************
 *BACKPRESSCTL1 - Token allocation low and not low thresholds 512 and 256 tokens
 ***************************************************************************/
/* MBDMA_UNI3 :: BACKPRESSCTL1 :: ALLOCNOTLOW512 [31:24] */
#define BCHP_MBDMA_UNI3_BACKPRESSCTL1_ALLOCNOTLOW512_MASK          0xff000000
#define BCHP_MBDMA_UNI3_BACKPRESSCTL1_ALLOCNOTLOW512_SHIFT         24
#define BCHP_MBDMA_UNI3_BACKPRESSCTL1_ALLOCNOTLOW512_DEFAULT       0x00000008

/* MBDMA_UNI3 :: BACKPRESSCTL1 :: ALLOCLOW512 [23:16] */
#define BCHP_MBDMA_UNI3_BACKPRESSCTL1_ALLOCLOW512_MASK             0x00ff0000
#define BCHP_MBDMA_UNI3_BACKPRESSCTL1_ALLOCLOW512_SHIFT            16
#define BCHP_MBDMA_UNI3_BACKPRESSCTL1_ALLOCLOW512_DEFAULT          0x00000004

/* MBDMA_UNI3 :: BACKPRESSCTL1 :: ALLOCNOTLOW256 [15:08] */
#define BCHP_MBDMA_UNI3_BACKPRESSCTL1_ALLOCNOTLOW256_MASK          0x0000ff00
#define BCHP_MBDMA_UNI3_BACKPRESSCTL1_ALLOCNOTLOW256_SHIFT         8
#define BCHP_MBDMA_UNI3_BACKPRESSCTL1_ALLOCNOTLOW256_DEFAULT       0x00000008

/* MBDMA_UNI3 :: BACKPRESSCTL1 :: ALLOCLOW256 [07:00] */
#define BCHP_MBDMA_UNI3_BACKPRESSCTL1_ALLOCLOW256_MASK             0x000000ff
#define BCHP_MBDMA_UNI3_BACKPRESSCTL1_ALLOCLOW256_SHIFT            0
#define BCHP_MBDMA_UNI3_BACKPRESSCTL1_ALLOCLOW256_DEFAULT          0x00000004

/***************************************************************************
 *DIAGOUT - Current diag output value
 ***************************************************************************/
/* MBDMA_UNI3 :: DIAGOUT :: DIAGOUT [31:00] */
#define BCHP_MBDMA_UNI3_DIAGOUT_DIAGOUT_MASK                       0xffffffff
#define BCHP_MBDMA_UNI3_DIAGOUT_DIAGOUT_SHIFT                      0

/***************************************************************************
 *DIAGCOMPARE - Compare value for Diag interrupt
 ***************************************************************************/
/* MBDMA_UNI3 :: DIAGCOMPARE :: DIAGCOMPARE [31:00] */
#define BCHP_MBDMA_UNI3_DIAGCOMPARE_DIAGCOMPARE_MASK               0xffffffff
#define BCHP_MBDMA_UNI3_DIAGCOMPARE_DIAGCOMPARE_SHIFT              0

/***************************************************************************
 *DIAGMASK - Diag compare mask for Diag interrupt
 ***************************************************************************/
/* MBDMA_UNI3 :: DIAGMASK :: DIAGMASK [31:00] */
#define BCHP_MBDMA_UNI3_DIAGMASK_DIAGMASK_MASK                     0xffffffff
#define BCHP_MBDMA_UNI3_DIAGMASK_DIAGMASK_SHIFT                    0

/***************************************************************************
 *CAPTURESTATUS - Capture status flags for ubus capture trigger
 ***************************************************************************/
/* MBDMA_UNI3 :: CAPTURESTATUS :: reserved0 [31:05] */
#define BCHP_MBDMA_UNI3_CAPTURESTATUS_reserved0_MASK               0xffffffe0
#define BCHP_MBDMA_UNI3_CAPTURESTATUS_reserved0_SHIFT              5

/* MBDMA_UNI3 :: CAPTURESTATUS :: DIAG_MATCH [04:04] */
#define BCHP_MBDMA_UNI3_CAPTURESTATUS_DIAG_MATCH_MASK              0x00000010
#define BCHP_MBDMA_UNI3_CAPTURESTATUS_DIAG_MATCH_SHIFT             4

/* MBDMA_UNI3 :: CAPTURESTATUS :: INVALID_MSG [03:03] */
#define BCHP_MBDMA_UNI3_CAPTURESTATUS_INVALID_MSG_MASK             0x00000008
#define BCHP_MBDMA_UNI3_CAPTURESTATUS_INVALID_MSG_SHIFT            3

/* MBDMA_UNI3 :: CAPTURESTATUS :: MSGQ_OVERFLOW [02:02] */
#define BCHP_MBDMA_UNI3_CAPTURESTATUS_MSGQ_OVERFLOW_MASK           0x00000004
#define BCHP_MBDMA_UNI3_CAPTURESTATUS_MSGQ_OVERFLOW_SHIFT          2

/* MBDMA_UNI3 :: CAPTURESTATUS :: TOKEN_RD_ERROR [01:01] */
#define BCHP_MBDMA_UNI3_CAPTURESTATUS_TOKEN_RD_ERROR_MASK          0x00000002
#define BCHP_MBDMA_UNI3_CAPTURESTATUS_TOKEN_RD_ERROR_SHIFT         1

/* MBDMA_UNI3 :: CAPTURESTATUS :: INVALID_TOKEN [00:00] */
#define BCHP_MBDMA_UNI3_CAPTURESTATUS_INVALID_TOKEN_MASK           0x00000001
#define BCHP_MBDMA_UNI3_CAPTURESTATUS_INVALID_TOKEN_SHIFT          0

/***************************************************************************
 *CAPTUREMASK - Capture mask for ubus capture trigger
 ***************************************************************************/
/* MBDMA_UNI3 :: CAPTUREMASK :: reserved0 [31:05] */
#define BCHP_MBDMA_UNI3_CAPTUREMASK_reserved0_MASK                 0xffffffe0
#define BCHP_MBDMA_UNI3_CAPTUREMASK_reserved0_SHIFT                5

/* MBDMA_UNI3 :: CAPTUREMASK :: DIAG_MATCH_MASK [04:04] */
#define BCHP_MBDMA_UNI3_CAPTUREMASK_DIAG_MATCH_MASK_MASK           0x00000010
#define BCHP_MBDMA_UNI3_CAPTUREMASK_DIAG_MATCH_MASK_SHIFT          4

/* MBDMA_UNI3 :: CAPTUREMASK :: INVALID_MSG_MASK [03:03] */
#define BCHP_MBDMA_UNI3_CAPTUREMASK_INVALID_MSG_MASK_MASK          0x00000008
#define BCHP_MBDMA_UNI3_CAPTUREMASK_INVALID_MSG_MASK_SHIFT         3

/* MBDMA_UNI3 :: CAPTUREMASK :: MSGQ_OVERFLOW_MASK [02:02] */
#define BCHP_MBDMA_UNI3_CAPTUREMASK_MSGQ_OVERFLOW_MASK_MASK        0x00000004
#define BCHP_MBDMA_UNI3_CAPTUREMASK_MSGQ_OVERFLOW_MASK_SHIFT       2

/* MBDMA_UNI3 :: CAPTUREMASK :: TOKEN_RD_ERROR_MASK [01:01] */
#define BCHP_MBDMA_UNI3_CAPTUREMASK_TOKEN_RD_ERROR_MASK_MASK       0x00000002
#define BCHP_MBDMA_UNI3_CAPTUREMASK_TOKEN_RD_ERROR_MASK_SHIFT      1

/* MBDMA_UNI3 :: CAPTUREMASK :: INVALID_TOKEN_MASK [00:00] */
#define BCHP_MBDMA_UNI3_CAPTUREMASK_INVALID_TOKEN_MASK_MASK        0x00000001
#define BCHP_MBDMA_UNI3_CAPTUREMASK_INVALID_TOKEN_MASK_SHIFT       0

/***************************************************************************
 *STATUS2 - Reserved - Combined Interrupt Status
 ***************************************************************************/
/* MBDMA_UNI3 :: STATUS2 :: reserved0 [31:00] */
#define BCHP_MBDMA_UNI3_STATUS2_reserved0_MASK                     0xffffffff
#define BCHP_MBDMA_UNI3_STATUS2_reserved0_SHIFT                    0

/***************************************************************************
 *INTRMASK - Interrupt mask, ANDed with STATUS
 ***************************************************************************/
/* MBDMA_UNI3 :: INTRMASK :: MASK [31:00] */
#define BCHP_MBDMA_UNI3_INTRMASK_MASK_MASK                         0xffffffff
#define BCHP_MBDMA_UNI3_INTRMASK_MASK_SHIFT                        0
#define BCHP_MBDMA_UNI3_INTRMASK_MASK_DEFAULT                      0x00000000

/***************************************************************************
 *TOKENCACHECTL2 - Token Allocation Cache Burst Control
 ***************************************************************************/
/* MBDMA_UNI3 :: TOKENCACHECTL2 :: BURST2K [31:24] */
#define BCHP_MBDMA_UNI3_TOKENCACHECTL2_BURST2K_MASK                0xff000000
#define BCHP_MBDMA_UNI3_TOKENCACHECTL2_BURST2K_SHIFT               24
#define BCHP_MBDMA_UNI3_TOKENCACHECTL2_BURST2K_DEFAULT             0x00000004

/* MBDMA_UNI3 :: TOKENCACHECTL2 :: BURST1K [23:16] */
#define BCHP_MBDMA_UNI3_TOKENCACHECTL2_BURST1K_MASK                0x00ff0000
#define BCHP_MBDMA_UNI3_TOKENCACHECTL2_BURST1K_SHIFT               16
#define BCHP_MBDMA_UNI3_TOKENCACHECTL2_BURST1K_DEFAULT             0x00000004

/* MBDMA_UNI3 :: TOKENCACHECTL2 :: BURST512 [15:08] */
#define BCHP_MBDMA_UNI3_TOKENCACHECTL2_BURST512_MASK               0x0000ff00
#define BCHP_MBDMA_UNI3_TOKENCACHECTL2_BURST512_SHIFT              8
#define BCHP_MBDMA_UNI3_TOKENCACHECTL2_BURST512_DEFAULT            0x00000004

/* MBDMA_UNI3 :: TOKENCACHECTL2 :: BURST256 [07:00] */
#define BCHP_MBDMA_UNI3_TOKENCACHECTL2_BURST256_MASK               0x000000ff
#define BCHP_MBDMA_UNI3_TOKENCACHECTL2_BURST256_SHIFT              0
#define BCHP_MBDMA_UNI3_TOKENCACHECTL2_BURST256_DEFAULT            0x00000004

/***************************************************************************
 *TOKENCACHECTL3 - Token Allocation Cache Enables
 ***************************************************************************/
/* MBDMA_UNI3 :: TOKENCACHECTL3 :: reserved0 [31:04] */
#define BCHP_MBDMA_UNI3_TOKENCACHECTL3_reserved0_MASK              0xfffffff0
#define BCHP_MBDMA_UNI3_TOKENCACHECTL3_reserved0_SHIFT             4

/* MBDMA_UNI3 :: TOKENCACHECTL3 :: ALLOC_ENABLE [03:00] */
#define BCHP_MBDMA_UNI3_TOKENCACHECTL3_ALLOC_ENABLE_MASK           0x0000000f
#define BCHP_MBDMA_UNI3_TOKENCACHECTL3_ALLOC_ENABLE_SHIFT          0
#define BCHP_MBDMA_UNI3_TOKENCACHECTL3_ALLOC_ENABLE_DEFAULT        0x00000000

/***************************************************************************
 *TOKENADDRESS256 - Free Pool Manager token allocation address for 256B tokens
 ***************************************************************************/
/* MBDMA_UNI3 :: TOKENADDRESS256 :: ADDRESS [31:00] */
#define BCHP_MBDMA_UNI3_TOKENADDRESS256_ADDRESS_MASK               0xffffffff
#define BCHP_MBDMA_UNI3_TOKENADDRESS256_ADDRESS_SHIFT              0
#define BCHP_MBDMA_UNI3_TOKENADDRESS256_ADDRESS_DEFAULT            0x00000000

/***************************************************************************
 *TOKENADDRESS512 - Free Pool Manager token allocation address for 512B tokens
 ***************************************************************************/
/* MBDMA_UNI3 :: TOKENADDRESS512 :: ADDRESS [31:00] */
#define BCHP_MBDMA_UNI3_TOKENADDRESS512_ADDRESS_MASK               0xffffffff
#define BCHP_MBDMA_UNI3_TOKENADDRESS512_ADDRESS_SHIFT              0
#define BCHP_MBDMA_UNI3_TOKENADDRESS512_ADDRESS_DEFAULT            0x00000000

/***************************************************************************
 *TOKENADDRESS1K - Free Pool Manager token allocation address for 1kB tokens
 ***************************************************************************/
/* MBDMA_UNI3 :: TOKENADDRESS1K :: ADDRESS [31:00] */
#define BCHP_MBDMA_UNI3_TOKENADDRESS1K_ADDRESS_MASK                0xffffffff
#define BCHP_MBDMA_UNI3_TOKENADDRESS1K_ADDRESS_SHIFT               0
#define BCHP_MBDMA_UNI3_TOKENADDRESS1K_ADDRESS_DEFAULT             0x00000000

/***************************************************************************
 *TOKENADDRESS2K - Free Pool Manager token allocation address for 2kB tokens
 ***************************************************************************/
/* MBDMA_UNI3 :: TOKENADDRESS2K :: ADDRESS [31:00] */
#define BCHP_MBDMA_UNI3_TOKENADDRESS2K_ADDRESS_MASK                0xffffffff
#define BCHP_MBDMA_UNI3_TOKENADDRESS2K_ADDRESS_SHIFT               0
#define BCHP_MBDMA_UNI3_TOKENADDRESS2K_ADDRESS_DEFAULT             0x00000000

/***************************************************************************
 *TOKENBOUNDS - Token Cache memory bounds
 ***************************************************************************/
/* MBDMA_UNI3 :: TOKENBOUNDS :: BOUND3 [31:24] */
#define BCHP_MBDMA_UNI3_TOKENBOUNDS_BOUND3_MASK                    0xff000000
#define BCHP_MBDMA_UNI3_TOKENBOUNDS_BOUND3_SHIFT                   24
#define BCHP_MBDMA_UNI3_TOKENBOUNDS_BOUND3_DEFAULT                 0x00000080

/* MBDMA_UNI3 :: TOKENBOUNDS :: BOUND2 [23:16] */
#define BCHP_MBDMA_UNI3_TOKENBOUNDS_BOUND2_MASK                    0x00ff0000
#define BCHP_MBDMA_UNI3_TOKENBOUNDS_BOUND2_SHIFT                   16
#define BCHP_MBDMA_UNI3_TOKENBOUNDS_BOUND2_DEFAULT                 0x00000040

/* MBDMA_UNI3 :: TOKENBOUNDS :: BOUND1 [15:08] */
#define BCHP_MBDMA_UNI3_TOKENBOUNDS_BOUND1_MASK                    0x0000ff00
#define BCHP_MBDMA_UNI3_TOKENBOUNDS_BOUND1_SHIFT                   8
#define BCHP_MBDMA_UNI3_TOKENBOUNDS_BOUND1_DEFAULT                 0x00000020

/* MBDMA_UNI3 :: TOKENBOUNDS :: BOUND0 [07:00] */
#define BCHP_MBDMA_UNI3_TOKENBOUNDS_BOUND0_MASK                    0x000000ff
#define BCHP_MBDMA_UNI3_TOKENBOUNDS_BOUND0_SHIFT                   0
#define BCHP_MBDMA_UNI3_TOKENBOUNDS_BOUND0_DEFAULT                 0x00000010

/***************************************************************************
 *TOKENSTATUS - Token allocation levels
 ***************************************************************************/
/* MBDMA_UNI3 :: TOKENSTATUS :: LEVEL2K [31:24] */
#define BCHP_MBDMA_UNI3_TOKENSTATUS_LEVEL2K_MASK                   0xff000000
#define BCHP_MBDMA_UNI3_TOKENSTATUS_LEVEL2K_SHIFT                  24
#define BCHP_MBDMA_UNI3_TOKENSTATUS_LEVEL2K_DEFAULT                0x00000000

/* MBDMA_UNI3 :: TOKENSTATUS :: LEVEL1K [23:16] */
#define BCHP_MBDMA_UNI3_TOKENSTATUS_LEVEL1K_MASK                   0x00ff0000
#define BCHP_MBDMA_UNI3_TOKENSTATUS_LEVEL1K_SHIFT                  16
#define BCHP_MBDMA_UNI3_TOKENSTATUS_LEVEL1K_DEFAULT                0x00000000

/* MBDMA_UNI3 :: TOKENSTATUS :: LEVEL512 [15:08] */
#define BCHP_MBDMA_UNI3_TOKENSTATUS_LEVEL512_MASK                  0x0000ff00
#define BCHP_MBDMA_UNI3_TOKENSTATUS_LEVEL512_SHIFT                 8
#define BCHP_MBDMA_UNI3_TOKENSTATUS_LEVEL512_DEFAULT               0x00000000

/* MBDMA_UNI3 :: TOKENSTATUS :: LEVEL256 [07:00] */
#define BCHP_MBDMA_UNI3_TOKENSTATUS_LEVEL256_MASK                  0x000000ff
#define BCHP_MBDMA_UNI3_TOKENSTATUS_LEVEL256_SHIFT                 0
#define BCHP_MBDMA_UNI3_TOKENSTATUS_LEVEL256_DEFAULT               0x00000000

/***************************************************************************
 *TOKENSTATUS2 - Token free level
 ***************************************************************************/
/* MBDMA_UNI3 :: TOKENSTATUS2 :: reserved0 [31:08] */
#define BCHP_MBDMA_UNI3_TOKENSTATUS2_reserved0_MASK                0xffffff00
#define BCHP_MBDMA_UNI3_TOKENSTATUS2_reserved0_SHIFT               8

/* MBDMA_UNI3 :: TOKENSTATUS2 :: FREELEVEL [07:00] */
#define BCHP_MBDMA_UNI3_TOKENSTATUS2_FREELEVEL_MASK                0x000000ff
#define BCHP_MBDMA_UNI3_TOKENSTATUS2_FREELEVEL_SHIFT               0
#define BCHP_MBDMA_UNI3_TOKENSTATUS2_FREELEVEL_DEFAULT             0x00000000

/***************************************************************************
 *SCBCONTROL - SCB port status
 ***************************************************************************/
/* MBDMA_UNI3 :: SCBCONTROL :: reserved0 [31:23] */
#define BCHP_MBDMA_UNI3_SCBCONTROL_reserved0_MASK                  0xff800000
#define BCHP_MBDMA_UNI3_SCBCONTROL_reserved0_SHIFT                 23

/* MBDMA_UNI3 :: SCBCONTROL :: SCB_USE_WR_REPLY [22:22] */
#define BCHP_MBDMA_UNI3_SCBCONTROL_SCB_USE_WR_REPLY_MASK           0x00400000
#define BCHP_MBDMA_UNI3_SCBCONTROL_SCB_USE_WR_REPLY_SHIFT          22
#define BCHP_MBDMA_UNI3_SCBCONTROL_SCB_USE_WR_REPLY_DEFAULT        0x00000001

/* MBDMA_UNI3 :: SCBCONTROL :: SCB_FORCE_SINGLE_QUEUE [21:21] */
#define BCHP_MBDMA_UNI3_SCBCONTROL_SCB_FORCE_SINGLE_QUEUE_MASK     0x00200000
#define BCHP_MBDMA_UNI3_SCBCONTROL_SCB_FORCE_SINGLE_QUEUE_SHIFT    21
#define BCHP_MBDMA_UNI3_SCBCONTROL_SCB_FORCE_SINGLE_QUEUE_DEFAULT  0x00000000

/* MBDMA_UNI3 :: SCBCONTROL :: SCB_CLIENT_INIT [20:20] */
#define BCHP_MBDMA_UNI3_SCBCONTROL_SCB_CLIENT_INIT_MASK            0x00100000
#define BCHP_MBDMA_UNI3_SCBCONTROL_SCB_CLIENT_INIT_SHIFT           20
#define BCHP_MBDMA_UNI3_SCBCONTROL_SCB_CLIENT_INIT_DEFAULT         0x00000001

/* MBDMA_UNI3 :: SCBCONTROL :: reserved1 [19:18] */
#define BCHP_MBDMA_UNI3_SCBCONTROL_reserved1_MASK                  0x000c0000
#define BCHP_MBDMA_UNI3_SCBCONTROL_reserved1_SHIFT                 18

/* MBDMA_UNI3 :: SCBCONTROL :: SCB_COHERENT [17:17] */
#define BCHP_MBDMA_UNI3_SCBCONTROL_SCB_COHERENT_MASK               0x00020000
#define BCHP_MBDMA_UNI3_SCBCONTROL_SCB_COHERENT_SHIFT              17
#define BCHP_MBDMA_UNI3_SCBCONTROL_SCB_COHERENT_DEFAULT            0x00000000

/* MBDMA_UNI3 :: SCBCONTROL :: reserved2 [16:03] */
#define BCHP_MBDMA_UNI3_SCBCONTROL_reserved2_MASK                  0x0001fff8
#define BCHP_MBDMA_UNI3_SCBCONTROL_reserved2_SHIFT                 3

/* MBDMA_UNI3 :: SCBCONTROL :: SCB_ENABLE [02:00] */
#define BCHP_MBDMA_UNI3_SCBCONTROL_SCB_ENABLE_MASK                 0x00000007
#define BCHP_MBDMA_UNI3_SCBCONTROL_SCB_ENABLE_SHIFT                0
#define BCHP_MBDMA_UNI3_SCBCONTROL_SCB_ENABLE_DEFAULT              0x00000000

/***************************************************************************
 *SCBSTATUS - SCB port control
 ***************************************************************************/
/* MBDMA_UNI3 :: SCBSTATUS :: reserved0 [31:02] */
#define BCHP_MBDMA_UNI3_SCBSTATUS_reserved0_MASK                   0xfffffffc
#define BCHP_MBDMA_UNI3_SCBSTATUS_reserved0_SHIFT                  2

/* MBDMA_UNI3 :: SCBSTATUS :: SCB_CLIENT_INIT_STATE [01:00] */
#define BCHP_MBDMA_UNI3_SCBSTATUS_SCB_CLIENT_INIT_STATE_MASK       0x00000003
#define BCHP_MBDMA_UNI3_SCBSTATUS_SCB_CLIENT_INIT_STATE_SHIFT      0
#define BCHP_MBDMA_UNI3_SCBSTATUS_SCB_CLIENT_INIT_STATE_DEFAULT    0x00000000

/***************************************************************************
 *SCBADDRESSLO_0 - SCB token base address LSBs
 ***************************************************************************/
/* MBDMA_UNI3 :: SCBADDRESSLO_0 :: ADDRESS [31:00] */
#define BCHP_MBDMA_UNI3_SCBADDRESSLO_0_ADDRESS_MASK                0xffffffff
#define BCHP_MBDMA_UNI3_SCBADDRESSLO_0_ADDRESS_SHIFT               0
#define BCHP_MBDMA_UNI3_SCBADDRESSLO_0_ADDRESS_DEFAULT             0x00000000

/***************************************************************************
 *SCBADDRESSHI_0 - SCB token base address MSBs
 ***************************************************************************/
/* MBDMA_UNI3 :: SCBADDRESSHI_0 :: reserved0 [31:08] */
#define BCHP_MBDMA_UNI3_SCBADDRESSHI_0_reserved0_MASK              0xffffff00
#define BCHP_MBDMA_UNI3_SCBADDRESSHI_0_reserved0_SHIFT             8

/* MBDMA_UNI3 :: SCBADDRESSHI_0 :: ADDRESS [07:00] */
#define BCHP_MBDMA_UNI3_SCBADDRESSHI_0_ADDRESS_MASK                0x000000ff
#define BCHP_MBDMA_UNI3_SCBADDRESSHI_0_ADDRESS_SHIFT               0
#define BCHP_MBDMA_UNI3_SCBADDRESSHI_0_ADDRESS_DEFAULT             0x00000000

/***************************************************************************
 *MDIOIRQSTAT - MDIO controller interrupt status
 ***************************************************************************/
/* MBDMA_UNI3 :: MDIOIRQSTAT :: reserved0 [31:03] */
#define BCHP_MBDMA_UNI3_MDIOIRQSTAT_reserved0_MASK                 0xfffffff8
#define BCHP_MBDMA_UNI3_MDIOIRQSTAT_reserved0_SHIFT                3

/* MBDMA_UNI3 :: MDIOIRQSTAT :: RGMII_PHY_INTR [02:02] */
#define BCHP_MBDMA_UNI3_MDIOIRQSTAT_RGMII_PHY_INTR_MASK            0x00000004
#define BCHP_MBDMA_UNI3_MDIOIRQSTAT_RGMII_PHY_INTR_SHIFT           2
#define BCHP_MBDMA_UNI3_MDIOIRQSTAT_RGMII_PHY_INTR_DEFAULT         0x00000000

/* MBDMA_UNI3 :: MDIOIRQSTAT :: MDIO_IRQ_DONE [01:01] */
#define BCHP_MBDMA_UNI3_MDIOIRQSTAT_MDIO_IRQ_DONE_MASK             0x00000002
#define BCHP_MBDMA_UNI3_MDIOIRQSTAT_MDIO_IRQ_DONE_SHIFT            1
#define BCHP_MBDMA_UNI3_MDIOIRQSTAT_MDIO_IRQ_DONE_DEFAULT          0x00000000

/* MBDMA_UNI3 :: MDIOIRQSTAT :: MDIO_IRQ_ERR [00:00] */
#define BCHP_MBDMA_UNI3_MDIOIRQSTAT_MDIO_IRQ_ERR_MASK              0x00000001
#define BCHP_MBDMA_UNI3_MDIOIRQSTAT_MDIO_IRQ_ERR_SHIFT             0
#define BCHP_MBDMA_UNI3_MDIOIRQSTAT_MDIO_IRQ_ERR_DEFAULT           0x00000000

/***************************************************************************
 *MDIOIRQENABLE - MDIO controller interrupt enables
 ***************************************************************************/
/* MBDMA_UNI3 :: MDIOIRQENABLE :: reserved0 [31:17] */
#define BCHP_MBDMA_UNI3_MDIOIRQENABLE_reserved0_MASK               0xfffe0000
#define BCHP_MBDMA_UNI3_MDIOIRQENABLE_reserved0_SHIFT              17

/* MBDMA_UNI3 :: MDIOIRQENABLE :: RGMII_PHY_INTR_POLARITY [16:16] */
#define BCHP_MBDMA_UNI3_MDIOIRQENABLE_RGMII_PHY_INTR_POLARITY_MASK 0x00010000
#define BCHP_MBDMA_UNI3_MDIOIRQENABLE_RGMII_PHY_INTR_POLARITY_SHIFT 16
#define BCHP_MBDMA_UNI3_MDIOIRQENABLE_RGMII_PHY_INTR_POLARITY_DEFAULT 0x00000000

/* MBDMA_UNI3 :: MDIOIRQENABLE :: reserved1 [15:03] */
#define BCHP_MBDMA_UNI3_MDIOIRQENABLE_reserved1_MASK               0x0000fff8
#define BCHP_MBDMA_UNI3_MDIOIRQENABLE_reserved1_SHIFT              3

/* MBDMA_UNI3 :: MDIOIRQENABLE :: RGMII_PHY_INTR_ENABLE [02:02] */
#define BCHP_MBDMA_UNI3_MDIOIRQENABLE_RGMII_PHY_INTR_ENABLE_MASK   0x00000004
#define BCHP_MBDMA_UNI3_MDIOIRQENABLE_RGMII_PHY_INTR_ENABLE_SHIFT  2
#define BCHP_MBDMA_UNI3_MDIOIRQENABLE_RGMII_PHY_INTR_ENABLE_DEFAULT 0x00000000

/* MBDMA_UNI3 :: MDIOIRQENABLE :: MDIO_IRQ_DONE_ENABLE [01:01] */
#define BCHP_MBDMA_UNI3_MDIOIRQENABLE_MDIO_IRQ_DONE_ENABLE_MASK    0x00000002
#define BCHP_MBDMA_UNI3_MDIOIRQENABLE_MDIO_IRQ_DONE_ENABLE_SHIFT   1
#define BCHP_MBDMA_UNI3_MDIOIRQENABLE_MDIO_IRQ_DONE_ENABLE_DEFAULT 0x00000000

/* MBDMA_UNI3 :: MDIOIRQENABLE :: MDIO_IRQ_ERR_ENABLE [00:00] */
#define BCHP_MBDMA_UNI3_MDIOIRQENABLE_MDIO_IRQ_ERR_ENABLE_MASK     0x00000001
#define BCHP_MBDMA_UNI3_MDIOIRQENABLE_MDIO_IRQ_ERR_ENABLE_SHIFT    0
#define BCHP_MBDMA_UNI3_MDIOIRQENABLE_MDIO_IRQ_ERR_ENABLE_DEFAULT  0x00000000

/***************************************************************************
 *BUFFERBASE1 - Free pool buffer base address, second pool
 ***************************************************************************/
/* MBDMA_UNI3 :: BUFFERBASE1 :: BUFF_BASE [31:00] */
#define BCHP_MBDMA_UNI3_BUFFERBASE1_BUFF_BASE_MASK                 0xffffffff
#define BCHP_MBDMA_UNI3_BUFFERBASE1_BUFF_BASE_SHIFT                0
#define BCHP_MBDMA_UNI3_BUFFERBASE1_BUFF_BASE_DEFAULT              0x00000000

/***************************************************************************
 *SCBADDRESSLO_1 - SCB token base address LSBs, second pool
 ***************************************************************************/
/* MBDMA_UNI3 :: SCBADDRESSLO_1 :: ADDRESS [31:00] */
#define BCHP_MBDMA_UNI3_SCBADDRESSLO_1_ADDRESS_MASK                0xffffffff
#define BCHP_MBDMA_UNI3_SCBADDRESSLO_1_ADDRESS_SHIFT               0
#define BCHP_MBDMA_UNI3_SCBADDRESSLO_1_ADDRESS_DEFAULT             0x00000000

/***************************************************************************
 *SCBADDRESSHI_1 - SCB token base address MSBs, second pool
 ***************************************************************************/
/* MBDMA_UNI3 :: SCBADDRESSHI_1 :: reserved0 [31:08] */
#define BCHP_MBDMA_UNI3_SCBADDRESSHI_1_reserved0_MASK              0xffffff00
#define BCHP_MBDMA_UNI3_SCBADDRESSHI_1_reserved0_SHIFT             8

/* MBDMA_UNI3 :: SCBADDRESSHI_1 :: ADDRESS [07:00] */
#define BCHP_MBDMA_UNI3_SCBADDRESSHI_1_ADDRESS_MASK                0x000000ff
#define BCHP_MBDMA_UNI3_SCBADDRESSHI_1_ADDRESS_SHIFT               0
#define BCHP_MBDMA_UNI3_SCBADDRESSHI_1_ADDRESS_DEFAULT             0x00000000

/***************************************************************************
 *TOKEN_RECOVERY_TIMER - Token recovery timer
 ***************************************************************************/
/* MBDMA_UNI3 :: TOKEN_RECOVERY_TIMER :: TIMER [31:00] */
#define BCHP_MBDMA_UNI3_TOKEN_RECOVERY_TIMER_TIMER_MASK            0xffffffff
#define BCHP_MBDMA_UNI3_TOKEN_RECOVERY_TIMER_TIMER_SHIFT           0
#define BCHP_MBDMA_UNI3_TOKEN_RECOVERY_TIMER_TIMER_DEFAULT         0x00000000

/***************************************************************************
 *CHANCONTROL00 - Channel 0 Rx control
 ***************************************************************************/
/* MBDMA_UNI3 :: CHANCONTROL00 :: START_STOP_FLUSH [31:30] */
#define BCHP_MBDMA_UNI3_CHANCONTROL00_START_STOP_FLUSH_MASK        0xc0000000
#define BCHP_MBDMA_UNI3_CHANCONTROL00_START_STOP_FLUSH_SHIFT       30
#define BCHP_MBDMA_UNI3_CHANCONTROL00_START_STOP_FLUSH_DEFAULT     0x00000000

/* MBDMA_UNI3 :: CHANCONTROL00 :: EAV_MODE [29:29] */
#define BCHP_MBDMA_UNI3_CHANCONTROL00_EAV_MODE_MASK                0x20000000
#define BCHP_MBDMA_UNI3_CHANCONTROL00_EAV_MODE_SHIFT               29
#define BCHP_MBDMA_UNI3_CHANCONTROL00_EAV_MODE_DEFAULT             0x00000000

/* MBDMA_UNI3 :: CHANCONTROL00 :: MAX_BURST [28:20] */
#define BCHP_MBDMA_UNI3_CHANCONTROL00_MAX_BURST_MASK               0x1ff00000
#define BCHP_MBDMA_UNI3_CHANCONTROL00_MAX_BURST_SHIFT              20
#define BCHP_MBDMA_UNI3_CHANCONTROL00_MAX_BURST_DEFAULT            0x00000002

/* MBDMA_UNI3 :: CHANCONTROL00 :: ADDR_FORWARD [19:19] */
#define BCHP_MBDMA_UNI3_CHANCONTROL00_ADDR_FORWARD_MASK            0x00080000
#define BCHP_MBDMA_UNI3_CHANCONTROL00_ADDR_FORWARD_SHIFT           19

/* MBDMA_UNI3 :: CHANCONTROL00 :: ERR_FORWARD [18:18] */
#define BCHP_MBDMA_UNI3_CHANCONTROL00_ERR_FORWARD_MASK             0x00040000
#define BCHP_MBDMA_UNI3_CHANCONTROL00_ERR_FORWARD_SHIFT            18

/* MBDMA_UNI3 :: CHANCONTROL00 :: MSG_ID [17:12] */
#define BCHP_MBDMA_UNI3_CHANCONTROL00_MSG_ID_MASK                  0x0003f000
#define BCHP_MBDMA_UNI3_CHANCONTROL00_MSG_ID_SHIFT                 12
#define BCHP_MBDMA_UNI3_CHANCONTROL00_MSG_ID_DEFAULT               0x00000000

/* MBDMA_UNI3 :: CHANCONTROL00 :: MAC_ID [11:08] */
#define BCHP_MBDMA_UNI3_CHANCONTROL00_MAC_ID_MASK                  0x00000f00
#define BCHP_MBDMA_UNI3_CHANCONTROL00_MAC_ID_SHIFT                 8
#define BCHP_MBDMA_UNI3_CHANCONTROL00_MAC_ID_DEFAULT               0x00000000

/* MBDMA_UNI3 :: CHANCONTROL00 :: QOS [07:04] */
#define BCHP_MBDMA_UNI3_CHANCONTROL00_QOS_MASK                     0x000000f0
#define BCHP_MBDMA_UNI3_CHANCONTROL00_QOS_SHIFT                    4
#define BCHP_MBDMA_UNI3_CHANCONTROL00_QOS_DEFAULT                  0x00000000

/* MBDMA_UNI3 :: CHANCONTROL00 :: BACKPRESSURE_SEL [03:00] */
#define BCHP_MBDMA_UNI3_CHANCONTROL00_BACKPRESSURE_SEL_MASK        0x0000000f
#define BCHP_MBDMA_UNI3_CHANCONTROL00_BACKPRESSURE_SEL_SHIFT       0
#define BCHP_MBDMA_UNI3_CHANCONTROL00_BACKPRESSURE_SEL_DEFAULT     0x00000002

/***************************************************************************
 *LANMSGADDRESS00 - Target for LAN RX message for channel 0
 ***************************************************************************/
/* MBDMA_UNI3 :: LANMSGADDRESS00 :: ADDRESS [31:00] */
#define BCHP_MBDMA_UNI3_LANMSGADDRESS00_ADDRESS_MASK               0xffffffff
#define BCHP_MBDMA_UNI3_LANMSGADDRESS00_ADDRESS_SHIFT              0
#define BCHP_MBDMA_UNI3_LANMSGADDRESS00_ADDRESS_DEFAULT            0x00000000

/***************************************************************************
 *RXOFFSET00 - Rx buffer offset for channel 0
 ***************************************************************************/
/* MBDMA_UNI3 :: RXOFFSET00 :: reserved0 [31:09] */
#define BCHP_MBDMA_UNI3_RXOFFSET00_reserved0_MASK                  0xfffffe00
#define BCHP_MBDMA_UNI3_RXOFFSET00_reserved0_SHIFT                 9

/* MBDMA_UNI3 :: RXOFFSET00 :: RX_BUFFER_OFFSET [08:00] */
#define BCHP_MBDMA_UNI3_RXOFFSET00_RX_BUFFER_OFFSET_MASK           0x000001ff
#define BCHP_MBDMA_UNI3_RXOFFSET00_RX_BUFFER_OFFSET_SHIFT          0
#define BCHP_MBDMA_UNI3_RXOFFSET00_RX_BUFFER_OFFSET_DEFAULT        0x00000000

/***************************************************************************
 *RXSTATUS00 - Error status for channel 0
 ***************************************************************************/
/* MBDMA_UNI3 :: RXSTATUS00 :: reserved0 [31:05] */
#define BCHP_MBDMA_UNI3_RXSTATUS00_reserved0_MASK                  0xffffffe0
#define BCHP_MBDMA_UNI3_RXSTATUS00_reserved0_SHIFT                 5

/* MBDMA_UNI3 :: RXSTATUS00 :: RX_CHAN_CLIENT_ERR [04:04] */
#define BCHP_MBDMA_UNI3_RXSTATUS00_RX_CHAN_CLIENT_ERR_MASK         0x00000010
#define BCHP_MBDMA_UNI3_RXSTATUS00_RX_CHAN_CLIENT_ERR_SHIFT        4
#define BCHP_MBDMA_UNI3_RXSTATUS00_RX_CHAN_CLIENT_ERR_DEFAULT      0x00000000

/* MBDMA_UNI3 :: RXSTATUS00 :: RX_CHAN_REQ_2K_NOT_EN [03:03] */
#define BCHP_MBDMA_UNI3_RXSTATUS00_RX_CHAN_REQ_2K_NOT_EN_MASK      0x00000008
#define BCHP_MBDMA_UNI3_RXSTATUS00_RX_CHAN_REQ_2K_NOT_EN_SHIFT     3
#define BCHP_MBDMA_UNI3_RXSTATUS00_RX_CHAN_REQ_2K_NOT_EN_DEFAULT   0x00000000

/* MBDMA_UNI3 :: RXSTATUS00 :: RX_CHAN_REQ_1K_NOT_EN [02:02] */
#define BCHP_MBDMA_UNI3_RXSTATUS00_RX_CHAN_REQ_1K_NOT_EN_MASK      0x00000004
#define BCHP_MBDMA_UNI3_RXSTATUS00_RX_CHAN_REQ_1K_NOT_EN_SHIFT     2
#define BCHP_MBDMA_UNI3_RXSTATUS00_RX_CHAN_REQ_1K_NOT_EN_DEFAULT   0x00000000

/* MBDMA_UNI3 :: RXSTATUS00 :: RX_CHAN_REQ_512_NOT_EN [01:01] */
#define BCHP_MBDMA_UNI3_RXSTATUS00_RX_CHAN_REQ_512_NOT_EN_MASK     0x00000002
#define BCHP_MBDMA_UNI3_RXSTATUS00_RX_CHAN_REQ_512_NOT_EN_SHIFT    1
#define BCHP_MBDMA_UNI3_RXSTATUS00_RX_CHAN_REQ_512_NOT_EN_DEFAULT  0x00000000

/* MBDMA_UNI3 :: RXSTATUS00 :: RX_CHAN_REQ_256_NOT_EN [00:00] */
#define BCHP_MBDMA_UNI3_RXSTATUS00_RX_CHAN_REQ_256_NOT_EN_MASK     0x00000001
#define BCHP_MBDMA_UNI3_RXSTATUS00_RX_CHAN_REQ_256_NOT_EN_SHIFT    0
#define BCHP_MBDMA_UNI3_RXSTATUS00_RX_CHAN_REQ_256_NOT_EN_DEFAULT  0x00000000

/***************************************************************************
 *CHANCONTROL01 - Channel 1 Tx control
 ***************************************************************************/
/* MBDMA_UNI3 :: CHANCONTROL01 :: START_STOP_FLUSH [31:30] */
#define BCHP_MBDMA_UNI3_CHANCONTROL01_START_STOP_FLUSH_MASK        0xc0000000
#define BCHP_MBDMA_UNI3_CHANCONTROL01_START_STOP_FLUSH_SHIFT       30
#define BCHP_MBDMA_UNI3_CHANCONTROL01_START_STOP_FLUSH_DEFAULT     0x00000000

/* MBDMA_UNI3 :: CHANCONTROL01 :: EAV_MODE [29:29] */
#define BCHP_MBDMA_UNI3_CHANCONTROL01_EAV_MODE_MASK                0x20000000
#define BCHP_MBDMA_UNI3_CHANCONTROL01_EAV_MODE_SHIFT               29
#define BCHP_MBDMA_UNI3_CHANCONTROL01_EAV_MODE_DEFAULT             0x00000000

/* MBDMA_UNI3 :: CHANCONTROL01 :: MAX_BURST [28:20] */
#define BCHP_MBDMA_UNI3_CHANCONTROL01_MAX_BURST_MASK               0x1ff00000
#define BCHP_MBDMA_UNI3_CHANCONTROL01_MAX_BURST_SHIFT              20
#define BCHP_MBDMA_UNI3_CHANCONTROL01_MAX_BURST_DEFAULT            0x00000002

/* MBDMA_UNI3 :: CHANCONTROL01 :: BACKPRESSURE_SEL [19:16] */
#define BCHP_MBDMA_UNI3_CHANCONTROL01_BACKPRESSURE_SEL_MASK        0x000f0000
#define BCHP_MBDMA_UNI3_CHANCONTROL01_BACKPRESSURE_SEL_SHIFT       16
#define BCHP_MBDMA_UNI3_CHANCONTROL01_BACKPRESSURE_SEL_DEFAULT     0x00000002

/* MBDMA_UNI3 :: CHANCONTROL01 :: reserved0 [15:15] */
#define BCHP_MBDMA_UNI3_CHANCONTROL01_reserved0_MASK               0x00008000
#define BCHP_MBDMA_UNI3_CHANCONTROL01_reserved0_SHIFT              15

/* MBDMA_UNI3 :: CHANCONTROL01 :: TX_STAT_ON_ERROR [14:14] */
#define BCHP_MBDMA_UNI3_CHANCONTROL01_TX_STAT_ON_ERROR_MASK        0x00004000
#define BCHP_MBDMA_UNI3_CHANCONTROL01_TX_STAT_ON_ERROR_SHIFT       14
#define BCHP_MBDMA_UNI3_CHANCONTROL01_TX_STAT_ON_ERROR_DEFAULT     0x00000000

/* MBDMA_UNI3 :: CHANCONTROL01 :: MSG_ID [13:08] */
#define BCHP_MBDMA_UNI3_CHANCONTROL01_MSG_ID_MASK                  0x00003f00
#define BCHP_MBDMA_UNI3_CHANCONTROL01_MSG_ID_SHIFT                 8
#define BCHP_MBDMA_UNI3_CHANCONTROL01_MSG_ID_DEFAULT               0x00000000

/* MBDMA_UNI3 :: CHANCONTROL01 :: MAC_ID [07:04] */
#define BCHP_MBDMA_UNI3_CHANCONTROL01_MAC_ID_MASK                  0x000000f0
#define BCHP_MBDMA_UNI3_CHANCONTROL01_MAC_ID_SHIFT                 4
#define BCHP_MBDMA_UNI3_CHANCONTROL01_MAC_ID_DEFAULT               0x00000000

/* MBDMA_UNI3 :: CHANCONTROL01 :: MAX_REQS [03:00] */
#define BCHP_MBDMA_UNI3_CHANCONTROL01_MAX_REQS_MASK                0x0000000f
#define BCHP_MBDMA_UNI3_CHANCONTROL01_MAX_REQS_SHIFT               0
#define BCHP_MBDMA_UNI3_CHANCONTROL01_MAX_REQS_DEFAULT             0x00000001

/***************************************************************************
 *LANMSGADDRESS01 - Target address for TX STATUS message for channel 1
 ***************************************************************************/
/* MBDMA_UNI3 :: LANMSGADDRESS01 :: ADDRESS [31:00] */
#define BCHP_MBDMA_UNI3_LANMSGADDRESS01_ADDRESS_MASK               0xffffffff
#define BCHP_MBDMA_UNI3_LANMSGADDRESS01_ADDRESS_SHIFT              0
#define BCHP_MBDMA_UNI3_LANMSGADDRESS01_ADDRESS_DEFAULT            0x00000000

/***************************************************************************
 *CHANCONTROL01_2 - Channel 1 Tx control register 2
 ***************************************************************************/
/* MBDMA_UNI3 :: CHANCONTROL01_2 :: reserved0 [31:17] */
#define BCHP_MBDMA_UNI3_CHANCONTROL01_2_reserved0_MASK             0xfffe0000
#define BCHP_MBDMA_UNI3_CHANCONTROL01_2_reserved0_SHIFT            17

/* MBDMA_UNI3 :: CHANCONTROL01_2 :: TX_MSGQ_OVERFLOW [16:16] */
#define BCHP_MBDMA_UNI3_CHANCONTROL01_2_TX_MSGQ_OVERFLOW_MASK      0x00010000
#define BCHP_MBDMA_UNI3_CHANCONTROL01_2_TX_MSGQ_OVERFLOW_SHIFT     16
#define BCHP_MBDMA_UNI3_CHANCONTROL01_2_TX_MSGQ_OVERFLOW_DEFAULT   0x00000000

/* MBDMA_UNI3 :: CHANCONTROL01_2 :: TX_MSGQ_DEPTH [15:08] */
#define BCHP_MBDMA_UNI3_CHANCONTROL01_2_TX_MSGQ_DEPTH_MASK         0x0000ff00
#define BCHP_MBDMA_UNI3_CHANCONTROL01_2_TX_MSGQ_DEPTH_SHIFT        8
#define BCHP_MBDMA_UNI3_CHANCONTROL01_2_TX_MSGQ_DEPTH_DEFAULT      0x00000020

/* MBDMA_UNI3 :: CHANCONTROL01_2 :: TX_MSGQ_NEAR_FULL_LEVEL [07:00] */
#define BCHP_MBDMA_UNI3_CHANCONTROL01_2_TX_MSGQ_NEAR_FULL_LEVEL_MASK 0x000000ff
#define BCHP_MBDMA_UNI3_CHANCONTROL01_2_TX_MSGQ_NEAR_FULL_LEVEL_SHIFT 0
#define BCHP_MBDMA_UNI3_CHANCONTROL01_2_TX_MSGQ_NEAR_FULL_LEVEL_DEFAULT 0x00000010

/***************************************************************************
 *CHANCONTROL02 - Channel 2 Tx control
 ***************************************************************************/
/* MBDMA_UNI3 :: CHANCONTROL02 :: START_STOP_FLUSH [31:30] */
#define BCHP_MBDMA_UNI3_CHANCONTROL02_START_STOP_FLUSH_MASK        0xc0000000
#define BCHP_MBDMA_UNI3_CHANCONTROL02_START_STOP_FLUSH_SHIFT       30
#define BCHP_MBDMA_UNI3_CHANCONTROL02_START_STOP_FLUSH_DEFAULT     0x00000000

/* MBDMA_UNI3 :: CHANCONTROL02 :: EAV_MODE [29:29] */
#define BCHP_MBDMA_UNI3_CHANCONTROL02_EAV_MODE_MASK                0x20000000
#define BCHP_MBDMA_UNI3_CHANCONTROL02_EAV_MODE_SHIFT               29
#define BCHP_MBDMA_UNI3_CHANCONTROL02_EAV_MODE_DEFAULT             0x00000000

/* MBDMA_UNI3 :: CHANCONTROL02 :: MAX_BURST [28:20] */
#define BCHP_MBDMA_UNI3_CHANCONTROL02_MAX_BURST_MASK               0x1ff00000
#define BCHP_MBDMA_UNI3_CHANCONTROL02_MAX_BURST_SHIFT              20
#define BCHP_MBDMA_UNI3_CHANCONTROL02_MAX_BURST_DEFAULT            0x00000002

/* MBDMA_UNI3 :: CHANCONTROL02 :: BACKPRESSURE_SEL [19:16] */
#define BCHP_MBDMA_UNI3_CHANCONTROL02_BACKPRESSURE_SEL_MASK        0x000f0000
#define BCHP_MBDMA_UNI3_CHANCONTROL02_BACKPRESSURE_SEL_SHIFT       16
#define BCHP_MBDMA_UNI3_CHANCONTROL02_BACKPRESSURE_SEL_DEFAULT     0x00000002

/* MBDMA_UNI3 :: CHANCONTROL02 :: reserved0 [15:15] */
#define BCHP_MBDMA_UNI3_CHANCONTROL02_reserved0_MASK               0x00008000
#define BCHP_MBDMA_UNI3_CHANCONTROL02_reserved0_SHIFT              15

/* MBDMA_UNI3 :: CHANCONTROL02 :: TX_STAT_ON_ERROR [14:14] */
#define BCHP_MBDMA_UNI3_CHANCONTROL02_TX_STAT_ON_ERROR_MASK        0x00004000
#define BCHP_MBDMA_UNI3_CHANCONTROL02_TX_STAT_ON_ERROR_SHIFT       14
#define BCHP_MBDMA_UNI3_CHANCONTROL02_TX_STAT_ON_ERROR_DEFAULT     0x00000000

/* MBDMA_UNI3 :: CHANCONTROL02 :: MSG_ID [13:08] */
#define BCHP_MBDMA_UNI3_CHANCONTROL02_MSG_ID_MASK                  0x00003f00
#define BCHP_MBDMA_UNI3_CHANCONTROL02_MSG_ID_SHIFT                 8
#define BCHP_MBDMA_UNI3_CHANCONTROL02_MSG_ID_DEFAULT               0x00000000

/* MBDMA_UNI3 :: CHANCONTROL02 :: MAC_ID [07:04] */
#define BCHP_MBDMA_UNI3_CHANCONTROL02_MAC_ID_MASK                  0x000000f0
#define BCHP_MBDMA_UNI3_CHANCONTROL02_MAC_ID_SHIFT                 4
#define BCHP_MBDMA_UNI3_CHANCONTROL02_MAC_ID_DEFAULT               0x00000000

/* MBDMA_UNI3 :: CHANCONTROL02 :: MAX_REQS [03:00] */
#define BCHP_MBDMA_UNI3_CHANCONTROL02_MAX_REQS_MASK                0x0000000f
#define BCHP_MBDMA_UNI3_CHANCONTROL02_MAX_REQS_SHIFT               0
#define BCHP_MBDMA_UNI3_CHANCONTROL02_MAX_REQS_DEFAULT             0x00000001

/***************************************************************************
 *LANMSGADDRESS02 - Target address for TX STATUS message for channel 2
 ***************************************************************************/
/* MBDMA_UNI3 :: LANMSGADDRESS02 :: ADDRESS [31:00] */
#define BCHP_MBDMA_UNI3_LANMSGADDRESS02_ADDRESS_MASK               0xffffffff
#define BCHP_MBDMA_UNI3_LANMSGADDRESS02_ADDRESS_SHIFT              0
#define BCHP_MBDMA_UNI3_LANMSGADDRESS02_ADDRESS_DEFAULT            0x00000000

/***************************************************************************
 *CHANCONTROL02_2 - Channel 2 Tx control register 2
 ***************************************************************************/
/* MBDMA_UNI3 :: CHANCONTROL02_2 :: reserved0 [31:17] */
#define BCHP_MBDMA_UNI3_CHANCONTROL02_2_reserved0_MASK             0xfffe0000
#define BCHP_MBDMA_UNI3_CHANCONTROL02_2_reserved0_SHIFT            17

/* MBDMA_UNI3 :: CHANCONTROL02_2 :: TX_MSGQ_OVERFLOW [16:16] */
#define BCHP_MBDMA_UNI3_CHANCONTROL02_2_TX_MSGQ_OVERFLOW_MASK      0x00010000
#define BCHP_MBDMA_UNI3_CHANCONTROL02_2_TX_MSGQ_OVERFLOW_SHIFT     16
#define BCHP_MBDMA_UNI3_CHANCONTROL02_2_TX_MSGQ_OVERFLOW_DEFAULT   0x00000000

/* MBDMA_UNI3 :: CHANCONTROL02_2 :: TX_MSGQ_DEPTH [15:08] */
#define BCHP_MBDMA_UNI3_CHANCONTROL02_2_TX_MSGQ_DEPTH_MASK         0x0000ff00
#define BCHP_MBDMA_UNI3_CHANCONTROL02_2_TX_MSGQ_DEPTH_SHIFT        8
#define BCHP_MBDMA_UNI3_CHANCONTROL02_2_TX_MSGQ_DEPTH_DEFAULT      0x00000020

/* MBDMA_UNI3 :: CHANCONTROL02_2 :: TX_MSGQ_NEAR_FULL_LEVEL [07:00] */
#define BCHP_MBDMA_UNI3_CHANCONTROL02_2_TX_MSGQ_NEAR_FULL_LEVEL_MASK 0x000000ff
#define BCHP_MBDMA_UNI3_CHANCONTROL02_2_TX_MSGQ_NEAR_FULL_LEVEL_SHIFT 0
#define BCHP_MBDMA_UNI3_CHANCONTROL02_2_TX_MSGQ_NEAR_FULL_LEVEL_DEFAULT 0x00000010

/***************************************************************************
 *LANTXMSGFIFO01 - LAN TX message FIFO for channel 01, Unimac0 low priority
 ***************************************************************************/
/* MBDMA_UNI3 :: LANTXMSGFIFO01 :: LANTXFIFOMSG [31:00] */
#define BCHP_MBDMA_UNI3_LANTXMSGFIFO01_LANTXFIFOMSG_MASK           0xffffffff
#define BCHP_MBDMA_UNI3_LANTXMSGFIFO01_LANTXFIFOMSG_SHIFT          0

/***************************************************************************
 *LANTXMSGFIFO02 - LAN TX message FIFO for channel 02, Unimac0 high priority
 ***************************************************************************/
/* MBDMA_UNI3 :: LANTXMSGFIFO02 :: LANTXFIFOMSG [31:00] */
#define BCHP_MBDMA_UNI3_LANTXMSGFIFO02_LANTXFIFOMSG_MASK           0xffffffff
#define BCHP_MBDMA_UNI3_LANTXMSGFIFO02_LANTXFIFOMSG_SHIFT          0

#endif /* #ifndef BCHP_MBDMA_UNI3_H__ */

/* End of File */
