# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: "http://devicetree.org/schemas/pci/intel,keembay-pcie.yaml#"
$schema: "http://devicetree.org/meta-schemas/core.yaml#"

title: Intel Keem Bay PCIe RC controller

maintainers:
  - Wan Ahmad Zainie <wan.ahmad.zainie.wan.mohamad@intel.com>

allOf:
  - $ref: /schemas/pci/pci-bus.yaml#

properties:
  compatible:
      const: intel,keembay-pcie

  reg:
    items:
      - description: DesignWare PCIe registers
      - description: PCIe configuration space
      - description: Keem Bay specific registers

  reg-names:
    items:
      - const: dbi
      - const: config
      - const: apb

  clocks:
    items:
      - description: bus clock
      - description: auxiliary clock

  clock-names:
    items:
      - const: master
      - const: aux

  interrupts:
    items:
      - description: PCIe interrupt
      - description: PCIe event interrupt
      - description: PCIe error interrupt
      - description: PCIe memory access interrupt

  interrupt-names:
    items:
      - const: intr
      - const: ev_intr
      - const: err_intr
      - const: mem_access_intr

  num-lanes:
    description: Number of lanes to use.
    $ref: /schemas/types.yaml#/definitions/uint32
    enum: [ 1, 2, 4, 8 ]

  num-viewport:
    description: Number of view ports configured in hardware.
    $ref: /schemas/types.yaml#/definitions/uint32
    default: 2

required:
  - compatible
  - reg
  - reg-names
  - clocks
  - clock-names
  - interrupts
  - interrupt-names

additionalProperties: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/interrupt-controller/irq.h>
    #define KEEM_BAY_A53_PCIE
    #define KEEM_BAY_A53_AUX_PCIE
    pcie@37000000 {
          compatible = "intel,keembay-pcie";
          reg = <0x37000000 0x00800000>,
                <0x36e00000 0x00200000>,
                <0x37800000 0x00000200>;
          reg-names = "dbi", "config", "apb";
          #address-cells = <3>;
          #size-cells = <2>;
          device_type = "pci";
          ranges = <0x02000000 0 0x36000000 0x36000000 0 0x00e00000>;
          interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
                       <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
                       <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
                       <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
          interrupt-names = "intr", "ev_intr", "err_intr",
                       "mem_access_intr";
          clocks = <&scmi_clk KEEM_BAY_A53_PCIE>,
                   <&scmi_clk KEEM_BAY_A53_AUX_PCIE>;
          clock-names = "master", "aux";
          num-viewport = <4>;
          num-lanes = <2>;
    };
