Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 19 00:56:56 2022
| Host         : valerianOne running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.712        0.000                      0                   40        0.147        0.000                      0                   40        0.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 10.000}       20.000          50.000          
  clk_5MHz_design_1_clk_wiz_0_0  {0.000 100.000}      200.000         5.000           
  clkfbout_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          7.000        0.000                       0                     1  
  clk_5MHz_design_1_clk_wiz_0_0      195.712        0.000                      0                   40        0.147        0.000                      0                   40       13.360        0.000                       0                    22  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_design_1_clk_wiz_0_0
  To Clock:  clk_5MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      195.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.712ns  (required time - arrival time)
  Source:                 design_1_i/display_ctrl_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@200.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.766ns (23.471%)  route 2.498ns (76.529%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.617    -0.833    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/display_ctrl_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           1.091     0.776    design_1_i/display_ctrl_0/inst/counter_reg[4]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.900 r  design_1_i/display_ctrl_0/inst/display_select[3]_i_4/O
                         net (fo=2, routed)           0.485     1.384    design_1_i/display_ctrl_0/inst/display_select[3]_i_4_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I2_O)        0.124     1.508 r  design_1_i/display_ctrl_0/inst/counter[0]_i_1/O
                         net (fo=15, routed)          0.922     2.430    design_1_i/display_ctrl_0/inst/counter[0]_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    N11                                               0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448   201.448 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.610    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.975    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.498   198.564    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y69         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[12]/C
                         clock pessimism              0.575   199.140    
                         clock uncertainty           -0.473   198.666    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524   198.142    design_1_i/display_ctrl_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.143    
                         arrival time                          -2.430    
  -------------------------------------------------------------------
                         slack                                195.712    

Slack (MET) :             195.712ns  (required time - arrival time)
  Source:                 design_1_i/display_ctrl_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@200.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.766ns (23.471%)  route 2.498ns (76.529%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.617    -0.833    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/display_ctrl_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           1.091     0.776    design_1_i/display_ctrl_0/inst/counter_reg[4]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.900 r  design_1_i/display_ctrl_0/inst/display_select[3]_i_4/O
                         net (fo=2, routed)           0.485     1.384    design_1_i/display_ctrl_0/inst/display_select[3]_i_4_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I2_O)        0.124     1.508 r  design_1_i/display_ctrl_0/inst/counter[0]_i_1/O
                         net (fo=15, routed)          0.922     2.430    design_1_i/display_ctrl_0/inst/counter[0]_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    N11                                               0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448   201.448 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.610    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.975    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.498   198.564    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y69         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[13]/C
                         clock pessimism              0.575   199.140    
                         clock uncertainty           -0.473   198.666    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524   198.142    design_1_i/display_ctrl_0/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                        198.143    
                         arrival time                          -2.430    
  -------------------------------------------------------------------
                         slack                                195.712    

Slack (MET) :             195.712ns  (required time - arrival time)
  Source:                 design_1_i/display_ctrl_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@200.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.766ns (23.471%)  route 2.498ns (76.529%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.617    -0.833    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/display_ctrl_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           1.091     0.776    design_1_i/display_ctrl_0/inst/counter_reg[4]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.900 r  design_1_i/display_ctrl_0/inst/display_select[3]_i_4/O
                         net (fo=2, routed)           0.485     1.384    design_1_i/display_ctrl_0/inst/display_select[3]_i_4_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I2_O)        0.124     1.508 r  design_1_i/display_ctrl_0/inst/counter[0]_i_1/O
                         net (fo=15, routed)          0.922     2.430    design_1_i/display_ctrl_0/inst/counter[0]_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    N11                                               0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448   201.448 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.610    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.975    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.498   198.564    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y69         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[14]/C
                         clock pessimism              0.575   199.140    
                         clock uncertainty           -0.473   198.666    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524   198.142    design_1_i/display_ctrl_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        198.143    
                         arrival time                          -2.430    
  -------------------------------------------------------------------
                         slack                                195.712    

Slack (MET) :             195.852ns  (required time - arrival time)
  Source:                 design_1_i/display_ctrl_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@200.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.766ns (24.511%)  route 2.359ns (75.489%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 198.565 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.617    -0.833    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/display_ctrl_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           1.091     0.776    design_1_i/display_ctrl_0/inst/counter_reg[4]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.900 r  design_1_i/display_ctrl_0/inst/display_select[3]_i_4/O
                         net (fo=2, routed)           0.485     1.384    design_1_i/display_ctrl_0/inst/display_select[3]_i_4_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I2_O)        0.124     1.508 r  design_1_i/display_ctrl_0/inst/counter[0]_i_1/O
                         net (fo=15, routed)          0.783     2.292    design_1_i/display_ctrl_0/inst/counter[0]_i_1_n_0
    SLICE_X64Y68         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    N11                                               0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448   201.448 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.610    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.975    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.499   198.565    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y68         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[10]/C
                         clock pessimism              0.575   199.141    
                         clock uncertainty           -0.473   198.667    
    SLICE_X64Y68         FDRE (Setup_fdre_C_R)       -0.524   198.143    design_1_i/display_ctrl_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        198.144    
                         arrival time                          -2.292    
  -------------------------------------------------------------------
                         slack                                195.852    

Slack (MET) :             195.852ns  (required time - arrival time)
  Source:                 design_1_i/display_ctrl_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@200.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.766ns (24.511%)  route 2.359ns (75.489%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 198.565 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.617    -0.833    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/display_ctrl_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           1.091     0.776    design_1_i/display_ctrl_0/inst/counter_reg[4]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.900 r  design_1_i/display_ctrl_0/inst/display_select[3]_i_4/O
                         net (fo=2, routed)           0.485     1.384    design_1_i/display_ctrl_0/inst/display_select[3]_i_4_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I2_O)        0.124     1.508 r  design_1_i/display_ctrl_0/inst/counter[0]_i_1/O
                         net (fo=15, routed)          0.783     2.292    design_1_i/display_ctrl_0/inst/counter[0]_i_1_n_0
    SLICE_X64Y68         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    N11                                               0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448   201.448 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.610    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.975    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.499   198.565    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y68         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[11]/C
                         clock pessimism              0.575   199.141    
                         clock uncertainty           -0.473   198.667    
    SLICE_X64Y68         FDRE (Setup_fdre_C_R)       -0.524   198.143    design_1_i/display_ctrl_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                        198.144    
                         arrival time                          -2.292    
  -------------------------------------------------------------------
                         slack                                195.852    

Slack (MET) :             195.852ns  (required time - arrival time)
  Source:                 design_1_i/display_ctrl_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@200.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.766ns (24.511%)  route 2.359ns (75.489%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 198.565 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.617    -0.833    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/display_ctrl_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           1.091     0.776    design_1_i/display_ctrl_0/inst/counter_reg[4]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.900 r  design_1_i/display_ctrl_0/inst/display_select[3]_i_4/O
                         net (fo=2, routed)           0.485     1.384    design_1_i/display_ctrl_0/inst/display_select[3]_i_4_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I2_O)        0.124     1.508 r  design_1_i/display_ctrl_0/inst/counter[0]_i_1/O
                         net (fo=15, routed)          0.783     2.292    design_1_i/display_ctrl_0/inst/counter[0]_i_1_n_0
    SLICE_X64Y68         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    N11                                               0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448   201.448 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.610    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.975    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.499   198.565    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y68         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[8]/C
                         clock pessimism              0.575   199.141    
                         clock uncertainty           -0.473   198.667    
    SLICE_X64Y68         FDRE (Setup_fdre_C_R)       -0.524   198.143    design_1_i/display_ctrl_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        198.144    
                         arrival time                          -2.292    
  -------------------------------------------------------------------
                         slack                                195.852    

Slack (MET) :             195.852ns  (required time - arrival time)
  Source:                 design_1_i/display_ctrl_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@200.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.766ns (24.511%)  route 2.359ns (75.489%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 198.565 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.617    -0.833    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/display_ctrl_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           1.091     0.776    design_1_i/display_ctrl_0/inst/counter_reg[4]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.900 r  design_1_i/display_ctrl_0/inst/display_select[3]_i_4/O
                         net (fo=2, routed)           0.485     1.384    design_1_i/display_ctrl_0/inst/display_select[3]_i_4_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I2_O)        0.124     1.508 r  design_1_i/display_ctrl_0/inst/counter[0]_i_1/O
                         net (fo=15, routed)          0.783     2.292    design_1_i/display_ctrl_0/inst/counter[0]_i_1_n_0
    SLICE_X64Y68         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    N11                                               0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448   201.448 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.610    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.975    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.499   198.565    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y68         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[9]/C
                         clock pessimism              0.575   199.141    
                         clock uncertainty           -0.473   198.667    
    SLICE_X64Y68         FDRE (Setup_fdre_C_R)       -0.524   198.143    design_1_i/display_ctrl_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                        198.144    
                         arrival time                          -2.292    
  -------------------------------------------------------------------
                         slack                                195.852    

Slack (MET) :             196.026ns  (required time - arrival time)
  Source:                 design_1_i/display_ctrl_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@200.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.766ns (25.731%)  route 2.211ns (74.269%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.617    -0.833    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/display_ctrl_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           1.091     0.776    design_1_i/display_ctrl_0/inst/counter_reg[4]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.900 r  design_1_i/display_ctrl_0/inst/display_select[3]_i_4/O
                         net (fo=2, routed)           0.485     1.384    design_1_i/display_ctrl_0/inst/display_select[3]_i_4_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I2_O)        0.124     1.508 r  design_1_i/display_ctrl_0/inst/counter[0]_i_1/O
                         net (fo=15, routed)          0.635     2.143    design_1_i/display_ctrl_0/inst/counter[0]_i_1_n_0
    SLICE_X64Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    N11                                               0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448   201.448 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.610    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.975    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.501   198.567    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[4]/C
                         clock pessimism              0.599   199.167    
                         clock uncertainty           -0.473   198.693    
    SLICE_X64Y67         FDRE (Setup_fdre_C_R)       -0.524   198.169    design_1_i/display_ctrl_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        198.169    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                196.026    

Slack (MET) :             196.026ns  (required time - arrival time)
  Source:                 design_1_i/display_ctrl_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@200.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.766ns (25.731%)  route 2.211ns (74.269%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.617    -0.833    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/display_ctrl_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           1.091     0.776    design_1_i/display_ctrl_0/inst/counter_reg[4]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.900 r  design_1_i/display_ctrl_0/inst/display_select[3]_i_4/O
                         net (fo=2, routed)           0.485     1.384    design_1_i/display_ctrl_0/inst/display_select[3]_i_4_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I2_O)        0.124     1.508 r  design_1_i/display_ctrl_0/inst/counter[0]_i_1/O
                         net (fo=15, routed)          0.635     2.143    design_1_i/display_ctrl_0/inst/counter[0]_i_1_n_0
    SLICE_X64Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    N11                                               0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448   201.448 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.610    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.975    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.501   198.567    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[5]/C
                         clock pessimism              0.599   199.167    
                         clock uncertainty           -0.473   198.693    
    SLICE_X64Y67         FDRE (Setup_fdre_C_R)       -0.524   198.169    design_1_i/display_ctrl_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.169    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                196.026    

Slack (MET) :             196.026ns  (required time - arrival time)
  Source:                 design_1_i/display_ctrl_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@200.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.766ns (25.731%)  route 2.211ns (74.269%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.617    -0.833    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/display_ctrl_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           1.091     0.776    design_1_i/display_ctrl_0/inst/counter_reg[4]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.900 r  design_1_i/display_ctrl_0/inst/display_select[3]_i_4/O
                         net (fo=2, routed)           0.485     1.384    design_1_i/display_ctrl_0/inst/display_select[3]_i_4_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I2_O)        0.124     1.508 r  design_1_i/display_ctrl_0/inst/counter[0]_i_1/O
                         net (fo=15, routed)          0.635     2.143    design_1_i/display_ctrl_0/inst/counter[0]_i_1_n_0
    SLICE_X64Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    N11                                               0.000   200.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448   201.448 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.610    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.975    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.501   198.567    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[6]/C
                         clock pessimism              0.599   199.167    
                         clock uncertainty           -0.473   198.693    
    SLICE_X64Y67         FDRE (Setup_fdre_C_R)       -0.524   198.169    design_1_i/display_ctrl_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        198.169    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                196.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/display_ctrl_0/inst/display_select_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/display_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.408%)  route 0.081ns (36.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.534    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X65Y67         FDSE                                         r  design_1_i/display_ctrl_0/inst/display_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDSE (Prop_fdse_C_Q)         0.141    -0.393 r  design_1_i/display_ctrl_0/inst/display_select_reg[0]/Q
                         net (fo=3, routed)           0.081    -0.312    design_1_i/display_ctrl_0/inst/display_select[0]
    SLICE_X65Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/display_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.855    -0.772    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X65Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/display_select_reg[1]/C
                         clock pessimism              0.238    -0.534    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.075    -0.459    design_1_i/display_ctrl_0/inst/display_select_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/display_ctrl_0/inst/display_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/display_select_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.374%)  route 0.145ns (50.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.534    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X65Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/display_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/display_ctrl_0/inst/display_select_reg[2]/Q
                         net (fo=4, routed)           0.145    -0.249    design_1_i/display_ctrl_0/inst/display_select[2]
    SLICE_X65Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/display_select_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.855    -0.772    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X65Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/display_select_reg[3]_lopt_replica/C
                         clock pessimism              0.238    -0.534    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.072    -0.462    design_1_i/display_ctrl_0/inst/display_select_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/display_ctrl_0/inst/display_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/display_select_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.901%)  route 0.084ns (27.099%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.534    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X65Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/display_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.406 f  design_1_i/display_ctrl_0/inst/display_select_reg[1]/Q
                         net (fo=3, routed)           0.084    -0.322    design_1_i/display_ctrl_0/inst/display_select[1]
    SLICE_X65Y67         LUT4 (Prop_lut4_I3_O)        0.099    -0.223 r  design_1_i/display_ctrl_0/inst/display_select[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    design_1_i/display_ctrl_0/inst/display_select[0]_i_1_n_0
    SLICE_X65Y67         FDSE                                         r  design_1_i/display_ctrl_0/inst/display_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.855    -0.772    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X65Y67         FDSE                                         r  design_1_i/display_ctrl_0/inst/display_select_reg[0]/C
                         clock pessimism              0.238    -0.534    
    SLICE_X65Y67         FDSE (Hold_fdse_C_D)         0.091    -0.443    design_1_i/display_ctrl_0/inst/display_select_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/display_ctrl_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.533    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y66         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  design_1_i/display_ctrl_0/inst/counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.255    design_1_i/display_ctrl_0/inst/counter_reg_n_0_[2]
    SLICE_X64Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.145 r  design_1_i/display_ctrl_0/inst/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.145    design_1_i/display_ctrl_0/inst/counter_reg[0]_i_2_n_5
    SLICE_X64Y66         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.771    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y66         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[2]/C
                         clock pessimism              0.238    -0.533    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.134    -0.399    design_1_i/display_ctrl_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/display_ctrl_0/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.586    -0.535    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y68         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  design_1_i/display_ctrl_0/inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.246    design_1_i/display_ctrl_0/inst/counter_reg[10]
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.136 r  design_1_i/display_ctrl_0/inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.136    design_1_i/display_ctrl_0/inst/counter_reg[8]_i_1_n_5
    SLICE_X64Y68         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.854    -0.773    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y68         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[10]/C
                         clock pessimism              0.238    -0.535    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.134    -0.401    design_1_i/display_ctrl_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/display_ctrl_0/inst/display_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/display_select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.101%)  route 0.150ns (53.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.534    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X65Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/display_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.406 r  design_1_i/display_ctrl_0/inst/display_select_reg[1]/Q
                         net (fo=3, routed)           0.150    -0.257    design_1_i/display_ctrl_0/inst/display_select[1]
    SLICE_X65Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/display_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.855    -0.772    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X65Y67         FDRE                                         r  design_1_i/display_ctrl_0/inst/display_select_reg[2]/C
                         clock pessimism              0.238    -0.534    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.012    -0.522    design_1_i/display_ctrl_0/inst/display_select_reg[2]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/display_ctrl_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.585    -0.536    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y69         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  design_1_i/display_ctrl_0/inst/counter_reg[14]/Q
                         net (fo=3, routed)           0.127    -0.246    design_1_i/display_ctrl_0/inst/counter_reg[14]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.136 r  design_1_i/display_ctrl_0/inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.136    design_1_i/display_ctrl_0/inst/counter_reg[12]_i_1_n_5
    SLICE_X64Y69         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.853    -0.774    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y69         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[14]/C
                         clock pessimism              0.238    -0.536    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.134    -0.402    design_1_i/display_ctrl_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/display_ctrl_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.533    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y66         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  design_1_i/display_ctrl_0/inst/counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.255    design_1_i/display_ctrl_0/inst/counter_reg_n_0_[2]
    SLICE_X64Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.109 r  design_1_i/display_ctrl_0/inst/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.109    design_1_i/display_ctrl_0/inst/counter_reg[0]_i_2_n_4
    SLICE_X64Y66         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.771    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y66         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[3]/C
                         clock pessimism              0.238    -0.533    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.134    -0.399    design_1_i/display_ctrl_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/display_ctrl_0/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.586    -0.535    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y68         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  design_1_i/display_ctrl_0/inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.246    design_1_i/display_ctrl_0/inst/counter_reg[10]
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.100 r  design_1_i/display_ctrl_0/inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.100    design_1_i/display_ctrl_0/inst/counter_reg[8]_i_1_n_4
    SLICE_X64Y68         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.854    -0.773    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y68         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[11]/C
                         clock pessimism              0.238    -0.535    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.134    -0.401    design_1_i/display_ctrl_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/display_ctrl_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/display_ctrl_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_5MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.533    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y66         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.369 f  design_1_i/display_ctrl_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.206    design_1_i/display_ctrl_0/inst/counter_reg_n_0_[0]
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.045    -0.161 r  design_1_i/display_ctrl_0/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.161    design_1_i/display_ctrl_0/inst/counter[0]_i_3_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.091 r  design_1_i/display_ctrl_0/inst/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.091    design_1_i/display_ctrl_0/inst/counter_reg[0]_i_2_n_7
    SLICE_X64Y66         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_1_i/clk_wiz_0/inst/clk_5MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.856    -0.771    design_1_i/display_ctrl_0/inst/clk_5Mhz
    SLICE_X64Y66         FDRE                                         r  design_1_i/display_ctrl_0/inst/counter_reg[0]/C
                         clock pessimism              0.238    -0.533    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.134    -0.399    design_1_i/display_ctrl_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y66     design_1_i/display_ctrl_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y68     design_1_i/display_ctrl_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y68     design_1_i/display_ctrl_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y69     design_1_i/display_ctrl_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y69     design_1_i/display_ctrl_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y69     design_1_i/display_ctrl_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y66     design_1_i/display_ctrl_0/inst/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y66     design_1_i/display_ctrl_0/inst/counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y66     design_1_i/display_ctrl_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y66     design_1_i/display_ctrl_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y68     design_1_i/display_ctrl_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y68     design_1_i/display_ctrl_0/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y68     design_1_i/display_ctrl_0/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y68     design_1_i/display_ctrl_0/inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y69     design_1_i/display_ctrl_0/inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y69     design_1_i/display_ctrl_0/inst/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y69     design_1_i/display_ctrl_0/inst/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y69     design_1_i/display_ctrl_0/inst/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y66     design_1_i/display_ctrl_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y66     design_1_i/display_ctrl_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y68     design_1_i/display_ctrl_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y68     design_1_i/display_ctrl_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y68     design_1_i/display_ctrl_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y68     design_1_i/display_ctrl_0/inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y69     design_1_i/display_ctrl_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y69     design_1_i/display_ctrl_0/inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y69     design_1_i/display_ctrl_0/inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y69     design_1_i/display_ctrl_0/inst/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



