INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado Project/project_4/project_4.srcs/sources_1/new/Project_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado Project/project_4/project_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
