

================================================================
== Vitis HLS Report for 'Block_entry_proc'
================================================================
* Date:           Sun Sep  7 15:34:56 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.532 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 9 2 8 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.47>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_capacity, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.22ns)   --->   "%p_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read1"   --->   Operation 15 'read' 'p_read_1' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.22ns)   --->   "%p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 16 'read' 'p_read_2' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] ( I:3.22ns O:3.22ns )   --->   "%debug_capacity_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %debug_capacity"   --->   Operation 17 'read' 'debug_capacity_read' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %debug_dram, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] ( I:3.22ns O:3.22ns )   --->   "%debug_dram_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %debug_dram"   --->   Operation 19 'read' 'debug_dram_read' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %k2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] ( I:3.22ns O:3.22ns )   --->   "%k2_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %k2"   --->   Operation 21 'read' 'k2_read' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %k1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] ( I:3.22ns O:3.22ns )   --->   "%k1_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %k1"   --->   Operation 23 'read' 'k1_read' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %t_capacity, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] ( I:3.22ns O:3.22ns )   --->   "%t_capacity_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %t_capacity"   --->   Operation 25 'read' 't_capacity_read' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] ( I:3.22ns O:3.22ns )   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %cols"   --->   Operation 27 'read' 'cols_read' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] ( I:3.22ns O:3.22ns )   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %rows"   --->   Operation 29 'read' 'rows_read' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_dram, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] ( I:3.22ns O:3.22ns )   --->   "%A_dram_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %A_dram"   --->   Operation 31 'read' 'A_dram_read' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 4096, void @empty_15, void @empty_14, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 65536, void @empty_10, void @empty_14, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.71ns)   --->   "%and_ln309 = and i1 %p_read_2, i1 %p_read_1" [fmm_hls_greedy_potential.cpp:309->fmm_hls_greedy_potential.cpp:309]   --->   Operation 34 'and' 'and_ln309' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln309 = br i1 %and_ln309, void %land.lhs.true.i, void %if.end10.i" [fmm_hls_greedy_potential.cpp:309->fmm_hls_greedy_potential.cpp:309]   --->   Operation 35 'br' 'br_ln309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.91ns)   --->   "%icmp_ln310 = icmp_sgt  i32 %debug_capacity_read, i32 0" [fmm_hls_greedy_potential.cpp:310->fmm_hls_greedy_potential.cpp:309]   --->   Operation 36 'icmp' 'icmp_ln310' <Predicate = (!and_ln309)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln310 = br i1 %icmp_ln310, void %if.end.i, void %if.then9.i" [fmm_hls_greedy_potential.cpp:310->fmm_hls_greedy_potential.cpp:309]   --->   Operation 37 'br' 'br_ln310' <Predicate = (!and_ln309)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.53ns)   --->   "%call_ln317 = call void @load_matrix_from_dram_safe, i32 %gmem, i64 %A_dram_read, i32 %rows_read, i32 %cols_read, i32 %t_capacity_read, i32 %M_e, i32 %M_rows, i32 %M_cols, i32 %M_t, i32 %M_t_capacity" [fmm_hls_greedy_potential.cpp:317->fmm_hls_greedy_potential.cpp:309]   --->   Operation 38 'call' 'call_ln317' <Predicate = (and_ln309)> <Delay = 2.53> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 39 [1/1] (0.51ns)   --->   "%select_ln311 = select i1 %p_read_2, i32 4294966395, i32 4294966396" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 39 'select' 'select_ln311' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %debug_dram_read, i32 2, i32 63" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln311 = sext i62 %trunc_ln" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 41 'sext' 'sext_ln311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln311" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 42 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (7.30ns)   --->   "%gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 43 'writereq' 'gmem2_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 44 [1/1] (7.30ns)   --->   "%write_ln311 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr, i32 %select_ln311, i4 15" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 44 'write' 'write_ln311' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 45 [5/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 45 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 46 [4/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 46 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 47 [3/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 47 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 48 [2/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 48 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 49 [1/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 49 'writeresp' 'gmem2_addr_resp' <Predicate = (!and_ln309 & icmp_ln310)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln312 = br void %if.end.i" [fmm_hls_greedy_potential.cpp:312->fmm_hls_greedy_potential.cpp:309]   --->   Operation 50 'br' 'br_ln312' <Predicate = (!and_ln309 & icmp_ln310)> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln313 = br void %entry.aft.aft.exitStub" [fmm_hls_greedy_potential.cpp:313->fmm_hls_greedy_potential.cpp:309]   --->   Operation 51 'br' 'br_ln313' <Predicate = (!and_ln309)> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 1> <Delay = 0.00>
ST_9 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln317 = call void @load_matrix_from_dram_safe, i32 %gmem, i64 %A_dram_read, i32 %rows_read, i32 %cols_read, i32 %t_capacity_read, i32 %M_e, i32 %M_rows, i32 %M_cols, i32 %M_t, i32 %M_t_capacity" [fmm_hls_greedy_potential.cpp:317->fmm_hls_greedy_potential.cpp:309]   --->   Operation 53 'call' 'call_ln317' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 2> <Delay = 7.30>
ST_10 : Operation 54 [2/2] (7.30ns)   --->   "%call_ln318 = call void @greedy_potential_reduce_with_debug, i32 %k1_read, i32 %k2_read, i32 %gmem2, i64 %debug_dram_read, i32 %debug_capacity_read, i32 %M_e, i32 %M_cols, i32 %M_rows, i32 %M_t, i32 %M_t_capacity" [fmm_hls_greedy_potential.cpp:318->fmm_hls_greedy_potential.cpp:309]   --->   Operation 54 'call' 'call_ln318' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 3> <Delay = 7.04>
ST_11 : Operation 55 [1/2] (7.04ns)   --->   "%call_ln318 = call void @greedy_potential_reduce_with_debug, i32 %k1_read, i32 %k2_read, i32 %gmem2, i64 %debug_dram_read, i32 %debug_capacity_read, i32 %M_e, i32 %M_cols, i32 %M_rows, i32 %M_t, i32 %M_t_capacity" [fmm_hls_greedy_potential.cpp:318->fmm_hls_greedy_potential.cpp:309]   --->   Operation 55 'call' 'call_ln318' <Predicate = true> <Delay = 7.04> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln319 = call void @store_matrix_to_dram_safe, i32 %gmem, i64 %A_dram_read, i32 %M_rows, i32 %M_cols, i32 %M_e" [fmm_hls_greedy_potential.cpp:319->fmm_hls_greedy_potential.cpp:309]   --->   Operation 56 'call' 'call_ln319' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 5> <Delay = 0.00>
ST_13 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln319 = call void @store_matrix_to_dram_safe, i32 %gmem, i64 %A_dram_read, i32 %M_rows, i32 %M_cols, i32 %M_e" [fmm_hls_greedy_potential.cpp:319->fmm_hls_greedy_potential.cpp:309]   --->   Operation 57 'call' 'call_ln319' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln320 = br void %entry.aft.aft.exitStub" [fmm_hls_greedy_potential.cpp:320->fmm_hls_greedy_potential.cpp:309]   --->   Operation 58 'br' 'br_ln320' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.475ns
The critical path consists of the following:
	wire read operation ('p_read_1') on port 'p_read1' [19]  (3.226 ns)
	'and' operation 1 bit ('and_ln309', fmm_hls_greedy_potential.cpp:309->fmm_hls_greedy_potential.cpp:309) [38]  (0.712 ns)
	'call' operation 0 bit ('call_ln317', fmm_hls_greedy_potential.cpp:317->fmm_hls_greedy_potential.cpp:309) to 'load_matrix_from_dram_safe' [55]  (2.537 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem2_addr', fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309) [47]  (0.000 ns)
	bus request operation ('gmem2_addr_req', fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309) on port 'gmem2' (fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309) [48]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln311', fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309) on port 'gmem2' (fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309) [49]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309) on port 'gmem2' (fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309) [50]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309) on port 'gmem2' (fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309) [50]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309) on port 'gmem2' (fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309) [50]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309) on port 'gmem2' (fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309) [50]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309) on port 'gmem2' (fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309) [50]  (7.300 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 7.300ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln318', fmm_hls_greedy_potential.cpp:318->fmm_hls_greedy_potential.cpp:309) to 'greedy_potential_reduce_with_debug' [56]  (7.300 ns)

 <State 11>: 7.044ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln318', fmm_hls_greedy_potential.cpp:318->fmm_hls_greedy_potential.cpp:309) to 'greedy_potential_reduce_with_debug' [56]  (7.044 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
