
team6_original.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017cc4  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000169b1  08017f00  08017f00  00018f00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0802e8b4  0802e8b4  0002f8b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0802e8bc  0802e8bc  0002f8bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0802e8c0  0802e8c0  0002f8c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001e0  20000000  0802e8c4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000a950  200001e0  0802eaa4  000301e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2000ab30  0802eaa4  00030b30  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  000301e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0004263f  00000000  00000000  00030216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000a3c7  00000000  00000000  00072855  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002aa8  00000000  00000000  0007cc20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00002006  00000000  00000000  0007f6c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00045ecf  00000000  00000000  000816ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00047556  00000000  00000000  000c759d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017ea3c  00000000  00000000  0010eaf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0028d52f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000b850  00000000  00000000  0028d574  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000010e  00000000  00000000  00298dc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	200001e0 	.word	0x200001e0
 8000254:	00000000 	.word	0x00000000
 8000258:	08017ee4 	.word	0x08017ee4

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200001e4 	.word	0x200001e4
 8000274:	08017ee4 	.word	0x08017ee4

08000278 <_tx_initialize_low_level>:
    .thumb_func
.type _tx_initialize_low_level, function
_tx_initialize_low_level:

    /* Disable interrupts during ThreadX initialization.  */
    CPSID   i
 8000278:	b672      	cpsid	i
    LDR     r1, =__RAM_segment_used_end__           // Build first free address
    ADD     r1, r1, #4                              //
    STR     r1, [r0]                                // Setup first unused memory pointer
#endif
    /* Setup Vector Table Offset Register.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 800027a:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 800027e:	4917      	ldr	r1, [pc, #92]	@ (80002dc <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        // Set vector table address
 8000280:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08

    /* Enable the cycle count register.  */
    LDR     r0, =0xE0001000                         // Build address of DWT register
 8000284:	4816      	ldr	r0, [pc, #88]	@ (80002e0 <__tx_DBGHandler+0x8>)
    LDR     r1, [r0]                                // Pickup the current value
 8000286:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              // Set the CYCCNTENA bit
 8000288:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                // Enable the cycle count register
 800028c:	6001      	str	r1, [r0, #0]

    /* Set system stack pointer from vector value.  */
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 800028e:	4815      	ldr	r0, [pc, #84]	@ (80002e4 <__tx_DBGHandler+0xc>)
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 8000290:	4912      	ldr	r1, [pc, #72]	@ (80002dc <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                // Pickup reset stack pointer
 8000292:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                // Save system stack pointer
 8000294:	6001      	str	r1, [r0, #0]

    /* Configure SysTick.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 8000296:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 800029a:	4913      	ldr	r1, [pc, #76]	@ (80002e8 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         // Setup SysTick Reload Value
 800029c:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                // Build SysTick Control Enable Value
 800029e:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         // Setup SysTick Control
 80002a2:	6101      	str	r1, [r0, #16]

    /* Configure handler priorities.  */
    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 80002a4:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        // Setup System Handlers 4-7 Priority Registers
 80002a8:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 80002ac:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        // Setup System Handlers 8-11 Priority Registers
 80002b0:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    // Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002b4:	490d      	ldr	r1, [pc, #52]	@ (80002ec <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        // Setup System Handlers 12-15 Priority Registers
 80002b6:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    // Note: PnSV must be lowest priority, which is 0xFF

    /* Return to caller.  */
    BX      lr
 80002ba:	4770      	bx	lr

080002bc <__tx_BadHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_BadHandler
    .thumb_func
.type __tx_BadHandler, function
__tx_BadHandler:
    B       __tx_BadHandler
 80002bc:	f7ff bffe 	b.w	80002bc <__tx_BadHandler>

080002c0 <__tx_IntHandler>:
    .thumb_func
.type __tx_IntHandler, function
__tx_IntHandler:
// VOID InterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002c0:	b501      	push	{r0, lr}
    /* Do interrupt handler work here */
    /* .... */
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002c2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002c6:	4770      	bx	lr

080002c8 <SysTick_Handler>:
    .thumb_func
.type SysTick_Handler, function
SysTick_Handler:
// VOID TimerInterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002c8:	b501      	push	{r0, lr}
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_enter             // Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 80002ca:	f000 f897 	bl	80003fc <_tx_timer_interrupt>
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002ce:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002d2:	4770      	bx	lr

080002d4 <__tx_NMIHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_NMIHandler
    .thumb_func
.type __tx_NMIHandler, function
__tx_NMIHandler:
    B       __tx_NMIHandler
 80002d4:	f7ff bffe 	b.w	80002d4 <__tx_NMIHandler>

080002d8 <__tx_DBGHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_DBGHandler
    .thumb_func
.type __tx_DBGHandler, function
__tx_DBGHandler:
    B       __tx_DBGHandler
 80002d8:	f7ff bffe 	b.w	80002d8 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 80002dc:	08000000 	.word	0x08000000
    LDR     r0, =0xE0001000                         // Build address of DWT register
 80002e0:	e0001000 	.word	0xe0001000
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 80002e4:	2000a890 	.word	0x2000a890
    LDR     r1, =SYSTICK_CYCLES
 80002e8:	000270ff 	.word	0x000270ff
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002ec:	40ff0000 	.word	0x40ff0000

080002f0 <_tx_thread_schedule>:
    /* This function should only ever be called on Cortex-M
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */
    MOV     r0, #0                                  // Build value for TX_FALSE
 80002f0:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80002f4:	4a2d      	ldr	r2, [pc, #180]	@ (80003ac <_tx_vfp_access+0x4>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 80002f6:	6010      	str	r0, [r2, #0]

#ifdef __ARM_FP
    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 80002f8:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 80002fc:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 8000300:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 8000304:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */
    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 8000306:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 800030a:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 800030e:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 8000312:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 8000316:	f3bf 8f6f 	isb	sy

0800031a <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 800031a:	e7fe      	b.n	800031a <__tx_wait_here>

0800031c <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800031c:	4824      	ldr	r0, [pc, #144]	@ (80003b0 <_tx_vfp_access+0x8>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800031e:	4a25      	ldr	r2, [pc, #148]	@ (80003b4 <_tx_vfp_access+0xc>)
    MOV     r3, #0                                  // Build NULL value
 8000320:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 8000324:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 8000326:	b191      	cbz	r1, 800034e <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 8000328:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 800032a:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 800032e:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000332:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 8000336:	d101      	bne.n	800033c <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 8000338:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

0800033c <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800033c:	4c1e      	ldr	r4, [pc, #120]	@ (80003b8 <_tx_vfp_access+0x10>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 800033e:	f84c ed04 	str.w	lr, [ip, #-4]!
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 8000342:	f8c1 c008 	str.w	ip, [r1, #8]
_skip_secure_save:
#endif

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 8000346:	6825      	ldr	r5, [r4, #0]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 8000348:	b10d      	cbz	r5, 800034e <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 800034a:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 800034c:	6023      	str	r3, [r4, #0]

0800034e <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 800034e:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 8000350:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 8000352:	b1d1      	cbz	r1, 800038a <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000354:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000356:	b662      	cpsie	i

08000358 <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 8000358:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035a:	4c17      	ldr	r4, [pc, #92]	@ (80003b8 <_tx_vfp_access+0x10>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 800035c:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 800035e:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000362:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000364:	6025      	str	r5, [r4, #0]
    POP     {r0,r1}                                 // Restore r1 (and dummy r0)
_skip_secure_restore:
#endif

    /* Restore the thread context and PSP.  */
    LDR     r12, [r1, #12]                          // Get stack start
 8000366:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    MSR     PSPLIM, r12                             // Set stack limit
 800036a:	f38c 880b 	msr	PSPLIM, ip
    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 800036e:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 8000372:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000376:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 800037a:	d101      	bne.n	8000380 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 800037c:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000380 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000380:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 8000384:	f38c 8809 	msr	PSP, ip

    BX      lr                                      // Return to thread!
 8000388:	4770      	bx	lr

0800038a <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 800038a:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 800038c:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 800038e:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000390:	b909      	cbnz	r1, 8000396 <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000392:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 8000394:	e7f9      	b.n	800038a <__tx_ts_wait>

08000396 <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */
__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 8000396:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 800039a:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 800039e:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80003a2:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 80003a4:	e7d8      	b.n	8000358 <__tx_ts_restore>
 80003a6:	bf00      	nop

080003a8 <_tx_vfp_access>:
.type _tx_vfp_access, function
_tx_vfp_access:
#if TX_ENABLE_FPU_SUPPORT
    VMOV.F32 s0, s0                                 // Simply access the VFP
#endif
    BX       lr                                     // Return to caller
 80003a8:	4770      	bx	lr
 80003aa:	0000      	.short	0x0000
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003ac:	2000a92c 	.word	0x2000a92c
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003b0:	2000a894 	.word	0x2000a894
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80003b4:	2000a898 	.word	0x2000a898
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003b8:	2000a9e0 	.word	0x2000a9e0

080003bc <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 80003bc:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 80003be:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 80003c2:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
#ifdef TX_SINGLE_MODE_SECURE
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value for secure mode
#else
    LDR     r3, =0xFFFFFFBC                         // Build initial LR value to return to non-secure PSP
 80003c6:	f06f 0343 	mvn.w	r3, #67	@ 0x43
#endif
    STR     r3, [r2, #0]                            // Save on the stack
 80003ca:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 80003cc:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 80003d0:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 80003d2:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 80003d4:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 80003d6:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 80003d8:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 80003da:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 80003dc:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 80003de:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 80003e0:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 80003e2:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 80003e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 80003e6:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 80003e8:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 80003ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    STR     r3, [r2, #56]                           // Store initial lr
 80003ee:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 80003f0:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 80003f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 80003f6:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 80003f8:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 80003fa:	4770      	bx	lr

080003fc <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003fc:	4922      	ldr	r1, [pc, #136]	@ (8000488 <__tx_timer_nothing_expired+0x8>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003fe:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000400:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000404:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000406:	4b21      	ldr	r3, [pc, #132]	@ (800048c <__tx_timer_nothing_expired+0xc>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 8000408:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800040a:	b13a      	cbz	r2, 800041c <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 800040c:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 8000410:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 8000412:	b91a      	cbnz	r2, 800041c <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000414:	4b1e      	ldr	r3, [pc, #120]	@ (8000490 <__tx_timer_nothing_expired+0x10>)
    MOV     r0, #1                                  // Build expired value
 8000416:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 800041a:	6018      	str	r0, [r3, #0]

0800041c <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 800041c:	491d      	ldr	r1, [pc, #116]	@ (8000494 <__tx_timer_nothing_expired+0x14>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 800041e:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 8000420:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 8000422:	b122      	cbz	r2, 800042e <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000424:	4b1c      	ldr	r3, [pc, #112]	@ (8000498 <__tx_timer_nothing_expired+0x18>)
    MOV     r2, #1                                  // Build expired value
 8000426:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 800042a:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 800042c:	e008      	b.n	8000440 <__tx_timer_done>

0800042e <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 800042e:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000432:	4b1a      	ldr	r3, [pc, #104]	@ (800049c <__tx_timer_nothing_expired+0x1c>)
    LDR     r2, [r3, #0]                            // Pickup list end
 8000434:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 8000436:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 8000438:	d101      	bne.n	800043e <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 800043a:	4b19      	ldr	r3, [pc, #100]	@ (80004a0 <__tx_timer_nothing_expired+0x20>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 800043c:	6818      	ldr	r0, [r3, #0]

0800043e <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 800043e:	6008      	str	r0, [r1, #0]

08000440 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 8000440:	4b13      	ldr	r3, [pc, #76]	@ (8000490 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 8000442:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 8000444:	b912      	cbnz	r2, 800044c <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 8000446:	4914      	ldr	r1, [pc, #80]	@ (8000498 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 8000448:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 800044a:	b1c8      	cbz	r0, 8000480 <__tx_timer_nothing_expired>

0800044c <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    PUSH    {r0, lr}                                // Save the lr register on the stack
 800044c:	b501      	push	{r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 800044e:	4912      	ldr	r1, [pc, #72]	@ (8000498 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 8000450:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 8000452:	b108      	cbz	r0, 8000458 <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 8000454:	f014 fa04 	bl	8014860 <_tx_timer_expiration_process>

08000458 <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 8000458:	4b0d      	ldr	r3, [pc, #52]	@ (8000490 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 800045a:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 800045c:	b172      	cbz	r2, 800047c <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 800045e:	f014 f971 	bl	8014744 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000462:	4810      	ldr	r0, [pc, #64]	@ (80004a4 <__tx_timer_nothing_expired+0x24>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 8000464:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 8000466:	b949      	cbnz	r1, 800047c <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000468:	480f      	ldr	r0, [pc, #60]	@ (80004a8 <__tx_timer_nothing_expired+0x28>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 800046a:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800046c:	4a0f      	ldr	r2, [pc, #60]	@ (80004ac <__tx_timer_nothing_expired+0x2c>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 800046e:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000470:	480f      	ldr	r0, [pc, #60]	@ (80004b0 <__tx_timer_nothing_expired+0x30>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000472:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 8000476:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 8000478:	d000      	beq.n	800047c <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 800047a:	6002      	str	r2, [r0, #0]

0800047c <__tx_timer_not_ts_expiration>:
__tx_timer_skip_time_slice:
    // }

__tx_timer_not_ts_expiration:

    POP     {r0, lr}                                // Recover lr register (r0 is just there for
 800047c:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000480 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000480:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 8000484:	4770      	bx	lr
 8000486:	0000      	.short	0x0000
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000488:	2000a938 	.word	0x2000a938
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800048c:	2000a9e0 	.word	0x2000a9e0
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000490:	2000a93c 	.word	0x2000a93c
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000494:	2000a9c8 	.word	0x2000a9c8
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000498:	2000a9cc 	.word	0x2000a9cc
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 800049c:	2000a9c4 	.word	0x2000a9c4
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80004a0:	2000a9c0 	.word	0x2000a9c0
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80004a4:	2000a92c 	.word	0x2000a92c
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80004a8:	2000a894 	.word	0x2000a894
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80004ac:	2000a898 	.word	0x2000a898
    LDR     r0, =0xE000ED04                         // Build address of control register
 80004b0:	e000ed04 	.word	0xe000ed04

080004b4 <strlen>:
 80004b4:	4603      	mov	r3, r0
 80004b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80004ba:	2a00      	cmp	r2, #0
 80004bc:	d1fb      	bne.n	80004b6 <strlen+0x2>
 80004be:	1a18      	subs	r0, r3, r0
 80004c0:	3801      	subs	r0, #1
 80004c2:	4770      	bx	lr

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__aeabi_dmul>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8de 	bleq	8000a18 <__aeabi_dmul+0x1dc>
 800085c:	442c      	add	r4, r5
 800085e:	ea81 0603 	eor.w	r6, r1, r3
 8000862:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000866:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800086a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800086e:	bf18      	it	ne
 8000870:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000874:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000878:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800087c:	d038      	beq.n	80008f0 <__aeabi_dmul+0xb4>
 800087e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000882:	f04f 0500 	mov.w	r5, #0
 8000886:	fbe1 e502 	umlal	lr, r5, r1, r2
 800088a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800088e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000892:	f04f 0600 	mov.w	r6, #0
 8000896:	fbe1 5603 	umlal	r5, r6, r1, r3
 800089a:	f09c 0f00 	teq	ip, #0
 800089e:	bf18      	it	ne
 80008a0:	f04e 0e01 	orrne.w	lr, lr, #1
 80008a4:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80008a8:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80008ac:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80008b0:	d204      	bcs.n	80008bc <__aeabi_dmul+0x80>
 80008b2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80008b6:	416d      	adcs	r5, r5
 80008b8:	eb46 0606 	adc.w	r6, r6, r6
 80008bc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80008c0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80008c4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80008c8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80008cc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80008d0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008d4:	bf88      	it	hi
 80008d6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008da:	d81e      	bhi.n	800091a <__aeabi_dmul+0xde>
 80008dc:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80008e0:	bf08      	it	eq
 80008e2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80008e6:	f150 0000 	adcs.w	r0, r0, #0
 80008ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	pop	{r4, r5, r6, pc}
 80008f0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80008f4:	ea46 0101 	orr.w	r1, r6, r1
 80008f8:	ea40 0002 	orr.w	r0, r0, r2
 80008fc:	ea81 0103 	eor.w	r1, r1, r3
 8000900:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000904:	bfc2      	ittt	gt
 8000906:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090e:	bd70      	popgt	{r4, r5, r6, pc}
 8000910:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000914:	f04f 0e00 	mov.w	lr, #0
 8000918:	3c01      	subs	r4, #1
 800091a:	f300 80ab 	bgt.w	8000a74 <__aeabi_dmul+0x238>
 800091e:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000922:	bfde      	ittt	le
 8000924:	2000      	movle	r0, #0
 8000926:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800092a:	bd70      	pople	{r4, r5, r6, pc}
 800092c:	f1c4 0400 	rsb	r4, r4, #0
 8000930:	3c20      	subs	r4, #32
 8000932:	da35      	bge.n	80009a0 <__aeabi_dmul+0x164>
 8000934:	340c      	adds	r4, #12
 8000936:	dc1b      	bgt.n	8000970 <__aeabi_dmul+0x134>
 8000938:	f104 0414 	add.w	r4, r4, #20
 800093c:	f1c4 0520 	rsb	r5, r4, #32
 8000940:	fa00 f305 	lsl.w	r3, r0, r5
 8000944:	fa20 f004 	lsr.w	r0, r0, r4
 8000948:	fa01 f205 	lsl.w	r2, r1, r5
 800094c:	ea40 0002 	orr.w	r0, r0, r2
 8000950:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000954:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000958:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800095c:	fa21 f604 	lsr.w	r6, r1, r4
 8000960:	eb42 0106 	adc.w	r1, r2, r6
 8000964:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000968:	bf08      	it	eq
 800096a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800096e:	bd70      	pop	{r4, r5, r6, pc}
 8000970:	f1c4 040c 	rsb	r4, r4, #12
 8000974:	f1c4 0520 	rsb	r5, r4, #32
 8000978:	fa00 f304 	lsl.w	r3, r0, r4
 800097c:	fa20 f005 	lsr.w	r0, r0, r5
 8000980:	fa01 f204 	lsl.w	r2, r1, r4
 8000984:	ea40 0002 	orr.w	r0, r0, r2
 8000988:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800098c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000990:	f141 0100 	adc.w	r1, r1, #0
 8000994:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000998:	bf08      	it	eq
 800099a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f1c4 0520 	rsb	r5, r4, #32
 80009a4:	fa00 f205 	lsl.w	r2, r0, r5
 80009a8:	ea4e 0e02 	orr.w	lr, lr, r2
 80009ac:	fa20 f304 	lsr.w	r3, r0, r4
 80009b0:	fa01 f205 	lsl.w	r2, r1, r5
 80009b4:	ea43 0302 	orr.w	r3, r3, r2
 80009b8:	fa21 f004 	lsr.w	r0, r1, r4
 80009bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80009c0:	fa21 f204 	lsr.w	r2, r1, r4
 80009c4:	ea20 0002 	bic.w	r0, r0, r2
 80009c8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80009cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80009d0:	bf08      	it	eq
 80009d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f094 0f00 	teq	r4, #0
 80009dc:	d10f      	bne.n	80009fe <__aeabi_dmul+0x1c2>
 80009de:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80009e2:	0040      	lsls	r0, r0, #1
 80009e4:	eb41 0101 	adc.w	r1, r1, r1
 80009e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ec:	bf08      	it	eq
 80009ee:	3c01      	subeq	r4, #1
 80009f0:	d0f7      	beq.n	80009e2 <__aeabi_dmul+0x1a6>
 80009f2:	ea41 0106 	orr.w	r1, r1, r6
 80009f6:	f095 0f00 	teq	r5, #0
 80009fa:	bf18      	it	ne
 80009fc:	4770      	bxne	lr
 80009fe:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000a02:	0052      	lsls	r2, r2, #1
 8000a04:	eb43 0303 	adc.w	r3, r3, r3
 8000a08:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000a0c:	bf08      	it	eq
 8000a0e:	3d01      	subeq	r5, #1
 8000a10:	d0f7      	beq.n	8000a02 <__aeabi_dmul+0x1c6>
 8000a12:	ea43 0306 	orr.w	r3, r3, r6
 8000a16:	4770      	bx	lr
 8000a18:	ea94 0f0c 	teq	r4, ip
 8000a1c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a20:	bf18      	it	ne
 8000a22:	ea95 0f0c 	teqne	r5, ip
 8000a26:	d00c      	beq.n	8000a42 <__aeabi_dmul+0x206>
 8000a28:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a2c:	bf18      	it	ne
 8000a2e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a32:	d1d1      	bne.n	80009d8 <__aeabi_dmul+0x19c>
 8000a34:	ea81 0103 	eor.w	r1, r1, r3
 8000a38:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	bd70      	pop	{r4, r5, r6, pc}
 8000a42:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a46:	bf06      	itte	eq
 8000a48:	4610      	moveq	r0, r2
 8000a4a:	4619      	moveq	r1, r3
 8000a4c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a50:	d019      	beq.n	8000a86 <__aeabi_dmul+0x24a>
 8000a52:	ea94 0f0c 	teq	r4, ip
 8000a56:	d102      	bne.n	8000a5e <__aeabi_dmul+0x222>
 8000a58:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000a5c:	d113      	bne.n	8000a86 <__aeabi_dmul+0x24a>
 8000a5e:	ea95 0f0c 	teq	r5, ip
 8000a62:	d105      	bne.n	8000a70 <__aeabi_dmul+0x234>
 8000a64:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000a68:	bf1c      	itt	ne
 8000a6a:	4610      	movne	r0, r2
 8000a6c:	4619      	movne	r1, r3
 8000a6e:	d10a      	bne.n	8000a86 <__aeabi_dmul+0x24a>
 8000a70:	ea81 0103 	eor.w	r1, r1, r3
 8000a74:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000a78:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000a7c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	bd70      	pop	{r4, r5, r6, pc}
 8000a86:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000a8a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000a8e:	bd70      	pop	{r4, r5, r6, pc}

08000a90 <__aeabi_ddiv>:
 8000a90:	b570      	push	{r4, r5, r6, lr}
 8000a92:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000a96:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000a9a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000a9e:	bf1d      	ittte	ne
 8000aa0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000aa4:	ea94 0f0c 	teqne	r4, ip
 8000aa8:	ea95 0f0c 	teqne	r5, ip
 8000aac:	f000 f8a7 	bleq	8000bfe <__aeabi_ddiv+0x16e>
 8000ab0:	eba4 0405 	sub.w	r4, r4, r5
 8000ab4:	ea81 0e03 	eor.w	lr, r1, r3
 8000ab8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000abc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000ac0:	f000 8088 	beq.w	8000bd4 <__aeabi_ddiv+0x144>
 8000ac4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000ac8:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000acc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000ad0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000ad4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000ad8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000adc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000ae0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000ae4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000ae8:	429d      	cmp	r5, r3
 8000aea:	bf08      	it	eq
 8000aec:	4296      	cmpeq	r6, r2
 8000aee:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000af2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000af6:	d202      	bcs.n	8000afe <__aeabi_ddiv+0x6e>
 8000af8:	085b      	lsrs	r3, r3, #1
 8000afa:	ea4f 0232 	mov.w	r2, r2, rrx
 8000afe:	1ab6      	subs	r6, r6, r2
 8000b00:	eb65 0503 	sbc.w	r5, r5, r3
 8000b04:	085b      	lsrs	r3, r3, #1
 8000b06:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b0a:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000b0e:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000b12:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b16:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b1a:	bf22      	ittt	cs
 8000b1c:	1ab6      	subcs	r6, r6, r2
 8000b1e:	4675      	movcs	r5, lr
 8000b20:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b24:	085b      	lsrs	r3, r3, #1
 8000b26:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b2a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b2e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b32:	bf22      	ittt	cs
 8000b34:	1ab6      	subcs	r6, r6, r2
 8000b36:	4675      	movcs	r5, lr
 8000b38:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b3c:	085b      	lsrs	r3, r3, #1
 8000b3e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b42:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b46:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b4a:	bf22      	ittt	cs
 8000b4c:	1ab6      	subcs	r6, r6, r2
 8000b4e:	4675      	movcs	r5, lr
 8000b50:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000b54:	085b      	lsrs	r3, r3, #1
 8000b56:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b5a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b5e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b62:	bf22      	ittt	cs
 8000b64:	1ab6      	subcs	r6, r6, r2
 8000b66:	4675      	movcs	r5, lr
 8000b68:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b6c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000b70:	d018      	beq.n	8000ba4 <__aeabi_ddiv+0x114>
 8000b72:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000b76:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000b7a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000b7e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000b82:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000b86:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000b8a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000b8e:	d1c0      	bne.n	8000b12 <__aeabi_ddiv+0x82>
 8000b90:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000b94:	d10b      	bne.n	8000bae <__aeabi_ddiv+0x11e>
 8000b96:	ea41 0100 	orr.w	r1, r1, r0
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000ba2:	e7b6      	b.n	8000b12 <__aeabi_ddiv+0x82>
 8000ba4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000ba8:	bf04      	itt	eq
 8000baa:	4301      	orreq	r1, r0
 8000bac:	2000      	moveq	r0, #0
 8000bae:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000bb2:	bf88      	it	hi
 8000bb4:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000bb8:	f63f aeaf 	bhi.w	800091a <__aeabi_dmul+0xde>
 8000bbc:	ebb5 0c03 	subs.w	ip, r5, r3
 8000bc0:	bf04      	itt	eq
 8000bc2:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000bc6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000bca:	f150 0000 	adcs.w	r0, r0, #0
 8000bce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000bd2:	bd70      	pop	{r4, r5, r6, pc}
 8000bd4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000bd8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000bdc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000be0:	bfc2      	ittt	gt
 8000be2:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000be6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000bea:	bd70      	popgt	{r4, r5, r6, pc}
 8000bec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bf0:	f04f 0e00 	mov.w	lr, #0
 8000bf4:	3c01      	subs	r4, #1
 8000bf6:	e690      	b.n	800091a <__aeabi_dmul+0xde>
 8000bf8:	ea45 0e06 	orr.w	lr, r5, r6
 8000bfc:	e68d      	b.n	800091a <__aeabi_dmul+0xde>
 8000bfe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000c02:	ea94 0f0c 	teq	r4, ip
 8000c06:	bf08      	it	eq
 8000c08:	ea95 0f0c 	teqeq	r5, ip
 8000c0c:	f43f af3b 	beq.w	8000a86 <__aeabi_dmul+0x24a>
 8000c10:	ea94 0f0c 	teq	r4, ip
 8000c14:	d10a      	bne.n	8000c2c <__aeabi_ddiv+0x19c>
 8000c16:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000c1a:	f47f af34 	bne.w	8000a86 <__aeabi_dmul+0x24a>
 8000c1e:	ea95 0f0c 	teq	r5, ip
 8000c22:	f47f af25 	bne.w	8000a70 <__aeabi_dmul+0x234>
 8000c26:	4610      	mov	r0, r2
 8000c28:	4619      	mov	r1, r3
 8000c2a:	e72c      	b.n	8000a86 <__aeabi_dmul+0x24a>
 8000c2c:	ea95 0f0c 	teq	r5, ip
 8000c30:	d106      	bne.n	8000c40 <__aeabi_ddiv+0x1b0>
 8000c32:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000c36:	f43f aefd 	beq.w	8000a34 <__aeabi_dmul+0x1f8>
 8000c3a:	4610      	mov	r0, r2
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	e722      	b.n	8000a86 <__aeabi_dmul+0x24a>
 8000c40:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c44:	bf18      	it	ne
 8000c46:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c4a:	f47f aec5 	bne.w	80009d8 <__aeabi_dmul+0x19c>
 8000c4e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000c52:	f47f af0d 	bne.w	8000a70 <__aeabi_dmul+0x234>
 8000c56:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000c5a:	f47f aeeb 	bne.w	8000a34 <__aeabi_dmul+0x1f8>
 8000c5e:	e712      	b.n	8000a86 <__aeabi_dmul+0x24a>

08000c60 <__gedf2>:
 8000c60:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000c64:	e006      	b.n	8000c74 <__cmpdf2+0x4>
 8000c66:	bf00      	nop

08000c68 <__ledf2>:
 8000c68:	f04f 0c01 	mov.w	ip, #1
 8000c6c:	e002      	b.n	8000c74 <__cmpdf2+0x4>
 8000c6e:	bf00      	nop

08000c70 <__cmpdf2>:
 8000c70:	f04f 0c01 	mov.w	ip, #1
 8000c74:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000c78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c84:	bf18      	it	ne
 8000c86:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000c8a:	d01b      	beq.n	8000cc4 <__cmpdf2+0x54>
 8000c8c:	b001      	add	sp, #4
 8000c8e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000c92:	bf0c      	ite	eq
 8000c94:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000c98:	ea91 0f03 	teqne	r1, r3
 8000c9c:	bf02      	ittt	eq
 8000c9e:	ea90 0f02 	teqeq	r0, r2
 8000ca2:	2000      	moveq	r0, #0
 8000ca4:	4770      	bxeq	lr
 8000ca6:	f110 0f00 	cmn.w	r0, #0
 8000caa:	ea91 0f03 	teq	r1, r3
 8000cae:	bf58      	it	pl
 8000cb0:	4299      	cmppl	r1, r3
 8000cb2:	bf08      	it	eq
 8000cb4:	4290      	cmpeq	r0, r2
 8000cb6:	bf2c      	ite	cs
 8000cb8:	17d8      	asrcs	r0, r3, #31
 8000cba:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000cbe:	f040 0001 	orr.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000cc8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ccc:	d102      	bne.n	8000cd4 <__cmpdf2+0x64>
 8000cce:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000cd2:	d107      	bne.n	8000ce4 <__cmpdf2+0x74>
 8000cd4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000cd8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000cdc:	d1d6      	bne.n	8000c8c <__cmpdf2+0x1c>
 8000cde:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ce2:	d0d3      	beq.n	8000c8c <__cmpdf2+0x1c>
 8000ce4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop

08000cec <__aeabi_cdrcmple>:
 8000cec:	4684      	mov	ip, r0
 8000cee:	4610      	mov	r0, r2
 8000cf0:	4662      	mov	r2, ip
 8000cf2:	468c      	mov	ip, r1
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4663      	mov	r3, ip
 8000cf8:	e000      	b.n	8000cfc <__aeabi_cdcmpeq>
 8000cfa:	bf00      	nop

08000cfc <__aeabi_cdcmpeq>:
 8000cfc:	b501      	push	{r0, lr}
 8000cfe:	f7ff ffb7 	bl	8000c70 <__cmpdf2>
 8000d02:	2800      	cmp	r0, #0
 8000d04:	bf48      	it	mi
 8000d06:	f110 0f00 	cmnmi.w	r0, #0
 8000d0a:	bd01      	pop	{r0, pc}

08000d0c <__aeabi_dcmpeq>:
 8000d0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d10:	f7ff fff4 	bl	8000cfc <__aeabi_cdcmpeq>
 8000d14:	bf0c      	ite	eq
 8000d16:	2001      	moveq	r0, #1
 8000d18:	2000      	movne	r0, #0
 8000d1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d1e:	bf00      	nop

08000d20 <__aeabi_dcmplt>:
 8000d20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d24:	f7ff ffea 	bl	8000cfc <__aeabi_cdcmpeq>
 8000d28:	bf34      	ite	cc
 8000d2a:	2001      	movcc	r0, #1
 8000d2c:	2000      	movcs	r0, #0
 8000d2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d32:	bf00      	nop

08000d34 <__aeabi_dcmple>:
 8000d34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d38:	f7ff ffe0 	bl	8000cfc <__aeabi_cdcmpeq>
 8000d3c:	bf94      	ite	ls
 8000d3e:	2001      	movls	r0, #1
 8000d40:	2000      	movhi	r0, #0
 8000d42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d46:	bf00      	nop

08000d48 <__aeabi_dcmpge>:
 8000d48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d4c:	f7ff ffce 	bl	8000cec <__aeabi_cdrcmple>
 8000d50:	bf94      	ite	ls
 8000d52:	2001      	movls	r0, #1
 8000d54:	2000      	movhi	r0, #0
 8000d56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d5a:	bf00      	nop

08000d5c <__aeabi_dcmpgt>:
 8000d5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d60:	f7ff ffc4 	bl	8000cec <__aeabi_cdrcmple>
 8000d64:	bf34      	ite	cc
 8000d66:	2001      	movcc	r0, #1
 8000d68:	2000      	movcs	r0, #0
 8000d6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d6e:	bf00      	nop

08000d70 <__aeabi_dcmpun>:
 8000d70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000d74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d78:	d102      	bne.n	8000d80 <__aeabi_dcmpun+0x10>
 8000d7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000d7e:	d10a      	bne.n	8000d96 <__aeabi_dcmpun+0x26>
 8000d80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000d84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d88:	d102      	bne.n	8000d90 <__aeabi_dcmpun+0x20>
 8000d8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000d8e:	d102      	bne.n	8000d96 <__aeabi_dcmpun+0x26>
 8000d90:	f04f 0000 	mov.w	r0, #0
 8000d94:	4770      	bx	lr
 8000d96:	f04f 0001 	mov.w	r0, #1
 8000d9a:	4770      	bx	lr

08000d9c <__aeabi_d2iz>:
 8000d9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000da0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000da4:	d215      	bcs.n	8000dd2 <__aeabi_d2iz+0x36>
 8000da6:	d511      	bpl.n	8000dcc <__aeabi_d2iz+0x30>
 8000da8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000dac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000db0:	d912      	bls.n	8000dd8 <__aeabi_d2iz+0x3c>
 8000db2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000db6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000dba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000dbe:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000dc2:	fa23 f002 	lsr.w	r0, r3, r2
 8000dc6:	bf18      	it	ne
 8000dc8:	4240      	negne	r0, r0
 8000dca:	4770      	bx	lr
 8000dcc:	f04f 0000 	mov.w	r0, #0
 8000dd0:	4770      	bx	lr
 8000dd2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000dd6:	d105      	bne.n	8000de4 <__aeabi_d2iz+0x48>
 8000dd8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ddc:	bf08      	it	eq
 8000dde:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bx	lr
 8000de4:	f04f 0000 	mov.w	r0, #0
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop

08000dec <__aeabi_uldivmod>:
 8000dec:	b953      	cbnz	r3, 8000e04 <__aeabi_uldivmod+0x18>
 8000dee:	b94a      	cbnz	r2, 8000e04 <__aeabi_uldivmod+0x18>
 8000df0:	2900      	cmp	r1, #0
 8000df2:	bf08      	it	eq
 8000df4:	2800      	cmpeq	r0, #0
 8000df6:	bf1c      	itt	ne
 8000df8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000dfc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000e00:	f000 b9b0 	b.w	8001164 <__aeabi_idiv0>
 8000e04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e0c:	f000 f806 	bl	8000e1c <__udivmoddi4>
 8000e10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e18:	b004      	add	sp, #16
 8000e1a:	4770      	bx	lr

08000e1c <__udivmoddi4>:
 8000e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e20:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000e22:	4688      	mov	r8, r1
 8000e24:	4604      	mov	r4, r0
 8000e26:	468e      	mov	lr, r1
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d14a      	bne.n	8000ec2 <__udivmoddi4+0xa6>
 8000e2c:	428a      	cmp	r2, r1
 8000e2e:	4617      	mov	r7, r2
 8000e30:	d95f      	bls.n	8000ef2 <__udivmoddi4+0xd6>
 8000e32:	fab2 f682 	clz	r6, r2
 8000e36:	b14e      	cbz	r6, 8000e4c <__udivmoddi4+0x30>
 8000e38:	f1c6 0320 	rsb	r3, r6, #32
 8000e3c:	fa01 fe06 	lsl.w	lr, r1, r6
 8000e40:	40b7      	lsls	r7, r6
 8000e42:	40b4      	lsls	r4, r6
 8000e44:	fa20 f303 	lsr.w	r3, r0, r3
 8000e48:	ea43 0e0e 	orr.w	lr, r3, lr
 8000e4c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e50:	fa1f fc87 	uxth.w	ip, r7
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	fbbe f1f8 	udiv	r1, lr, r8
 8000e5a:	fb08 ee11 	mls	lr, r8, r1, lr
 8000e5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000e62:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000e66:	429a      	cmp	r2, r3
 8000e68:	d907      	bls.n	8000e7a <__udivmoddi4+0x5e>
 8000e6a:	18fb      	adds	r3, r7, r3
 8000e6c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x5c>
 8000e72:	429a      	cmp	r2, r3
 8000e74:	f200 8154 	bhi.w	8001120 <__udivmoddi4+0x304>
 8000e78:	4601      	mov	r1, r0
 8000e7a:	1a9b      	subs	r3, r3, r2
 8000e7c:	b2a2      	uxth	r2, r4
 8000e7e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e82:	fb08 3310 	mls	r3, r8, r0, r3
 8000e86:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e8a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000e8e:	4594      	cmp	ip, r2
 8000e90:	d90b      	bls.n	8000eaa <__udivmoddi4+0x8e>
 8000e92:	18ba      	adds	r2, r7, r2
 8000e94:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000e98:	bf2c      	ite	cs
 8000e9a:	2401      	movcs	r4, #1
 8000e9c:	2400      	movcc	r4, #0
 8000e9e:	4594      	cmp	ip, r2
 8000ea0:	d902      	bls.n	8000ea8 <__udivmoddi4+0x8c>
 8000ea2:	2c00      	cmp	r4, #0
 8000ea4:	f000 813f 	beq.w	8001126 <__udivmoddi4+0x30a>
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000eae:	eba2 020c 	sub.w	r2, r2, ip
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	b11d      	cbz	r5, 8000ebe <__udivmoddi4+0xa2>
 8000eb6:	40f2      	lsrs	r2, r6
 8000eb8:	2300      	movs	r3, #0
 8000eba:	e9c5 2300 	strd	r2, r3, [r5]
 8000ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000ec2:	428b      	cmp	r3, r1
 8000ec4:	d905      	bls.n	8000ed2 <__udivmoddi4+0xb6>
 8000ec6:	b10d      	cbz	r5, 8000ecc <__udivmoddi4+0xb0>
 8000ec8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4608      	mov	r0, r1
 8000ed0:	e7f5      	b.n	8000ebe <__udivmoddi4+0xa2>
 8000ed2:	fab3 f183 	clz	r1, r3
 8000ed6:	2900      	cmp	r1, #0
 8000ed8:	d14e      	bne.n	8000f78 <__udivmoddi4+0x15c>
 8000eda:	4543      	cmp	r3, r8
 8000edc:	f0c0 8112 	bcc.w	8001104 <__udivmoddi4+0x2e8>
 8000ee0:	4282      	cmp	r2, r0
 8000ee2:	f240 810f 	bls.w	8001104 <__udivmoddi4+0x2e8>
 8000ee6:	4608      	mov	r0, r1
 8000ee8:	2d00      	cmp	r5, #0
 8000eea:	d0e8      	beq.n	8000ebe <__udivmoddi4+0xa2>
 8000eec:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ef0:	e7e5      	b.n	8000ebe <__udivmoddi4+0xa2>
 8000ef2:	2a00      	cmp	r2, #0
 8000ef4:	f000 80ac 	beq.w	8001050 <__udivmoddi4+0x234>
 8000ef8:	fab2 f682 	clz	r6, r2
 8000efc:	2e00      	cmp	r6, #0
 8000efe:	f040 80bb 	bne.w	8001078 <__udivmoddi4+0x25c>
 8000f02:	1a8b      	subs	r3, r1, r2
 8000f04:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000f08:	b2bc      	uxth	r4, r7
 8000f0a:	2101      	movs	r1, #1
 8000f0c:	0c02      	lsrs	r2, r0, #16
 8000f0e:	b280      	uxth	r0, r0
 8000f10:	fbb3 fcfe 	udiv	ip, r3, lr
 8000f14:	fb0e 331c 	mls	r3, lr, ip, r3
 8000f18:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000f1c:	fb04 f20c 	mul.w	r2, r4, ip
 8000f20:	429a      	cmp	r2, r3
 8000f22:	d90e      	bls.n	8000f42 <__udivmoddi4+0x126>
 8000f24:	18fb      	adds	r3, r7, r3
 8000f26:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000f2a:	bf2c      	ite	cs
 8000f2c:	f04f 0901 	movcs.w	r9, #1
 8000f30:	f04f 0900 	movcc.w	r9, #0
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d903      	bls.n	8000f40 <__udivmoddi4+0x124>
 8000f38:	f1b9 0f00 	cmp.w	r9, #0
 8000f3c:	f000 80ec 	beq.w	8001118 <__udivmoddi4+0x2fc>
 8000f40:	46c4      	mov	ip, r8
 8000f42:	1a9b      	subs	r3, r3, r2
 8000f44:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f4c:	fb04 f408 	mul.w	r4, r4, r8
 8000f50:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000f54:	4294      	cmp	r4, r2
 8000f56:	d90b      	bls.n	8000f70 <__udivmoddi4+0x154>
 8000f58:	18ba      	adds	r2, r7, r2
 8000f5a:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8000f5e:	bf2c      	ite	cs
 8000f60:	2001      	movcs	r0, #1
 8000f62:	2000      	movcc	r0, #0
 8000f64:	4294      	cmp	r4, r2
 8000f66:	d902      	bls.n	8000f6e <__udivmoddi4+0x152>
 8000f68:	2800      	cmp	r0, #0
 8000f6a:	f000 80d1 	beq.w	8001110 <__udivmoddi4+0x2f4>
 8000f6e:	4698      	mov	r8, r3
 8000f70:	1b12      	subs	r2, r2, r4
 8000f72:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000f76:	e79d      	b.n	8000eb4 <__udivmoddi4+0x98>
 8000f78:	f1c1 0620 	rsb	r6, r1, #32
 8000f7c:	408b      	lsls	r3, r1
 8000f7e:	fa08 f401 	lsl.w	r4, r8, r1
 8000f82:	fa00 f901 	lsl.w	r9, r0, r1
 8000f86:	fa22 f706 	lsr.w	r7, r2, r6
 8000f8a:	fa28 f806 	lsr.w	r8, r8, r6
 8000f8e:	408a      	lsls	r2, r1
 8000f90:	431f      	orrs	r7, r3
 8000f92:	fa20 f306 	lsr.w	r3, r0, r6
 8000f96:	0c38      	lsrs	r0, r7, #16
 8000f98:	4323      	orrs	r3, r4
 8000f9a:	fa1f fc87 	uxth.w	ip, r7
 8000f9e:	0c1c      	lsrs	r4, r3, #16
 8000fa0:	fbb8 fef0 	udiv	lr, r8, r0
 8000fa4:	fb00 881e 	mls	r8, r0, lr, r8
 8000fa8:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000fac:	fb0e f80c 	mul.w	r8, lr, ip
 8000fb0:	45a0      	cmp	r8, r4
 8000fb2:	d90e      	bls.n	8000fd2 <__udivmoddi4+0x1b6>
 8000fb4:	193c      	adds	r4, r7, r4
 8000fb6:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000fba:	bf2c      	ite	cs
 8000fbc:	f04f 0b01 	movcs.w	fp, #1
 8000fc0:	f04f 0b00 	movcc.w	fp, #0
 8000fc4:	45a0      	cmp	r8, r4
 8000fc6:	d903      	bls.n	8000fd0 <__udivmoddi4+0x1b4>
 8000fc8:	f1bb 0f00 	cmp.w	fp, #0
 8000fcc:	f000 80b8 	beq.w	8001140 <__udivmoddi4+0x324>
 8000fd0:	46d6      	mov	lr, sl
 8000fd2:	eba4 0408 	sub.w	r4, r4, r8
 8000fd6:	fa1f f883 	uxth.w	r8, r3
 8000fda:	fbb4 f3f0 	udiv	r3, r4, r0
 8000fde:	fb00 4413 	mls	r4, r0, r3, r4
 8000fe2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fe6:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000fea:	45a4      	cmp	ip, r4
 8000fec:	d90e      	bls.n	800100c <__udivmoddi4+0x1f0>
 8000fee:	193c      	adds	r4, r7, r4
 8000ff0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000ff4:	bf2c      	ite	cs
 8000ff6:	f04f 0801 	movcs.w	r8, #1
 8000ffa:	f04f 0800 	movcc.w	r8, #0
 8000ffe:	45a4      	cmp	ip, r4
 8001000:	d903      	bls.n	800100a <__udivmoddi4+0x1ee>
 8001002:	f1b8 0f00 	cmp.w	r8, #0
 8001006:	f000 809f 	beq.w	8001148 <__udivmoddi4+0x32c>
 800100a:	4603      	mov	r3, r0
 800100c:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8001010:	eba4 040c 	sub.w	r4, r4, ip
 8001014:	fba0 ec02 	umull	lr, ip, r0, r2
 8001018:	4564      	cmp	r4, ip
 800101a:	4673      	mov	r3, lr
 800101c:	46e0      	mov	r8, ip
 800101e:	d302      	bcc.n	8001026 <__udivmoddi4+0x20a>
 8001020:	d107      	bne.n	8001032 <__udivmoddi4+0x216>
 8001022:	45f1      	cmp	r9, lr
 8001024:	d205      	bcs.n	8001032 <__udivmoddi4+0x216>
 8001026:	ebbe 0302 	subs.w	r3, lr, r2
 800102a:	eb6c 0c07 	sbc.w	ip, ip, r7
 800102e:	3801      	subs	r0, #1
 8001030:	46e0      	mov	r8, ip
 8001032:	b15d      	cbz	r5, 800104c <__udivmoddi4+0x230>
 8001034:	ebb9 0203 	subs.w	r2, r9, r3
 8001038:	eb64 0408 	sbc.w	r4, r4, r8
 800103c:	fa04 f606 	lsl.w	r6, r4, r6
 8001040:	fa22 f301 	lsr.w	r3, r2, r1
 8001044:	40cc      	lsrs	r4, r1
 8001046:	431e      	orrs	r6, r3
 8001048:	e9c5 6400 	strd	r6, r4, [r5]
 800104c:	2100      	movs	r1, #0
 800104e:	e736      	b.n	8000ebe <__udivmoddi4+0xa2>
 8001050:	fbb1 fcf2 	udiv	ip, r1, r2
 8001054:	0c01      	lsrs	r1, r0, #16
 8001056:	4614      	mov	r4, r2
 8001058:	b280      	uxth	r0, r0
 800105a:	4696      	mov	lr, r2
 800105c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8001060:	2620      	movs	r6, #32
 8001062:	4690      	mov	r8, r2
 8001064:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8001068:	4610      	mov	r0, r2
 800106a:	fbb1 f1f2 	udiv	r1, r1, r2
 800106e:	eba3 0308 	sub.w	r3, r3, r8
 8001072:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001076:	e74b      	b.n	8000f10 <__udivmoddi4+0xf4>
 8001078:	40b7      	lsls	r7, r6
 800107a:	f1c6 0320 	rsb	r3, r6, #32
 800107e:	fa01 f206 	lsl.w	r2, r1, r6
 8001082:	fa21 f803 	lsr.w	r8, r1, r3
 8001086:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800108a:	fa20 f303 	lsr.w	r3, r0, r3
 800108e:	b2bc      	uxth	r4, r7
 8001090:	40b0      	lsls	r0, r6
 8001092:	4313      	orrs	r3, r2
 8001094:	0c02      	lsrs	r2, r0, #16
 8001096:	0c19      	lsrs	r1, r3, #16
 8001098:	b280      	uxth	r0, r0
 800109a:	fbb8 f9fe 	udiv	r9, r8, lr
 800109e:	fb0e 8819 	mls	r8, lr, r9, r8
 80010a2:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80010a6:	fb09 f804 	mul.w	r8, r9, r4
 80010aa:	4588      	cmp	r8, r1
 80010ac:	d951      	bls.n	8001152 <__udivmoddi4+0x336>
 80010ae:	1879      	adds	r1, r7, r1
 80010b0:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 80010b4:	bf2c      	ite	cs
 80010b6:	f04f 0a01 	movcs.w	sl, #1
 80010ba:	f04f 0a00 	movcc.w	sl, #0
 80010be:	4588      	cmp	r8, r1
 80010c0:	d902      	bls.n	80010c8 <__udivmoddi4+0x2ac>
 80010c2:	f1ba 0f00 	cmp.w	sl, #0
 80010c6:	d031      	beq.n	800112c <__udivmoddi4+0x310>
 80010c8:	eba1 0108 	sub.w	r1, r1, r8
 80010cc:	fbb1 f9fe 	udiv	r9, r1, lr
 80010d0:	fb09 f804 	mul.w	r8, r9, r4
 80010d4:	fb0e 1119 	mls	r1, lr, r9, r1
 80010d8:	b29b      	uxth	r3, r3
 80010da:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80010de:	4543      	cmp	r3, r8
 80010e0:	d235      	bcs.n	800114e <__udivmoddi4+0x332>
 80010e2:	18fb      	adds	r3, r7, r3
 80010e4:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80010e8:	bf2c      	ite	cs
 80010ea:	f04f 0a01 	movcs.w	sl, #1
 80010ee:	f04f 0a00 	movcc.w	sl, #0
 80010f2:	4543      	cmp	r3, r8
 80010f4:	d2bb      	bcs.n	800106e <__udivmoddi4+0x252>
 80010f6:	f1ba 0f00 	cmp.w	sl, #0
 80010fa:	d1b8      	bne.n	800106e <__udivmoddi4+0x252>
 80010fc:	f1a9 0102 	sub.w	r1, r9, #2
 8001100:	443b      	add	r3, r7
 8001102:	e7b4      	b.n	800106e <__udivmoddi4+0x252>
 8001104:	1a84      	subs	r4, r0, r2
 8001106:	eb68 0203 	sbc.w	r2, r8, r3
 800110a:	2001      	movs	r0, #1
 800110c:	4696      	mov	lr, r2
 800110e:	e6eb      	b.n	8000ee8 <__udivmoddi4+0xcc>
 8001110:	443a      	add	r2, r7
 8001112:	f1a8 0802 	sub.w	r8, r8, #2
 8001116:	e72b      	b.n	8000f70 <__udivmoddi4+0x154>
 8001118:	f1ac 0c02 	sub.w	ip, ip, #2
 800111c:	443b      	add	r3, r7
 800111e:	e710      	b.n	8000f42 <__udivmoddi4+0x126>
 8001120:	3902      	subs	r1, #2
 8001122:	443b      	add	r3, r7
 8001124:	e6a9      	b.n	8000e7a <__udivmoddi4+0x5e>
 8001126:	443a      	add	r2, r7
 8001128:	3802      	subs	r0, #2
 800112a:	e6be      	b.n	8000eaa <__udivmoddi4+0x8e>
 800112c:	eba7 0808 	sub.w	r8, r7, r8
 8001130:	f1a9 0c02 	sub.w	ip, r9, #2
 8001134:	4441      	add	r1, r8
 8001136:	fbb1 f9fe 	udiv	r9, r1, lr
 800113a:	fb09 f804 	mul.w	r8, r9, r4
 800113e:	e7c9      	b.n	80010d4 <__udivmoddi4+0x2b8>
 8001140:	f1ae 0e02 	sub.w	lr, lr, #2
 8001144:	443c      	add	r4, r7
 8001146:	e744      	b.n	8000fd2 <__udivmoddi4+0x1b6>
 8001148:	3b02      	subs	r3, #2
 800114a:	443c      	add	r4, r7
 800114c:	e75e      	b.n	800100c <__udivmoddi4+0x1f0>
 800114e:	4649      	mov	r1, r9
 8001150:	e78d      	b.n	800106e <__udivmoddi4+0x252>
 8001152:	eba1 0108 	sub.w	r1, r1, r8
 8001156:	46cc      	mov	ip, r9
 8001158:	fbb1 f9fe 	udiv	r9, r1, lr
 800115c:	fb09 f804 	mul.w	r8, r9, r4
 8001160:	e7b8      	b.n	80010d4 <__udivmoddi4+0x2b8>
 8001162:	bf00      	nop

08001164 <__aeabi_idiv0>:
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop

08001168 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af02      	add	r7, sp, #8
 800116e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 8001170:	2300      	movs	r3, #0
 8001172:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8001174:	2334      	movs	r3, #52	@ 0x34
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 800117c:	4a0b      	ldr	r2, [pc, #44]	@ (80011ac <tx_application_define+0x44>)
 800117e:	490c      	ldr	r1, [pc, #48]	@ (80011b0 <tx_application_define+0x48>)
 8001180:	480c      	ldr	r0, [pc, #48]	@ (80011b4 <tx_application_define+0x4c>)
 8001182:	f013 fd2d 	bl	8014be0 <_txe_byte_pool_create>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d10a      	bne.n	80011a2 <tx_application_define+0x3a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 800118c:	4b09      	ldr	r3, [pc, #36]	@ (80011b4 <tx_application_define+0x4c>)
 800118e:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8001190:	68b8      	ldr	r0, [r7, #8]
 8001192:	f000 f811 	bl	80011b8 <App_ThreadX_Init>
 8001196:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 800119e:	bf00      	nop
 80011a0:	e7fd      	b.n	800119e <tx_application_define+0x36>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 80011a2:	bf00      	nop
 80011a4:	3710      	adds	r7, #16
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	200001fc 	.word	0x200001fc
 80011b0:	08017f00 	.word	0x08017f00
 80011b4:	200051fc 	.word	0x200051fc

080011b8 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b08c      	sub	sp, #48	@ 0x30
 80011bc:	af08      	add	r7, sp, #32
 80011be:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 80011c0:	2300      	movs	r3, #0
 80011c2:	60fb      	str	r3, [r7, #12]
  /* USER CODE END App_ThreadX_MEM_POOL */

  /* USER CODE BEGIN App_ThreadX_Init */

  /* Create mutex for printf protection */
  if (tx_mutex_create(&printf_mutex, "Printf Mutex", TX_NO_INHERIT) != TX_SUCCESS)
 80011c4:	2334      	movs	r3, #52	@ 0x34
 80011c6:	2200      	movs	r2, #0
 80011c8:	4961      	ldr	r1, [pc, #388]	@ (8001350 <App_ThreadX_Init+0x198>)
 80011ca:	4862      	ldr	r0, [pc, #392]	@ (8001354 <App_ThreadX_Init+0x19c>)
 80011cc:	f013 fd9c 	bl	8014d08 <_txe_mutex_create>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <App_ThreadX_Init+0x22>
  {
    ret = TX_MUTEX_ERROR;
 80011d6:	231c      	movs	r3, #28
 80011d8:	60fb      	str	r3, [r7, #12]
  }

  /* Create HeartBeat thread */
  if (tx_thread_create(&heartbeat_thread,
 80011da:	23b0      	movs	r3, #176	@ 0xb0
 80011dc:	9306      	str	r3, [sp, #24]
 80011de:	2301      	movs	r3, #1
 80011e0:	9305      	str	r3, [sp, #20]
 80011e2:	2300      	movs	r3, #0
 80011e4:	9304      	str	r3, [sp, #16]
 80011e6:	230a      	movs	r3, #10
 80011e8:	9303      	str	r3, [sp, #12]
 80011ea:	230a      	movs	r3, #10
 80011ec:	9302      	str	r3, [sp, #8]
 80011ee:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80011f2:	9301      	str	r3, [sp, #4]
 80011f4:	4b58      	ldr	r3, [pc, #352]	@ (8001358 <App_ThreadX_Init+0x1a0>)
 80011f6:	9300      	str	r3, [sp, #0]
 80011f8:	2300      	movs	r3, #0
 80011fa:	4a58      	ldr	r2, [pc, #352]	@ (800135c <App_ThreadX_Init+0x1a4>)
 80011fc:	4958      	ldr	r1, [pc, #352]	@ (8001360 <App_ThreadX_Init+0x1a8>)
 80011fe:	4859      	ldr	r0, [pc, #356]	@ (8001364 <App_ThreadX_Init+0x1ac>)
 8001200:	f013 fe9a 	bl	8014f38 <_txe_thread_create>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <App_ThreadX_Init+0x56>
                       HEARTBEAT_THREAD_PRIORITY,
                       HEARTBEAT_THREAD_PRIORITY,
                       TX_NO_TIME_SLICE,
                       TX_AUTO_START) != TX_SUCCESS)
  {
    ret = TX_THREAD_ERROR;
 800120a:	230e      	movs	r3, #14
 800120c:	60fb      	str	r3, [r7, #12]
  }

  /* Create CAN RX thread */
  if (tx_thread_create(&can_rx_thread,
 800120e:	23b0      	movs	r3, #176	@ 0xb0
 8001210:	9306      	str	r3, [sp, #24]
 8001212:	2301      	movs	r3, #1
 8001214:	9305      	str	r3, [sp, #20]
 8001216:	2300      	movs	r3, #0
 8001218:	9304      	str	r3, [sp, #16]
 800121a:	230b      	movs	r3, #11
 800121c:	9303      	str	r3, [sp, #12]
 800121e:	230b      	movs	r3, #11
 8001220:	9302      	str	r3, [sp, #8]
 8001222:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001226:	9301      	str	r3, [sp, #4]
 8001228:	4b4f      	ldr	r3, [pc, #316]	@ (8001368 <App_ThreadX_Init+0x1b0>)
 800122a:	9300      	str	r3, [sp, #0]
 800122c:	2300      	movs	r3, #0
 800122e:	4a4f      	ldr	r2, [pc, #316]	@ (800136c <App_ThreadX_Init+0x1b4>)
 8001230:	494f      	ldr	r1, [pc, #316]	@ (8001370 <App_ThreadX_Init+0x1b8>)
 8001232:	4850      	ldr	r0, [pc, #320]	@ (8001374 <App_ThreadX_Init+0x1bc>)
 8001234:	f013 fe80 	bl	8014f38 <_txe_thread_create>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <App_ThreadX_Init+0x8a>
                       CAN_RX_THREAD_PRIORITY,
                       CAN_RX_THREAD_PRIORITY,
                       TX_NO_TIME_SLICE,
                       TX_AUTO_START) != TX_SUCCESS)
  {
    ret = TX_THREAD_ERROR;
 800123e:	230e      	movs	r3, #14
 8001240:	60fb      	str	r3, [r7, #12]
  }

  /* Create Temperature thread */
  if (tx_thread_create(&temperature_thread,
 8001242:	23b0      	movs	r3, #176	@ 0xb0
 8001244:	9306      	str	r3, [sp, #24]
 8001246:	2301      	movs	r3, #1
 8001248:	9305      	str	r3, [sp, #20]
 800124a:	2300      	movs	r3, #0
 800124c:	9304      	str	r3, [sp, #16]
 800124e:	230f      	movs	r3, #15
 8001250:	9303      	str	r3, [sp, #12]
 8001252:	230f      	movs	r3, #15
 8001254:	9302      	str	r3, [sp, #8]
 8001256:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800125a:	9301      	str	r3, [sp, #4]
 800125c:	4b46      	ldr	r3, [pc, #280]	@ (8001378 <App_ThreadX_Init+0x1c0>)
 800125e:	9300      	str	r3, [sp, #0]
 8001260:	2300      	movs	r3, #0
 8001262:	4a46      	ldr	r2, [pc, #280]	@ (800137c <App_ThreadX_Init+0x1c4>)
 8001264:	4946      	ldr	r1, [pc, #280]	@ (8001380 <App_ThreadX_Init+0x1c8>)
 8001266:	4847      	ldr	r0, [pc, #284]	@ (8001384 <App_ThreadX_Init+0x1cc>)
 8001268:	f013 fe66 	bl	8014f38 <_txe_thread_create>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <App_ThreadX_Init+0xbe>
                       TEMP_THREAD_PRIORITY,
                       TEMP_THREAD_PRIORITY,
                       TX_NO_TIME_SLICE,
                       TX_AUTO_START) != TX_SUCCESS)
  {
    ret = TX_THREAD_ERROR;
 8001272:	230e      	movs	r3, #14
 8001274:	60fb      	str	r3, [r7, #12]
  }

  /* Create Speed thread */
  if (tx_thread_create(&speed_thread,
 8001276:	23b0      	movs	r3, #176	@ 0xb0
 8001278:	9306      	str	r3, [sp, #24]
 800127a:	2301      	movs	r3, #1
 800127c:	9305      	str	r3, [sp, #20]
 800127e:	2300      	movs	r3, #0
 8001280:	9304      	str	r3, [sp, #16]
 8001282:	230c      	movs	r3, #12
 8001284:	9303      	str	r3, [sp, #12]
 8001286:	230c      	movs	r3, #12
 8001288:	9302      	str	r3, [sp, #8]
 800128a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800128e:	9301      	str	r3, [sp, #4]
 8001290:	4b3d      	ldr	r3, [pc, #244]	@ (8001388 <App_ThreadX_Init+0x1d0>)
 8001292:	9300      	str	r3, [sp, #0]
 8001294:	2300      	movs	r3, #0
 8001296:	4a3d      	ldr	r2, [pc, #244]	@ (800138c <App_ThreadX_Init+0x1d4>)
 8001298:	493d      	ldr	r1, [pc, #244]	@ (8001390 <App_ThreadX_Init+0x1d8>)
 800129a:	483e      	ldr	r0, [pc, #248]	@ (8001394 <App_ThreadX_Init+0x1dc>)
 800129c:	f013 fe4c 	bl	8014f38 <_txe_thread_create>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <App_ThreadX_Init+0xf2>
                       SPEED_THREAD_PRIORITY,
                       SPEED_THREAD_PRIORITY,
                       TX_NO_TIME_SLICE,
                       TX_AUTO_START) != TX_SUCCESS)
  {
    ret = TX_THREAD_ERROR;
 80012a6:	230e      	movs	r3, #14
 80012a8:	60fb      	str	r3, [r7, #12]
  }

  /* Create IMU thread */
  if (tx_thread_create(&imu_thread,
 80012aa:	23b0      	movs	r3, #176	@ 0xb0
 80012ac:	9306      	str	r3, [sp, #24]
 80012ae:	2301      	movs	r3, #1
 80012b0:	9305      	str	r3, [sp, #20]
 80012b2:	2300      	movs	r3, #0
 80012b4:	9304      	str	r3, [sp, #16]
 80012b6:	230d      	movs	r3, #13
 80012b8:	9303      	str	r3, [sp, #12]
 80012ba:	230d      	movs	r3, #13
 80012bc:	9302      	str	r3, [sp, #8]
 80012be:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80012c2:	9301      	str	r3, [sp, #4]
 80012c4:	4b34      	ldr	r3, [pc, #208]	@ (8001398 <App_ThreadX_Init+0x1e0>)
 80012c6:	9300      	str	r3, [sp, #0]
 80012c8:	2300      	movs	r3, #0
 80012ca:	4a34      	ldr	r2, [pc, #208]	@ (800139c <App_ThreadX_Init+0x1e4>)
 80012cc:	4934      	ldr	r1, [pc, #208]	@ (80013a0 <App_ThreadX_Init+0x1e8>)
 80012ce:	4835      	ldr	r0, [pc, #212]	@ (80013a4 <App_ThreadX_Init+0x1ec>)
 80012d0:	f013 fe32 	bl	8014f38 <_txe_thread_create>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <App_ThreadX_Init+0x126>
                       IMU_THREAD_PRIORITY,
                       IMU_THREAD_PRIORITY,
                       TX_NO_TIME_SLICE,
                       TX_AUTO_START) != TX_SUCCESS)
  {
    ret = TX_THREAD_ERROR;
 80012da:	230e      	movs	r3, #14
 80012dc:	60fb      	str	r3, [r7, #12]
  }

  /* Create ToF thread */
  if (tx_thread_create(&tof_thread,
 80012de:	23b0      	movs	r3, #176	@ 0xb0
 80012e0:	9306      	str	r3, [sp, #24]
 80012e2:	2301      	movs	r3, #1
 80012e4:	9305      	str	r3, [sp, #20]
 80012e6:	2300      	movs	r3, #0
 80012e8:	9304      	str	r3, [sp, #16]
 80012ea:	230e      	movs	r3, #14
 80012ec:	9303      	str	r3, [sp, #12]
 80012ee:	230e      	movs	r3, #14
 80012f0:	9302      	str	r3, [sp, #8]
 80012f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012f6:	9301      	str	r3, [sp, #4]
 80012f8:	4b2b      	ldr	r3, [pc, #172]	@ (80013a8 <App_ThreadX_Init+0x1f0>)
 80012fa:	9300      	str	r3, [sp, #0]
 80012fc:	2300      	movs	r3, #0
 80012fe:	4a2b      	ldr	r2, [pc, #172]	@ (80013ac <App_ThreadX_Init+0x1f4>)
 8001300:	492b      	ldr	r1, [pc, #172]	@ (80013b0 <App_ThreadX_Init+0x1f8>)
 8001302:	482c      	ldr	r0, [pc, #176]	@ (80013b4 <App_ThreadX_Init+0x1fc>)
 8001304:	f013 fe18 	bl	8014f38 <_txe_thread_create>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <App_ThreadX_Init+0x15a>
                       TOF_THREAD_PRIORITY,
                       TOF_THREAD_PRIORITY,
                       TX_NO_TIME_SLICE,
                       TX_AUTO_START) != TX_SUCCESS)
  {
    ret = TX_THREAD_ERROR;
 800130e:	230e      	movs	r3, #14
 8001310:	60fb      	str	r3, [r7, #12]
  }

  /* Create Battery thread */
  if (tx_thread_create(&battery_thread,
 8001312:	23b0      	movs	r3, #176	@ 0xb0
 8001314:	9306      	str	r3, [sp, #24]
 8001316:	2301      	movs	r3, #1
 8001318:	9305      	str	r3, [sp, #20]
 800131a:	2300      	movs	r3, #0
 800131c:	9304      	str	r3, [sp, #16]
 800131e:	230f      	movs	r3, #15
 8001320:	9303      	str	r3, [sp, #12]
 8001322:	230f      	movs	r3, #15
 8001324:	9302      	str	r3, [sp, #8]
 8001326:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800132a:	9301      	str	r3, [sp, #4]
 800132c:	4b22      	ldr	r3, [pc, #136]	@ (80013b8 <App_ThreadX_Init+0x200>)
 800132e:	9300      	str	r3, [sp, #0]
 8001330:	2300      	movs	r3, #0
 8001332:	4a22      	ldr	r2, [pc, #136]	@ (80013bc <App_ThreadX_Init+0x204>)
 8001334:	4922      	ldr	r1, [pc, #136]	@ (80013c0 <App_ThreadX_Init+0x208>)
 8001336:	4823      	ldr	r0, [pc, #140]	@ (80013c4 <App_ThreadX_Init+0x20c>)
 8001338:	f013 fdfe 	bl	8014f38 <_txe_thread_create>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <App_ThreadX_Init+0x18e>
                       15, /* Priority 15 (low priority - slow sensor) */
                       15,
                       TX_NO_TIME_SLICE,
                       TX_AUTO_START) != TX_SUCCESS)
  {
    ret = TX_THREAD_ERROR;
 8001342:	230e      	movs	r3, #14
 8001344:	60fb      	str	r3, [r7, #12]
  }

  /* USER CODE END App_ThreadX_Init */

  return ret;
 8001346:	68fb      	ldr	r3, [r7, #12]
}
 8001348:	4618      	mov	r0, r3
 800134a:	3710      	adds	r7, #16
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	08017f14 	.word	0x08017f14
 8001354:	20009300 	.word	0x20009300
 8001358:	20005700 	.word	0x20005700
 800135c:	0800155d 	.word	0x0800155d
 8001360:	08017f24 	.word	0x08017f24
 8001364:	20005230 	.word	0x20005230
 8001368:	20005f00 	.word	0x20005f00
 800136c:	08001a3d 	.word	0x08001a3d
 8001370:	08017f38 	.word	0x08017f38
 8001374:	200052e0 	.word	0x200052e0
 8001378:	20006700 	.word	0x20006700
 800137c:	08001651 	.word	0x08001651
 8001380:	08017f48 	.word	0x08017f48
 8001384:	20005390 	.word	0x20005390
 8001388:	20006f00 	.word	0x20006f00
 800138c:	080018e5 	.word	0x080018e5
 8001390:	08017f5c 	.word	0x08017f5c
 8001394:	20005440 	.word	0x20005440
 8001398:	20007700 	.word	0x20007700
 800139c:	080022ad 	.word	0x080022ad
 80013a0:	08017f6c 	.word	0x08017f6c
 80013a4:	200054f0 	.word	0x200054f0
 80013a8:	20007f00 	.word	0x20007f00
 80013ac:	080025d1 	.word	0x080025d1
 80013b0:	08017f78 	.word	0x08017f78
 80013b4:	200055a0 	.word	0x200055a0
 80013b8:	20008f00 	.word	0x20008f00
 80013bc:	08002c2d 	.word	0x08002c2d
 80013c0:	08017f84 	.word	0x08017f84
 80013c4:	20005650 	.word	0x20005650

080013c8 <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Before_Kernel_Start */

  /* USER CODE END Before_Kernel_Start */

  tx_kernel_enter();
 80013cc:	f011 ff98 	bl	8013300 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN Kernel_Start_Error */

  /* USER CODE END Kernel_Start_Error */
}
 80013d0:	bf00      	nop
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <calculate_crc8>:
  * @param  data: pointer to data buffer
  * @param  len: data length
  * @retval CRC-8 value
  */
static uint8_t calculate_crc8(const uint8_t *data, uint8_t len)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b085      	sub	sp, #20
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	460b      	mov	r3, r1
 80013de:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0x00;
 80013e0:	2300      	movs	r3, #0
 80013e2:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < len; i++) {
 80013e4:	2300      	movs	r3, #0
 80013e6:	73bb      	strb	r3, [r7, #14]
 80013e8:	e022      	b.n	8001430 <calculate_crc8+0x5c>
        crc ^= data[i];
 80013ea:	7bbb      	ldrb	r3, [r7, #14]
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	4413      	add	r3, r2
 80013f0:	781a      	ldrb	r2, [r3, #0]
 80013f2:	7bfb      	ldrb	r3, [r7, #15]
 80013f4:	4053      	eors	r3, r2
 80013f6:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) {
 80013f8:	2300      	movs	r3, #0
 80013fa:	737b      	strb	r3, [r7, #13]
 80013fc:	e012      	b.n	8001424 <calculate_crc8+0x50>
            if (crc & 0x80)
 80013fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001402:	2b00      	cmp	r3, #0
 8001404:	da08      	bge.n	8001418 <calculate_crc8+0x44>
                crc = (crc << 1) ^ 0x07;
 8001406:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800140a:	005b      	lsls	r3, r3, #1
 800140c:	b25b      	sxtb	r3, r3
 800140e:	f083 0307 	eor.w	r3, r3, #7
 8001412:	b25b      	sxtb	r3, r3
 8001414:	73fb      	strb	r3, [r7, #15]
 8001416:	e002      	b.n	800141e <calculate_crc8+0x4a>
            else
                crc <<= 1;
 8001418:	7bfb      	ldrb	r3, [r7, #15]
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) {
 800141e:	7b7b      	ldrb	r3, [r7, #13]
 8001420:	3301      	adds	r3, #1
 8001422:	737b      	strb	r3, [r7, #13]
 8001424:	7b7b      	ldrb	r3, [r7, #13]
 8001426:	2b07      	cmp	r3, #7
 8001428:	d9e9      	bls.n	80013fe <calculate_crc8+0x2a>
    for (uint8_t i = 0; i < len; i++) {
 800142a:	7bbb      	ldrb	r3, [r7, #14]
 800142c:	3301      	adds	r3, #1
 800142e:	73bb      	strb	r3, [r7, #14]
 8001430:	7bba      	ldrb	r2, [r7, #14]
 8001432:	78fb      	ldrb	r3, [r7, #3]
 8001434:	429a      	cmp	r2, r3
 8001436:	d3d8      	bcc.n	80013ea <calculate_crc8+0x16>
        }
    }
    return crc;
 8001438:	7bfb      	ldrb	r3, [r7, #15]
}
 800143a:	4618      	mov	r0, r3
 800143c:	3714      	adds	r7, #20
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr

08001446 <validate_crc8>:
  * @param  data: pointer to frame data (including CRC byte at end)
  * @param  len: total frame length (including CRC byte)
  * @retval 1 if valid, 0 if invalid
  */
static uint8_t validate_crc8(const uint8_t *data, uint8_t len)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b084      	sub	sp, #16
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
 800144e:	460b      	mov	r3, r1
 8001450:	70fb      	strb	r3, [r7, #3]
    if (len < 2) return 0; // Frame too short
 8001452:	78fb      	ldrb	r3, [r7, #3]
 8001454:	2b01      	cmp	r3, #1
 8001456:	d801      	bhi.n	800145c <validate_crc8+0x16>
 8001458:	2300      	movs	r3, #0
 800145a:	e015      	b.n	8001488 <validate_crc8+0x42>

    uint8_t received_crc = data[len - 1];
 800145c:	78fb      	ldrb	r3, [r7, #3]
 800145e:	3b01      	subs	r3, #1
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	4413      	add	r3, r2
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	73fb      	strb	r3, [r7, #15]
    uint8_t calculated_crc = calculate_crc8(data, len - 1);
 8001468:	78fb      	ldrb	r3, [r7, #3]
 800146a:	3b01      	subs	r3, #1
 800146c:	b2db      	uxtb	r3, r3
 800146e:	4619      	mov	r1, r3
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f7ff ffaf 	bl	80013d4 <calculate_crc8>
 8001476:	4603      	mov	r3, r0
 8001478:	73bb      	strb	r3, [r7, #14]

    return (received_crc == calculated_crc);
 800147a:	7bfa      	ldrb	r2, [r7, #15]
 800147c:	7bbb      	ldrb	r3, [r7, #14]
 800147e:	429a      	cmp	r2, r3
 8001480:	bf0c      	ite	eq
 8001482:	2301      	moveq	r3, #1
 8001484:	2300      	movne	r3, #0
 8001486:	b2db      	uxtb	r3, r3
}
 8001488:	4618      	mov	r0, r3
 800148a:	3710      	adds	r7, #16
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <mcp_send_message>:
  * @param  data: pointer to data buffer
  * @param  len: data length (0-8 bytes)
  * @retval None
  */
void mcp_send_message(uint16_t id, uint8_t *data, uint8_t len)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b088      	sub	sp, #32
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	6039      	str	r1, [r7, #0]
 800149a:	80fb      	strh	r3, [r7, #6]
 800149c:	4613      	mov	r3, r2
 800149e:	717b      	strb	r3, [r7, #5]
    uint8_t buf[6 + 8];  // 5 header + DLC + up to 8 data bytes

    buf[0] = MCP_LOAD_TX;                 // 0x40 command
 80014a0:	2340      	movs	r3, #64	@ 0x40
 80014a2:	743b      	strb	r3, [r7, #16]
    buf[1] = (id >> 3) & 0xFF;            // SIDH
 80014a4:	88fb      	ldrh	r3, [r7, #6]
 80014a6:	08db      	lsrs	r3, r3, #3
 80014a8:	b29b      	uxth	r3, r3
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	747b      	strb	r3, [r7, #17]
    buf[2] = (id & 0x07) << 5;            // SIDL
 80014ae:	88fb      	ldrh	r3, [r7, #6]
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	015b      	lsls	r3, r3, #5
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	74bb      	strb	r3, [r7, #18]
    buf[3] = 0x00;                        // EID8 (not used)
 80014b8:	2300      	movs	r3, #0
 80014ba:	74fb      	strb	r3, [r7, #19]
    buf[4] = 0x00;                        // EID0 (not used)
 80014bc:	2300      	movs	r3, #0
 80014be:	753b      	strb	r3, [r7, #20]
    buf[5] = len & 0x0F;                  // DLC (08)
 80014c0:	797b      	ldrb	r3, [r7, #5]
 80014c2:	f003 030f 	and.w	r3, r3, #15
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	757b      	strb	r3, [r7, #21]

    // Copy payload
    for (uint8_t i = 0; i < len; i++)
 80014ca:	2300      	movs	r3, #0
 80014cc:	77fb      	strb	r3, [r7, #31]
 80014ce:	e00c      	b.n	80014ea <mcp_send_message+0x5a>
        buf[6 + i] = data[i];
 80014d0:	7ffb      	ldrb	r3, [r7, #31]
 80014d2:	683a      	ldr	r2, [r7, #0]
 80014d4:	441a      	add	r2, r3
 80014d6:	7ffb      	ldrb	r3, [r7, #31]
 80014d8:	3306      	adds	r3, #6
 80014da:	7812      	ldrb	r2, [r2, #0]
 80014dc:	3320      	adds	r3, #32
 80014de:	443b      	add	r3, r7
 80014e0:	f803 2c10 	strb.w	r2, [r3, #-16]
    for (uint8_t i = 0; i < len; i++)
 80014e4:	7ffb      	ldrb	r3, [r7, #31]
 80014e6:	3301      	adds	r3, #1
 80014e8:	77fb      	strb	r3, [r7, #31]
 80014ea:	7ffa      	ldrb	r2, [r7, #31]
 80014ec:	797b      	ldrb	r3, [r7, #5]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d3ee      	bcc.n	80014d0 <mcp_send_message+0x40>

    // Send SPI frame
    MCP_CS_L();
 80014f2:	2200      	movs	r2, #0
 80014f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014f8:	4816      	ldr	r0, [pc, #88]	@ (8001554 <mcp_send_message+0xc4>)
 80014fa:	f005 fae7 	bl	8006acc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, buf, 6 + len, HAL_MAX_DELAY);
 80014fe:	797b      	ldrb	r3, [r7, #5]
 8001500:	b29b      	uxth	r3, r3
 8001502:	3306      	adds	r3, #6
 8001504:	b29a      	uxth	r2, r3
 8001506:	f107 0110 	add.w	r1, r7, #16
 800150a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800150e:	4812      	ldr	r0, [pc, #72]	@ (8001558 <mcp_send_message+0xc8>)
 8001510:	f00c f84a 	bl	800d5a8 <HAL_SPI_Transmit>
    MCP_CS_H();
 8001514:	2201      	movs	r2, #1
 8001516:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800151a:	480e      	ldr	r0, [pc, #56]	@ (8001554 <mcp_send_message+0xc4>)
 800151c:	f005 fad6 	bl	8006acc <HAL_GPIO_WritePin>

    // Request-to-send TX buffer 0
    uint8_t cmd = MCP_RTS_TXB0;
 8001520:	2381      	movs	r3, #129	@ 0x81
 8001522:	73fb      	strb	r3, [r7, #15]
    MCP_CS_L();
 8001524:	2200      	movs	r2, #0
 8001526:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800152a:	480a      	ldr	r0, [pc, #40]	@ (8001554 <mcp_send_message+0xc4>)
 800152c:	f005 face 	bl	8006acc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8001530:	f107 010f 	add.w	r1, r7, #15
 8001534:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001538:	2201      	movs	r2, #1
 800153a:	4807      	ldr	r0, [pc, #28]	@ (8001558 <mcp_send_message+0xc8>)
 800153c:	f00c f834 	bl	800d5a8 <HAL_SPI_Transmit>
    MCP_CS_H();
 8001540:	2201      	movs	r2, #1
 8001542:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001546:	4803      	ldr	r0, [pc, #12]	@ (8001554 <mcp_send_message+0xc4>)
 8001548:	f005 fac0 	bl	8006acc <HAL_GPIO_WritePin>
}
 800154c:	bf00      	nop
 800154e:	3720      	adds	r7, #32
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	42021000 	.word	0x42021000
 8001558:	200095bc 	.word	0x200095bc

0800155c <HeartBeat_Thread_Entry>:
  * @brief  HeartBeat thread entry function
  * @param  thread_input: thread input parameter (not used)
  * @retval None
  */
static void HeartBeat_Thread_Entry(ULONG thread_input)
{
 800155c:	b590      	push	{r4, r7, lr}
 800155e:	b087      	sub	sp, #28
 8001560:	af02      	add	r7, sp, #8
 8001562:	6078      	str	r0, [r7, #4]
  (void)thread_input;

  tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001564:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001568:	4831      	ldr	r0, [pc, #196]	@ (8001630 <HeartBeat_Thread_Entry+0xd4>)
 800156a:	f013 fc5f 	bl	8014e2c <_txe_mutex_get>
  printf("\r\n[HeartBeat] Thread iniciada!\r\n");
 800156e:	4831      	ldr	r0, [pc, #196]	@ (8001634 <HeartBeat_Thread_Entry+0xd8>)
 8001570:	f014 fbf6 	bl	8015d60 <puts>
  tx_mutex_put(&printf_mutex);
 8001574:	482e      	ldr	r0, [pc, #184]	@ (8001630 <HeartBeat_Thread_Entry+0xd4>)
 8001576:	f013 fca5 	bl	8014ec4 <_txe_mutex_put>

  tx_thread_sleep(10);
 800157a:	200a      	movs	r0, #10
 800157c:	f012 fe20 	bl	80141c0 <_tx_thread_sleep>
  mcp_init();
 8001580:	f002 feca 	bl	8004318 <mcp_init>

  tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001584:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001588:	4829      	ldr	r0, [pc, #164]	@ (8001630 <HeartBeat_Thread_Entry+0xd4>)
 800158a:	f013 fc4f 	bl	8014e2c <_txe_mutex_get>
  printf("[HeartBeat] MCP2515 inicializado\r\n");
 800158e:	482a      	ldr	r0, [pc, #168]	@ (8001638 <HeartBeat_Thread_Entry+0xdc>)
 8001590:	f014 fbe6 	bl	8015d60 <puts>
  tx_mutex_put(&printf_mutex);
 8001594:	4826      	ldr	r0, [pc, #152]	@ (8001630 <HeartBeat_Thread_Entry+0xd4>)
 8001596:	f013 fc95 	bl	8014ec4 <_txe_mutex_put>

  /* Transio para estado READY aps inicializao */
  current_system_state = SYSTEM_STATE_READY;
 800159a:	4b28      	ldr	r3, [pc, #160]	@ (800163c <HeartBeat_Thread_Entry+0xe0>)
 800159c:	2202      	movs	r2, #2
 800159e:	701a      	strb	r2, [r3, #0]

  /* Pequeno delay antes de comear o loop principal */
  tx_thread_sleep(100);
 80015a0:	2064      	movs	r0, #100	@ 0x64
 80015a2:	f012 fe0d 	bl	80141c0 <_tx_thread_sleep>

  /* Transio para RUNNING */
  current_system_state = SYSTEM_STATE_RUNNING;
 80015a6:	4b25      	ldr	r3, [pc, #148]	@ (800163c <HeartBeat_Thread_Entry+0xe0>)
 80015a8:	2203      	movs	r2, #3
 80015aa:	701a      	strb	r2, [r3, #0]
  {
    /* === NOVA IMPLEMENTAO: Heartbeat_t (0x701) === */
    Heartbeat_t hb_frame;

    /* Estado do sistema */
    hb_frame.state = (uint8_t)current_system_state;
 80015ac:	4b23      	ldr	r3, [pc, #140]	@ (800163c <HeartBeat_Thread_Entry+0xe0>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	723b      	strb	r3, [r7, #8]

    /* Uptime em milissegundos */
    hb_frame.uptime_ms = HAL_GetTick();
 80015b4:	f004 feae 	bl	8006314 <HAL_GetTick>
 80015b8:	4603      	mov	r3, r0
 80015ba:	f8c7 3009 	str.w	r3, [r7, #9]

    /* Flags de erro do sistema */
    hb_frame.errors = system_error_flags;
 80015be:	4b20      	ldr	r3, [pc, #128]	@ (8001640 <HeartBeat_Thread_Entry+0xe4>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	737b      	strb	r3, [r7, #13]

    /* Modo de conduo atual */
    hb_frame.mode = (uint8_t)current_drive_mode;
 80015c6:	4b1f      	ldr	r3, [pc, #124]	@ (8001644 <HeartBeat_Thread_Entry+0xe8>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	73bb      	strb	r3, [r7, #14]

    /* Calcular CRC-8 (todos os bytes exceto o ltimo) */
    hb_frame.crc = calculate_crc8((uint8_t*)&hb_frame, sizeof(hb_frame) - 1);
 80015ce:	f107 0308 	add.w	r3, r7, #8
 80015d2:	2107      	movs	r1, #7
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff fefd 	bl	80013d4 <calculate_crc8>
 80015da:	4603      	mov	r3, r0
 80015dc:	73fb      	strb	r3, [r7, #15]

    /* Enviar frame Heartbeat (8 bytes) */
    mcp_send_message(CAN_ID_HEARTBEAT_STM32, (uint8_t*)&hb_frame, sizeof(hb_frame));
 80015de:	f107 0308 	add.w	r3, r7, #8
 80015e2:	2208      	movs	r2, #8
 80015e4:	4619      	mov	r1, r3
 80015e6:	f240 7001 	movw	r0, #1793	@ 0x701
 80015ea:	f7ff ff51 	bl	8001490 <mcp_send_message>

    HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 80015ee:	2140      	movs	r1, #64	@ 0x40
 80015f0:	4815      	ldr	r0, [pc, #84]	@ (8001648 <HeartBeat_Thread_Entry+0xec>)
 80015f2:	f005 fa83 	bl	8006afc <HAL_GPIO_TogglePin>

    tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 80015f6:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80015fa:	480d      	ldr	r0, [pc, #52]	@ (8001630 <HeartBeat_Thread_Entry+0xd4>)
 80015fc:	f013 fc16 	bl	8014e2c <_txe_mutex_get>
    printf("[HeartBeat] State=%u | Uptime=%lu ms | Errors=0x%02X | Mode=%u | CRC=0x%02X\r\n",
           hb_frame.state, hb_frame.uptime_ms, hb_frame.errors, hb_frame.mode, hb_frame.crc);
 8001600:	7a3b      	ldrb	r3, [r7, #8]
    printf("[HeartBeat] State=%u | Uptime=%lu ms | Errors=0x%02X | Mode=%u | CRC=0x%02X\r\n",
 8001602:	4618      	mov	r0, r3
 8001604:	f8d7 2009 	ldr.w	r2, [r7, #9]
           hb_frame.state, hb_frame.uptime_ms, hb_frame.errors, hb_frame.mode, hb_frame.crc);
 8001608:	7b7b      	ldrb	r3, [r7, #13]
    printf("[HeartBeat] State=%u | Uptime=%lu ms | Errors=0x%02X | Mode=%u | CRC=0x%02X\r\n",
 800160a:	461c      	mov	r4, r3
           hb_frame.state, hb_frame.uptime_ms, hb_frame.errors, hb_frame.mode, hb_frame.crc);
 800160c:	7bbb      	ldrb	r3, [r7, #14]
 800160e:	7bf9      	ldrb	r1, [r7, #15]
    printf("[HeartBeat] State=%u | Uptime=%lu ms | Errors=0x%02X | Mode=%u | CRC=0x%02X\r\n",
 8001610:	9101      	str	r1, [sp, #4]
 8001612:	9300      	str	r3, [sp, #0]
 8001614:	4623      	mov	r3, r4
 8001616:	4601      	mov	r1, r0
 8001618:	480c      	ldr	r0, [pc, #48]	@ (800164c <HeartBeat_Thread_Entry+0xf0>)
 800161a:	f014 fb39 	bl	8015c90 <iprintf>
    tx_mutex_put(&printf_mutex);
 800161e:	4804      	ldr	r0, [pc, #16]	@ (8001630 <HeartBeat_Thread_Entry+0xd4>)
 8001620:	f013 fc50 	bl	8014ec4 <_txe_mutex_put>

    tx_thread_sleep(CAN_PERIOD_HEARTBEAT_MS);
 8001624:	2064      	movs	r0, #100	@ 0x64
 8001626:	f012 fdcb 	bl	80141c0 <_tx_thread_sleep>
  {
 800162a:	bf00      	nop
 800162c:	e7be      	b.n	80015ac <HeartBeat_Thread_Entry+0x50>
 800162e:	bf00      	nop
 8001630:	20009300 	.word	0x20009300
 8001634:	08017f94 	.word	0x08017f94
 8001638:	08017fb4 	.word	0x08017fb4
 800163c:	20000000 	.word	0x20000000
 8001640:	20009347 	.word	0x20009347
 8001644:	20009346 	.word	0x20009346
 8001648:	42021c00 	.word	0x42021c00
 800164c:	08017fd8 	.word	0x08017fd8

08001650 <Temperature_Thread_Entry>:
  * @param  thread_input: thread input parameter (not used)
  * @retval None
  */

static void Temperature_Thread_Entry(ULONG thread_input)
{
 8001650:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001654:	b092      	sub	sp, #72	@ 0x48
 8001656:	af06      	add	r7, sp, #24
 8001658:	6078      	str	r0, [r7, #4]
  (void)thread_input;

  float temperature = 0.0f;
 800165a:	f04f 0300 	mov.w	r3, #0
 800165e:	623b      	str	r3, [r7, #32]
  float pressure = 0.0f;
 8001660:	f04f 0300 	mov.w	r3, #0
 8001664:	61fb      	str	r3, [r7, #28]
  float humidity = 0.0f;
 8001666:	f04f 0300 	mov.w	r3, #0
 800166a:	61bb      	str	r3, [r7, #24]
  uint16_t ambient_light = 0;
 800166c:	2300      	movs	r3, #0
 800166e:	82fb      	strh	r3, [r7, #22]

  HAL_StatusTypeDef status_lps, status_hts, status_veml;

  tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001670:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001674:	488c      	ldr	r0, [pc, #560]	@ (80018a8 <Temperature_Thread_Entry+0x258>)
 8001676:	f013 fbd9 	bl	8014e2c <_txe_mutex_get>
  printf("\r\n[Temperatura] Thread iniciada!\r\n");
 800167a:	488c      	ldr	r0, [pc, #560]	@ (80018ac <Temperature_Thread_Entry+0x25c>)
 800167c:	f014 fb70 	bl	8015d60 <puts>
  tx_mutex_put(&printf_mutex);
 8001680:	4889      	ldr	r0, [pc, #548]	@ (80018a8 <Temperature_Thread_Entry+0x258>)
 8001682:	f013 fc1f 	bl	8014ec4 <_txe_mutex_put>
  I2C_Scan(&hi2c2, "I2C2");
  tx_mutex_put(&printf_mutex);
  #endif

  /* Initialize sensors */
  status_lps = LPS22HH_Init();
 8001686:	f002 fc3d 	bl	8003f04 <LPS22HH_Init>
 800168a:	4603      	mov	r3, r0
 800168c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  status_hts = HTS221_Init();
 8001690:	f001 fd98 	bl	80031c4 <HTS221_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  status_veml = VEML6030_Init();
 800169a:	f004 fd7b 	bl	8006194 <VEML6030_Init>
 800169e:	4603      	mov	r3, r0
 80016a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Report sensor initialization status (only errors to reduce UART congestion) */
  if (status_lps != HAL_OK) {
 80016a4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d00d      	beq.n	80016c8 <Temperature_Thread_Entry+0x78>
    tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 80016ac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80016b0:	487d      	ldr	r0, [pc, #500]	@ (80018a8 <Temperature_Thread_Entry+0x258>)
 80016b2:	f013 fbbb 	bl	8014e2c <_txe_mutex_get>
    printf("[Temp] LPS22HH ERRO=%d\r\n", status_lps);
 80016b6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80016ba:	4619      	mov	r1, r3
 80016bc:	487c      	ldr	r0, [pc, #496]	@ (80018b0 <Temperature_Thread_Entry+0x260>)
 80016be:	f014 fae7 	bl	8015c90 <iprintf>
    tx_mutex_put(&printf_mutex);
 80016c2:	4879      	ldr	r0, [pc, #484]	@ (80018a8 <Temperature_Thread_Entry+0x258>)
 80016c4:	f013 fbfe 	bl	8014ec4 <_txe_mutex_put>
  }

  if (status_hts != HAL_OK) {
 80016c8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d00d      	beq.n	80016ec <Temperature_Thread_Entry+0x9c>
    tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 80016d0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80016d4:	4874      	ldr	r0, [pc, #464]	@ (80018a8 <Temperature_Thread_Entry+0x258>)
 80016d6:	f013 fba9 	bl	8014e2c <_txe_mutex_get>
    printf("[Temp] HTS221 ERRO=%d\r\n", status_hts);
 80016da:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80016de:	4619      	mov	r1, r3
 80016e0:	4874      	ldr	r0, [pc, #464]	@ (80018b4 <Temperature_Thread_Entry+0x264>)
 80016e2:	f014 fad5 	bl	8015c90 <iprintf>
    tx_mutex_put(&printf_mutex);
 80016e6:	4870      	ldr	r0, [pc, #448]	@ (80018a8 <Temperature_Thread_Entry+0x258>)
 80016e8:	f013 fbec 	bl	8014ec4 <_txe_mutex_put>
  }

  if (status_veml != HAL_OK) {
 80016ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d00d      	beq.n	8001710 <Temperature_Thread_Entry+0xc0>
    tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 80016f4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80016f8:	486b      	ldr	r0, [pc, #428]	@ (80018a8 <Temperature_Thread_Entry+0x258>)
 80016fa:	f013 fb97 	bl	8014e2c <_txe_mutex_get>
    printf("[Temp] VEML6030 ERRO=%d\r\n", status_veml);
 80016fe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001702:	4619      	mov	r1, r3
 8001704:	486c      	ldr	r0, [pc, #432]	@ (80018b8 <Temperature_Thread_Entry+0x268>)
 8001706:	f014 fac3 	bl	8015c90 <iprintf>
    tx_mutex_put(&printf_mutex);
 800170a:	4867      	ldr	r0, [pc, #412]	@ (80018a8 <Temperature_Thread_Entry+0x258>)
 800170c:	f013 fbda 	bl	8014ec4 <_txe_mutex_put>
   * Sensors should be ready by now (scanner + other threads already ran)
   */

  /* LCD1602 Initialization - Now initialized AFTER sensors are confirmed working */
  #if ENABLE_LCD
  tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001710:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001714:	4864      	ldr	r0, [pc, #400]	@ (80018a8 <Temperature_Thread_Entry+0x258>)
 8001716:	f013 fb89 	bl	8014e2c <_txe_mutex_get>
  printf("[LCD] Inicializando LCD1602 (I2C1)...\r\n");
 800171a:	4868      	ldr	r0, [pc, #416]	@ (80018bc <Temperature_Thread_Entry+0x26c>)
 800171c:	f014 fb20 	bl	8015d60 <puts>
  tx_mutex_put(&printf_mutex);
 8001720:	4861      	ldr	r0, [pc, #388]	@ (80018a8 <Temperature_Thread_Entry+0x258>)
 8001722:	f013 fbcf 	bl	8014ec4 <_txe_mutex_put>

  LCD1602_Init(&hi2c1);
 8001726:	4866      	ldr	r0, [pc, #408]	@ (80018c0 <Temperature_Thread_Entry+0x270>)
 8001728:	f002 fa80 	bl	8003c2c <LCD1602_Init>

  tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 800172c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001730:	485d      	ldr	r0, [pc, #372]	@ (80018a8 <Temperature_Thread_Entry+0x258>)
 8001732:	f013 fb7b 	bl	8014e2c <_txe_mutex_get>
  printf("[LCD] LCD1602 inicializado com sucesso!\r\n");
 8001736:	4863      	ldr	r0, [pc, #396]	@ (80018c4 <Temperature_Thread_Entry+0x274>)
 8001738:	f014 fb12 	bl	8015d60 <puts>
  tx_mutex_put(&printf_mutex);
 800173c:	485a      	ldr	r0, [pc, #360]	@ (80018a8 <Temperature_Thread_Entry+0x258>)
 800173e:	f013 fbc1 	bl	8014ec4 <_txe_mutex_put>
  #endif

  while (1)
  {
    /* Ler dados dos sensores */
    LPS22HH_ReadTemperature(&temperature);
 8001742:	f107 0320 	add.w	r3, r7, #32
 8001746:	4618      	mov	r0, r3
 8001748:	f002 fc0c 	bl	8003f64 <LPS22HH_ReadTemperature>
    LPS22HH_ReadPressure(&pressure);
 800174c:	f107 031c 	add.w	r3, r7, #28
 8001750:	4618      	mov	r0, r3
 8001752:	f002 fc35 	bl	8003fc0 <LPS22HH_ReadPressure>
    HTS221_ReadHumidity(&humidity);
 8001756:	f107 0318 	add.w	r3, r7, #24
 800175a:	4618      	mov	r0, r3
 800175c:	f001 fde2 	bl	8003324 <HTS221_ReadHumidity>
    VEML6030_ReadALS(&ambient_light);
 8001760:	f107 0316 	add.w	r3, r7, #22
 8001764:	4618      	mov	r0, r3
 8001766:	f004 fd3d 	bl	80061e4 <VEML6030_ReadALS>

    #if ENABLE_LCD
    /* Atualizar variveis partilhadas para o LCD */
    shared_temperature = temperature;
 800176a:	6a3b      	ldr	r3, [r7, #32]
 800176c:	4a56      	ldr	r2, [pc, #344]	@ (80018c8 <Temperature_Thread_Entry+0x278>)
 800176e:	6013      	str	r3, [r2, #0]
    shared_humidity = humidity;
 8001770:	69bb      	ldr	r3, [r7, #24]
 8001772:	4a56      	ldr	r2, [pc, #344]	@ (80018cc <Temperature_Thread_Entry+0x27c>)
 8001774:	6013      	str	r3, [r2, #0]

    /* Atualizar apenas Linha 1 do LCD (Temp/Hum) */
    /* No atualizar durante emergency stop */
    if (!emergency_stop_active) {
 8001776:	4b56      	ldr	r3, [pc, #344]	@ (80018d0 <Temperature_Thread_Entry+0x280>)
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	b2db      	uxtb	r3, r3
 800177c:	2b00      	cmp	r3, #0
 800177e:	d10b      	bne.n	8001798 <Temperature_Thread_Entry+0x148>
        LCD1602_UpdateLine1(shared_temperature, shared_humidity);
 8001780:	4b51      	ldr	r3, [pc, #324]	@ (80018c8 <Temperature_Thread_Entry+0x278>)
 8001782:	edd3 7a00 	vldr	s15, [r3]
 8001786:	4b51      	ldr	r3, [pc, #324]	@ (80018cc <Temperature_Thread_Entry+0x27c>)
 8001788:	ed93 7a00 	vldr	s14, [r3]
 800178c:	eef0 0a47 	vmov.f32	s1, s14
 8001790:	eeb0 0a67 	vmov.f32	s0, s15
 8001794:	f002 fae6 	bl	8003d64 <LCD1602_UpdateLine1>

    /* === NOVA IMPLEMENTAO: Environment_t (0x420) === */
    Environment_t env_frame;

    /* Temperatura: 0.01C resolution (ex: 25.3C -> 2530) */
    env_frame.temperature = (int16_t)(temperature * 100.0f);
 8001798:	edd7 7a08 	vldr	s15, [r7, #32]
 800179c:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80018d4 <Temperature_Thread_Entry+0x284>
 80017a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017a8:	ee17 3a90 	vmov	r3, s15
 80017ac:	b21b      	sxth	r3, r3
 80017ae:	81bb      	strh	r3, [r7, #12]

    /* Humidade: 0-100% (ex: 45.5% -> 45) */
    env_frame.humidity = (uint8_t)humidity;
 80017b0:	edd7 7a06 	vldr	s15, [r7, #24]
 80017b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017b8:	edc7 7a00 	vstr	s15, [r7]
 80017bc:	783b      	ldrb	r3, [r7, #0]
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	73bb      	strb	r3, [r7, #14]

    /* Ambient Light: escala x100 (ex: 1234 lux -> 12, max 25500 lux) */
    uint16_t light_scaled = ambient_light / 100;
 80017c2:	8afb      	ldrh	r3, [r7, #22]
 80017c4:	4a44      	ldr	r2, [pc, #272]	@ (80018d8 <Temperature_Thread_Entry+0x288>)
 80017c6:	fba2 2303 	umull	r2, r3, r2, r3
 80017ca:	095b      	lsrs	r3, r3, #5
 80017cc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (light_scaled > 255) light_scaled = 255;
 80017ce:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80017d0:	2bff      	cmp	r3, #255	@ 0xff
 80017d2:	d901      	bls.n	80017d8 <Temperature_Thread_Entry+0x188>
 80017d4:	23ff      	movs	r3, #255	@ 0xff
 80017d6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    env_frame.ambient_light_x100 = (uint8_t)light_scaled;
 80017d8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	73fb      	strb	r3, [r7, #15]

    /* Presso: Pa (ex: 101325 Pa) - 24 bits */
    uint32_t pressure_pa = (uint32_t)(pressure * 100.0f); // hPa -> Pa
 80017de:	edd7 7a07 	vldr	s15, [r7, #28]
 80017e2:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 80018d4 <Temperature_Thread_Entry+0x284>
 80017e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017ee:	ee17 3a90 	vmov	r3, s15
 80017f2:	627b      	str	r3, [r7, #36]	@ 0x24
    env_frame.pressure = pressure_pa & 0xFFFFFF;
 80017f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f6:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	f362 0317 	bfi	r3, r2, #0, #24
 8001800:	613b      	str	r3, [r7, #16]

    /* Status: sensor health flags (0 = OK) */
    env_frame.status = 0;
 8001802:	2300      	movs	r3, #0
 8001804:	74fb      	strb	r3, [r7, #19]
    if (status_lps != HAL_OK) env_frame.status |= (1 << 0); // LPS22HH error
 8001806:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800180a:	2b00      	cmp	r3, #0
 800180c:	d004      	beq.n	8001818 <Temperature_Thread_Entry+0x1c8>
 800180e:	7cfb      	ldrb	r3, [r7, #19]
 8001810:	f043 0301 	orr.w	r3, r3, #1
 8001814:	b2db      	uxtb	r3, r3
 8001816:	74fb      	strb	r3, [r7, #19]
    if (status_hts != HAL_OK) env_frame.status |= (1 << 1); // HTS221 error
 8001818:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800181c:	2b00      	cmp	r3, #0
 800181e:	d004      	beq.n	800182a <Temperature_Thread_Entry+0x1da>
 8001820:	7cfb      	ldrb	r3, [r7, #19]
 8001822:	f043 0302 	orr.w	r3, r3, #2
 8001826:	b2db      	uxtb	r3, r3
 8001828:	74fb      	strb	r3, [r7, #19]
    if (status_veml != HAL_OK) env_frame.status |= (1 << 2); // VEML6030 error
 800182a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800182e:	2b00      	cmp	r3, #0
 8001830:	d004      	beq.n	800183c <Temperature_Thread_Entry+0x1ec>
 8001832:	7cfb      	ldrb	r3, [r7, #19]
 8001834:	f043 0304 	orr.w	r3, r3, #4
 8001838:	b2db      	uxtb	r3, r3
 800183a:	74fb      	strb	r3, [r7, #19]

    /* Enviar frame Environment (8 bytes) - TUDO num s frame! */
    mcp_send_message(CAN_ID_ENVIRONMENT, (uint8_t*)&env_frame, sizeof(env_frame));
 800183c:	f107 030c 	add.w	r3, r7, #12
 8001840:	2208      	movs	r2, #8
 8001842:	4619      	mov	r1, r3
 8001844:	f44f 6084 	mov.w	r0, #1056	@ 0x420
 8001848:	f7ff fe22 	bl	8001490 <mcp_send_message>

    HAL_GPIO_TogglePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin);
 800184c:	2180      	movs	r1, #128	@ 0x80
 800184e:	4823      	ldr	r0, [pc, #140]	@ (80018dc <Temperature_Thread_Entry+0x28c>)
 8001850:	f005 f954 	bl	8006afc <HAL_GPIO_TogglePin>

    tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001854:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001858:	4813      	ldr	r0, [pc, #76]	@ (80018a8 <Temperature_Thread_Entry+0x258>)
 800185a:	f013 fae7 	bl	8014e2c <_txe_mutex_get>
    printf("[Environment] Enviado: %.2fC | %.2f hPa | %.2f%% | %u lux (8 bytes)\r\n",
 800185e:	6a3b      	ldr	r3, [r7, #32]
 8001860:	4618      	mov	r0, r3
 8001862:	f7fe ff93 	bl	800078c <__aeabi_f2d>
 8001866:	4680      	mov	r8, r0
 8001868:	4689      	mov	r9, r1
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	4618      	mov	r0, r3
 800186e:	f7fe ff8d 	bl	800078c <__aeabi_f2d>
 8001872:	4604      	mov	r4, r0
 8001874:	460d      	mov	r5, r1
 8001876:	69bb      	ldr	r3, [r7, #24]
 8001878:	4618      	mov	r0, r3
 800187a:	f7fe ff87 	bl	800078c <__aeabi_f2d>
 800187e:	4602      	mov	r2, r0
 8001880:	460b      	mov	r3, r1
 8001882:	8af9      	ldrh	r1, [r7, #22]
 8001884:	9104      	str	r1, [sp, #16]
 8001886:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800188a:	e9cd 4500 	strd	r4, r5, [sp]
 800188e:	4642      	mov	r2, r8
 8001890:	464b      	mov	r3, r9
 8001892:	4813      	ldr	r0, [pc, #76]	@ (80018e0 <Temperature_Thread_Entry+0x290>)
 8001894:	f014 f9fc 	bl	8015c90 <iprintf>
           temperature, pressure, humidity, ambient_light);
    tx_mutex_put(&printf_mutex);
 8001898:	4803      	ldr	r0, [pc, #12]	@ (80018a8 <Temperature_Thread_Entry+0x258>)
 800189a:	f013 fb13 	bl	8014ec4 <_txe_mutex_put>

    tx_thread_sleep(CAN_PERIOD_ENVIRONMENT_MS);
 800189e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018a2:	f012 fc8d 	bl	80141c0 <_tx_thread_sleep>
  {
 80018a6:	e74c      	b.n	8001742 <Temperature_Thread_Entry+0xf2>
 80018a8:	20009300 	.word	0x20009300
 80018ac:	08018028 	.word	0x08018028
 80018b0:	0801804c 	.word	0x0801804c
 80018b4:	08018068 	.word	0x08018068
 80018b8:	08018080 	.word	0x08018080
 80018bc:	0801809c 	.word	0x0801809c
 80018c0:	2000936c 	.word	0x2000936c
 80018c4:	080180c4 	.word	0x080180c4
 80018c8:	20009334 	.word	0x20009334
 80018cc:	20009338 	.word	0x20009338
 80018d0:	20009344 	.word	0x20009344
 80018d4:	42c80000 	.word	0x42c80000
 80018d8:	51eb851f 	.word	0x51eb851f
 80018dc:	42021c00 	.word	0x42021c00
 80018e0:	080180f0 	.word	0x080180f0

080018e4 <Speed_Thread_Entry>:
  * @brief  Speed thread entry function
  * @param  thread_input: thread input parameter (not used)
  * @retval None
  */
static void Speed_Thread_Entry(ULONG thread_input)
{
 80018e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018e6:	b08b      	sub	sp, #44	@ 0x2c
 80018e8:	af02      	add	r7, sp, #8
 80018ea:	6078      	str	r0, [r7, #4]
  (void)thread_input;

  tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 80018ec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80018f0:	484a      	ldr	r0, [pc, #296]	@ (8001a1c <Speed_Thread_Entry+0x138>)
 80018f2:	f013 fa9b 	bl	8014e2c <_txe_mutex_get>
  printf("\r\n[Speed] Thread iniciada!\r\n");
 80018f6:	484a      	ldr	r0, [pc, #296]	@ (8001a20 <Speed_Thread_Entry+0x13c>)
 80018f8:	f014 fa32 	bl	8015d60 <puts>
  tx_mutex_put(&printf_mutex);
 80018fc:	4847      	ldr	r0, [pc, #284]	@ (8001a1c <Speed_Thread_Entry+0x138>)
 80018fe:	f013 fae1 	bl	8014ec4 <_txe_mutex_put>

  /* Initialize speedometer */
  Speedometer_Init();
 8001902:	f003 fc39 	bl	8005178 <Speedometer_Init>

  while (1)
  {
    /* Conta pulsos durante o perodo configurado (CAN_PERIOD_WHEEL_SPEED_MS) */
    for (uint32_t i = 0; i < CAN_PERIOD_WHEEL_SPEED_MS; i++)
 8001906:	2300      	movs	r3, #0
 8001908:	61fb      	str	r3, [r7, #28]
 800190a:	e007      	b.n	800191c <Speed_Thread_Entry+0x38>
    {
      Speedometer_CountPulse();
 800190c:	f003 fc68 	bl	80051e0 <Speedometer_CountPulse>
      tx_thread_sleep(1);
 8001910:	2001      	movs	r0, #1
 8001912:	f012 fc55 	bl	80141c0 <_tx_thread_sleep>
    for (uint32_t i = 0; i < CAN_PERIOD_WHEEL_SPEED_MS; i++)
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	3301      	adds	r3, #1
 800191a:	61fb      	str	r3, [r7, #28]
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	2b63      	cmp	r3, #99	@ 0x63
 8001920:	d9f4      	bls.n	800190c <Speed_Thread_Entry+0x28>
    }

    Speedometer_CalculateSpeed();
 8001922:	f003 fc7f 	bl	8005224 <Speedometer_CalculateSpeed>

    float speed_kmh = Speedometer_GetSpeed();
 8001926:	f003 fcc3 	bl	80052b0 <Speedometer_GetSpeed>
 800192a:	ed87 0a06 	vstr	s0, [r7, #24]
    float rpm = Speedometer_GetRPM();
 800192e:	f003 fccd 	bl	80052cc <Speedometer_GetRPM>
 8001932:	ed87 0a05 	vstr	s0, [r7, #20]

    if (speed_kmh < 0.0f) speed_kmh = 0.0f;
 8001936:	edd7 7a06 	vldr	s15, [r7, #24]
 800193a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800193e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001942:	d502      	bpl.n	800194a <Speed_Thread_Entry+0x66>
 8001944:	f04f 0300 	mov.w	r3, #0
 8001948:	61bb      	str	r3, [r7, #24]

    /* === NOVA IMPLEMENTAO: WheelSpeed_t (0x403) === */
    WheelSpeed_t wheel_frame;

    /* RPM com sinal (positivo = frente, negativo = trs) */
    wheel_frame.rpm = (int16_t)rpm;
 800194a:	edd7 7a05 	vldr	s15, [r7, #20]
 800194e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001952:	ee17 3a90 	vmov	r3, s15
 8001956:	b21b      	sxth	r3, r3
 8001958:	81bb      	strh	r3, [r7, #12]

    /* Incrementar odometria baseado na velocidade atual */
    /* Estimativa: incrementar quando h movimento detectado */
    if (speed_kmh > 0.1f) {
 800195a:	edd7 7a06 	vldr	s15, [r7, #24]
 800195e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001a24 <Speed_Thread_Entry+0x140>
 8001962:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800196a:	dd04      	ble.n	8001976 <Speed_Thread_Entry+0x92>
      odometry_pulse_counter++;
 800196c:	4b2e      	ldr	r3, [pc, #184]	@ (8001a28 <Speed_Thread_Entry+0x144>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	3301      	adds	r3, #1
 8001972:	4a2d      	ldr	r2, [pc, #180]	@ (8001a28 <Speed_Thread_Entry+0x144>)
 8001974:	6013      	str	r3, [r2, #0]
    }
    wheel_frame.total_pulses = odometry_pulse_counter;
 8001976:	4b2c      	ldr	r3, [pc, #176]	@ (8001a28 <Speed_Thread_Entry+0x144>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f8c7 300e 	str.w	r3, [r7, #14]

    /* Direo baseada no sinal do RPM */
    if (rpm > 0.5f) {
 800197e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001982:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001986:	eef4 7ac7 	vcmpe.f32	s15, s14
 800198a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800198e:	dd03      	ble.n	8001998 <Speed_Thread_Entry+0xb4>
      wheel_direction = 0; // Forward
 8001990:	4b26      	ldr	r3, [pc, #152]	@ (8001a2c <Speed_Thread_Entry+0x148>)
 8001992:	2200      	movs	r2, #0
 8001994:	701a      	strb	r2, [r3, #0]
 8001996:	e00b      	b.n	80019b0 <Speed_Thread_Entry+0xcc>
    } else if (rpm < -0.5f) {
 8001998:	edd7 7a05 	vldr	s15, [r7, #20]
 800199c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80019a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a8:	d502      	bpl.n	80019b0 <Speed_Thread_Entry+0xcc>
      wheel_direction = 1; // Reverse
 80019aa:	4b20      	ldr	r3, [pc, #128]	@ (8001a2c <Speed_Thread_Entry+0x148>)
 80019ac:	2201      	movs	r2, #1
 80019ae:	701a      	strb	r2, [r3, #0]
    }
    // Se RPM ~= 0, mantm direo anterior
    wheel_frame.direction = wheel_direction;
 80019b0:	4b1e      	ldr	r3, [pc, #120]	@ (8001a2c <Speed_Thread_Entry+0x148>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	74bb      	strb	r3, [r7, #18]

    /* Status: 0 = OK */
    wheel_frame.status = 0;
 80019b8:	2300      	movs	r3, #0
 80019ba:	74fb      	strb	r3, [r7, #19]

    /* Enviar frame WheelSpeed (8 bytes) */
    mcp_send_message(CAN_ID_WHEEL_SPEED, (uint8_t*)&wheel_frame, sizeof(wheel_frame));
 80019bc:	f107 030c 	add.w	r3, r7, #12
 80019c0:	2208      	movs	r2, #8
 80019c2:	4619      	mov	r1, r3
 80019c4:	f240 4003 	movw	r0, #1027	@ 0x403
 80019c8:	f7ff fd62 	bl	8001490 <mcp_send_message>

    /* Atualizar varivel partilhada para o LCD */
    shared_speed = speed_kmh;
 80019cc:	4a18      	ldr	r2, [pc, #96]	@ (8001a30 <Speed_Thread_Entry+0x14c>)
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	6013      	str	r3, [r2, #0]

    tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 80019d2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019d6:	4811      	ldr	r0, [pc, #68]	@ (8001a1c <Speed_Thread_Entry+0x138>)
 80019d8:	f013 fa28 	bl	8014e2c <_txe_mutex_get>
    printf("[Speed] RPM=%d | Pulsos=%lu | Dir=%u | %.0f m/h\r\n",
           wheel_frame.rpm, wheel_frame.total_pulses, wheel_frame.direction, speed_kmh * 1000.0f);
 80019dc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
    printf("[Speed] RPM=%d | Pulsos=%lu | Dir=%u | %.0f m/h\r\n",
 80019e0:	461d      	mov	r5, r3
 80019e2:	f8d7 400e 	ldr.w	r4, [r7, #14]
           wheel_frame.rpm, wheel_frame.total_pulses, wheel_frame.direction, speed_kmh * 1000.0f);
 80019e6:	7cbb      	ldrb	r3, [r7, #18]
    printf("[Speed] RPM=%d | Pulsos=%lu | Dir=%u | %.0f m/h\r\n",
 80019e8:	461e      	mov	r6, r3
           wheel_frame.rpm, wheel_frame.total_pulses, wheel_frame.direction, speed_kmh * 1000.0f);
 80019ea:	edd7 7a06 	vldr	s15, [r7, #24]
 80019ee:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001a34 <Speed_Thread_Entry+0x150>
 80019f2:	ee67 7a87 	vmul.f32	s15, s15, s14
    printf("[Speed] RPM=%d | Pulsos=%lu | Dir=%u | %.0f m/h\r\n",
 80019f6:	ee17 0a90 	vmov	r0, s15
 80019fa:	f7fe fec7 	bl	800078c <__aeabi_f2d>
 80019fe:	4602      	mov	r2, r0
 8001a00:	460b      	mov	r3, r1
 8001a02:	e9cd 2300 	strd	r2, r3, [sp]
 8001a06:	4633      	mov	r3, r6
 8001a08:	4622      	mov	r2, r4
 8001a0a:	4629      	mov	r1, r5
 8001a0c:	480a      	ldr	r0, [pc, #40]	@ (8001a38 <Speed_Thread_Entry+0x154>)
 8001a0e:	f014 f93f 	bl	8015c90 <iprintf>
    tx_mutex_put(&printf_mutex);
 8001a12:	4802      	ldr	r0, [pc, #8]	@ (8001a1c <Speed_Thread_Entry+0x138>)
 8001a14:	f013 fa56 	bl	8014ec4 <_txe_mutex_put>
  {
 8001a18:	e775      	b.n	8001906 <Speed_Thread_Entry+0x22>
 8001a1a:	bf00      	nop
 8001a1c:	20009300 	.word	0x20009300
 8001a20:	08018138 	.word	0x08018138
 8001a24:	3dcccccd 	.word	0x3dcccccd
 8001a28:	20009348 	.word	0x20009348
 8001a2c:	2000934c 	.word	0x2000934c
 8001a30:	20009340 	.word	0x20009340
 8001a34:	447a0000 	.word	0x447a0000
 8001a38:	08018154 	.word	0x08018154

08001a3c <CAN_RX_Thread_Entry>:
  * @param  thread_input: thread input parameter (not used)
  * @retval None
  */

static void CAN_RX_Thread_Entry(ULONG thread_input)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b09a      	sub	sp, #104	@ 0x68
 8001a40:	af02      	add	r7, sp, #8
 8001a42:	6078      	str	r0, [r7, #4]
  (void)thread_input;

  CAN_Message_t rx_msg;
  HAL_StatusTypeDef motor_status;
  uint32_t last_motor_status_tick = 0;
 8001a44:	2300      	movs	r3, #0
 8001a46:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint32_t last_debug_tick = 0;  // Para debug peridico
 8001a48:	2300      	movs	r3, #0
 8001a4a:	65bb      	str	r3, [r7, #88]	@ 0x58

  /* --- INICIALIZAO SEGURA DO RELAY --- */
  /* Garante que o Relay comea desligado (Port F, Pin 13) */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a52:	48be      	ldr	r0, [pc, #760]	@ (8001d4c <CAN_RX_Thread_Entry+0x310>)
 8001a54:	f005 f83a 	bl	8006acc <HAL_GPIO_WritePin>

  tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001a58:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a5c:	48bc      	ldr	r0, [pc, #752]	@ (8001d50 <CAN_RX_Thread_Entry+0x314>)
 8001a5e:	f013 f9e5 	bl	8014e2c <_txe_mutex_get>
  printf("\033[1;36m\r\n[CAN_RX] Thread iniciada - Protocolo CAN atualizado!\r\n\033[0m");
 8001a62:	48bc      	ldr	r0, [pc, #752]	@ (8001d54 <CAN_RX_Thread_Entry+0x318>)
 8001a64:	f014 f914 	bl	8015c90 <iprintf>
  tx_mutex_put(&printf_mutex);
 8001a68:	48b9      	ldr	r0, [pc, #740]	@ (8001d50 <CAN_RX_Thread_Entry+0x314>)
 8001a6a:	f013 fa2b 	bl	8014ec4 <_txe_mutex_put>

  /* --- INICIALIZAO DO MOTOR DRIVER --- */
  motor_status = Motor_Init(&hi2c1);
 8001a6e:	48ba      	ldr	r0, [pc, #744]	@ (8001d58 <CAN_RX_Thread_Entry+0x31c>)
 8001a70:	f002 fe84 	bl	800477c <Motor_Init>
 8001a74:	4603      	mov	r3, r0
 8001a76:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51

  if (motor_status == HAL_OK) {
 8001a7a:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d10b      	bne.n	8001a9a <CAN_RX_Thread_Entry+0x5e>
    tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001a82:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a86:	48b2      	ldr	r0, [pc, #712]	@ (8001d50 <CAN_RX_Thread_Entry+0x314>)
 8001a88:	f013 f9d0 	bl	8014e2c <_txe_mutex_get>
    printf("\033[1;32m[CAN_RX] Motor Driver TB6612FNG inicializado!\r\n\033[0m");
 8001a8c:	48b3      	ldr	r0, [pc, #716]	@ (8001d5c <CAN_RX_Thread_Entry+0x320>)
 8001a8e:	f014 f8ff 	bl	8015c90 <iprintf>
    tx_mutex_put(&printf_mutex);
 8001a92:	48af      	ldr	r0, [pc, #700]	@ (8001d50 <CAN_RX_Thread_Entry+0x314>)
 8001a94:	f013 fa16 	bl	8014ec4 <_txe_mutex_put>
 8001a98:	e00d      	b.n	8001ab6 <CAN_RX_Thread_Entry+0x7a>
  } else {
    tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001a9a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a9e:	48ac      	ldr	r0, [pc, #688]	@ (8001d50 <CAN_RX_Thread_Entry+0x314>)
 8001aa0:	f013 f9c4 	bl	8014e2c <_txe_mutex_get>
    printf("\033[1;31m[CAN_RX] ERRO ao inicializar Motor Driver! Status: %d\r\n\033[0m", motor_status);
 8001aa4:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	48ad      	ldr	r0, [pc, #692]	@ (8001d60 <CAN_RX_Thread_Entry+0x324>)
 8001aac:	f014 f8f0 	bl	8015c90 <iprintf>
    tx_mutex_put(&printf_mutex);
 8001ab0:	48a7      	ldr	r0, [pc, #668]	@ (8001d50 <CAN_RX_Thread_Entry+0x314>)
 8001ab2:	f013 fa07 	bl	8014ec4 <_txe_mutex_put>
  }

  /* --- INICIALIZAO DO SERVO MOTOR --- */
  HAL_StatusTypeDef servo_status = Servo_Init(&htim1, TIM_CHANNEL_1);
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	48aa      	ldr	r0, [pc, #680]	@ (8001d64 <CAN_RX_Thread_Entry+0x328>)
 8001aba:	f003 fa99 	bl	8004ff0 <Servo_Init>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50

  if (servo_status == HAL_OK) {
 8001ac4:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d10b      	bne.n	8001ae4 <CAN_RX_Thread_Entry+0xa8>
    tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001acc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ad0:	489f      	ldr	r0, [pc, #636]	@ (8001d50 <CAN_RX_Thread_Entry+0x314>)
 8001ad2:	f013 f9ab 	bl	8014e2c <_txe_mutex_get>
    printf("\033[1;32m[CAN_RX] Servo MG996R inicializado (PA8/TIM1_CH1)!\r\n\033[0m");
 8001ad6:	48a4      	ldr	r0, [pc, #656]	@ (8001d68 <CAN_RX_Thread_Entry+0x32c>)
 8001ad8:	f014 f8da 	bl	8015c90 <iprintf>
    tx_mutex_put(&printf_mutex);
 8001adc:	489c      	ldr	r0, [pc, #624]	@ (8001d50 <CAN_RX_Thread_Entry+0x314>)
 8001ade:	f013 f9f1 	bl	8014ec4 <_txe_mutex_put>
 8001ae2:	e00d      	b.n	8001b00 <CAN_RX_Thread_Entry+0xc4>
  } else {
    tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001ae4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ae8:	4899      	ldr	r0, [pc, #612]	@ (8001d50 <CAN_RX_Thread_Entry+0x314>)
 8001aea:	f013 f99f 	bl	8014e2c <_txe_mutex_get>
    printf("\033[1;31m[CAN_RX] ERRO ao inicializar Servo! Status: %d\r\n\033[0m", servo_status);
 8001aee:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8001af2:	4619      	mov	r1, r3
 8001af4:	489d      	ldr	r0, [pc, #628]	@ (8001d6c <CAN_RX_Thread_Entry+0x330>)
 8001af6:	f014 f8cb 	bl	8015c90 <iprintf>
    tx_mutex_put(&printf_mutex);
 8001afa:	4895      	ldr	r0, [pc, #596]	@ (8001d50 <CAN_RX_Thread_Entry+0x314>)
 8001afc:	f013 f9e2 	bl	8014ec4 <_txe_mutex_put>
  }

  tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001b00:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b04:	4892      	ldr	r0, [pc, #584]	@ (8001d50 <CAN_RX_Thread_Entry+0x314>)
 8001b06:	f013 f991 	bl	8014e2c <_txe_mutex_get>
  printf("\033[1;36m[CAN_RX] Aguardando comandos (0x200, 0x201, 0x500, 0x700, 0x801)...\r\n\033[0m");
 8001b0a:	4899      	ldr	r0, [pc, #612]	@ (8001d70 <CAN_RX_Thread_Entry+0x334>)
 8001b0c:	f014 f8c0 	bl	8015c90 <iprintf>
  tx_mutex_put(&printf_mutex);
 8001b10:	488f      	ldr	r0, [pc, #572]	@ (8001d50 <CAN_RX_Thread_Entry+0x314>)
 8001b12:	f013 f9d7 	bl	8014ec4 <_txe_mutex_put>

  while (1)
  {
    /* === ENVIO PERIDICO DE MotorStatus_t (0x210) === */
    uint32_t current_tick = HAL_GetTick();
 8001b16:	f004 fbfd 	bl	8006314 <HAL_GetTick>
 8001b1a:	64f8      	str	r0, [r7, #76]	@ 0x4c
    if ((current_tick - last_motor_status_tick) >= CAN_PERIOD_MOTOR_STATUS_MS)
 8001b1c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b26:	d33e      	bcc.n	8001ba6 <CAN_RX_Thread_Entry+0x16a>
    {
      last_motor_status_tick = current_tick;
 8001b28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b2a:	65fb      	str	r3, [r7, #92]	@ 0x5c

      MotorStatus_t motor_status_frame;

      /* Preencher dados do estado atual do motor */
      motor_status_frame.actual_throttle = actual_throttle_applied;
 8001b2c:	4b91      	ldr	r3, [pc, #580]	@ (8001d74 <CAN_RX_Thread_Entry+0x338>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	b25b      	sxtb	r3, r3
 8001b32:	773b      	strb	r3, [r7, #28]
      motor_status_frame.actual_steering = actual_steering_applied;
 8001b34:	4b90      	ldr	r3, [pc, #576]	@ (8001d78 <CAN_RX_Thread_Entry+0x33c>)
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	b25b      	sxtb	r3, r3
 8001b3a:	777b      	strb	r3, [r7, #29]
      motor_status_frame.motor_current_ma = motor_current_estimate_ma;
 8001b3c:	4b8f      	ldr	r3, [pc, #572]	@ (8001d7c <CAN_RX_Thread_Entry+0x340>)
 8001b3e:	881b      	ldrh	r3, [r3, #0]
 8001b40:	b29b      	uxth	r3, r3
 8001b42:	83fb      	strh	r3, [r7, #30]
      motor_status_frame.driver_temp = 25; // TODO: Ler temperatura real do TB6612
 8001b44:	2319      	movs	r3, #25
 8001b46:	f887 3020 	strb.w	r3, [r7, #32]
      motor_status_frame.pwm_duty = (uint8_t)((abs(actual_throttle_applied) * 255) / 100);
 8001b4a:	4b8a      	ldr	r3, [pc, #552]	@ (8001d74 <CAN_RX_Thread_Entry+0x338>)
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	b25b      	sxtb	r3, r3
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	bfb8      	it	lt
 8001b54:	425b      	neglt	r3, r3
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	461a      	mov	r2, r3
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	021b      	lsls	r3, r3, #8
 8001b5e:	1a9b      	subs	r3, r3, r2
 8001b60:	4a87      	ldr	r2, [pc, #540]	@ (8001d80 <CAN_RX_Thread_Entry+0x344>)
 8001b62:	fb82 1203 	smull	r1, r2, r2, r3
 8001b66:	1152      	asrs	r2, r2, #5
 8001b68:	17db      	asrs	r3, r3, #31
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
      motor_status_frame.counter = motor_status_counter++;
 8001b72:	4b84      	ldr	r3, [pc, #528]	@ (8001d84 <CAN_RX_Thread_Entry+0x348>)
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	1c5a      	adds	r2, r3, #1
 8001b7a:	b2d1      	uxtb	r1, r2
 8001b7c:	4a81      	ldr	r2, [pc, #516]	@ (8001d84 <CAN_RX_Thread_Entry+0x348>)
 8001b7e:	7011      	strb	r1, [r2, #0]
 8001b80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

      /* Calcular CRC */
      motor_status_frame.crc = calculate_crc8((uint8_t*)&motor_status_frame,
 8001b84:	f107 031c 	add.w	r3, r7, #28
 8001b88:	2107      	movs	r1, #7
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7ff fc22 	bl	80013d4 <calculate_crc8>
 8001b90:	4603      	mov	r3, r0
 8001b92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                                               sizeof(motor_status_frame) - 1);

      /* Enviar frame (8 bytes) */
      mcp_send_message(CAN_ID_MOTOR_STATUS, (uint8_t*)&motor_status_frame,
 8001b96:	f107 031c 	add.w	r3, r7, #28
 8001b9a:	2208      	movs	r2, #8
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	f44f 7004 	mov.w	r0, #528	@ 0x210
 8001ba2:	f7ff fc75 	bl	8001490 <mcp_send_message>
                       sizeof(motor_status_frame));
    }

    /* === LIMPEZA PERIDICA DE FLAGS - a cada 5 segundos === */
    if ((current_tick - last_debug_tick) >= 5000)
 8001ba6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001ba8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d926      	bls.n	8001c02 <CAN_RX_Thread_Entry+0x1c6>
    {
      last_debug_tick = current_tick;
 8001bb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001bb6:	65bb      	str	r3, [r7, #88]	@ 0x58
      uint8_t canintf = MCP2515_ReadRegister(REG_CANINTF);
 8001bb8:	202c      	movs	r0, #44	@ 0x2c
 8001bba:	f002 fb27 	bl	800420c <MCP2515_ReadRegister>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

      /* Limpar flags de erro se estiverem ativas (bits 2-7) */
      uint8_t error_flags = canintf & 0xFC;  // Bits 2-7 (TX, erro, overflow, etc)
 8001bc4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001bc8:	f023 0303 	bic.w	r3, r3, #3
 8001bcc:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
      if (error_flags)
 8001bd0:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d006      	beq.n	8001be6 <CAN_RX_Thread_Entry+0x1aa>
      {
        MCP2515_BitModify(REG_CANINTF, error_flags, 0x00);
 8001bd8:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8001bdc:	2200      	movs	r2, #0
 8001bde:	4619      	mov	r1, r3
 8001be0:	202c      	movs	r0, #44	@ 0x2c
 8001be2:	f002 fb6b 	bl	80042bc <MCP2515_BitModify>
      }

      /* Verificar e limpar registo EFLG (overflow, erros de bus) */
      uint8_t eflg = MCP2515_ReadRegister(REG_EFLG);
 8001be6:	202d      	movs	r0, #45	@ 0x2d
 8001be8:	f002 fb10 	bl	800420c <MCP2515_ReadRegister>
 8001bec:	4603      	mov	r3, r0
 8001bee:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
      if (eflg != 0x00)
 8001bf2:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d003      	beq.n	8001c02 <CAN_RX_Thread_Entry+0x1c6>
      {
        /* Limpar flags de overflow (RX0OVR bit 6, RX1OVR bit 7) */
        MCP2515_WriteRegister(REG_EFLG, 0x00);
 8001bfa:	2100      	movs	r1, #0
 8001bfc:	202d      	movs	r0, #45	@ 0x2d
 8001bfe:	f002 fb33 	bl	8004268 <MCP2515_WriteRegister>
      }
    }

    /* === RECEO DE MENSAGENS CAN === */
    uint8_t check_result = MCP2515_CheckReceive();
 8001c02:	f002 fc4b 	bl	800449c <MCP2515_CheckReceive>
 8001c06:	4603      	mov	r3, r0
 8001c08:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

    if (check_result)
 8001c0c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	f000 8331 	beq.w	8002278 <CAN_RX_Thread_Entry+0x83c>
    {
      /* Read the message */
      if (MCP2515_ReadMessage(&rx_msg))
 8001c16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f002 fc4e 	bl	80044bc <MCP2515_ReadMessage>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	f000 8328 	beq.w	8002278 <CAN_RX_Thread_Entry+0x83c>
      {
        /* Process message based on ID - APENAS IDs definidos em can_id.h */
        switch (rx_msg.id)
 8001c28:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001c2a:	f640 0201 	movw	r2, #2049	@ 0x801
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	f000 8205 	beq.w	800203e <CAN_RX_Thread_Entry+0x602>
 8001c34:	f640 0201 	movw	r2, #2049	@ 0x801
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	f300 8306 	bgt.w	800224a <CAN_RX_Thread_Entry+0x80e>
 8001c3e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001c42:	f000 81c9 	beq.w	8001fd8 <CAN_RX_Thread_Entry+0x59c>
 8001c46:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001c4a:	f300 82fe 	bgt.w	800224a <CAN_RX_Thread_Entry+0x80e>
 8001c4e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8001c52:	f000 824f 	beq.w	80020f4 <CAN_RX_Thread_Entry+0x6b8>
 8001c56:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8001c5a:	f300 82f6 	bgt.w	800224a <CAN_RX_Thread_Entry+0x80e>
 8001c5e:	f240 2201 	movw	r2, #513	@ 0x201
 8001c62:	4293      	cmp	r3, r2
 8001c64:	f000 81ac 	beq.w	8001fc0 <CAN_RX_Thread_Entry+0x584>
 8001c68:	f240 2201 	movw	r2, #513	@ 0x201
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	f300 82ec 	bgt.w	800224a <CAN_RX_Thread_Entry+0x80e>
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d004      	beq.n	8001c80 <CAN_RX_Thread_Entry+0x244>
 8001c76:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c7a:	f000 80b5 	beq.w	8001de8 <CAN_RX_Thread_Entry+0x3ac>
 8001c7e:	e2e4      	b.n	800224a <CAN_RX_Thread_Entry+0x80e>
        {
          /* === EMERGENCY STOP (0x001) - Bi-directional === */
          case CAN_ID_EMERGENCY_STOP:
            if (rx_msg.dlc >= sizeof(EmergencyStop_t))
 8001c80:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001c84:	2b07      	cmp	r3, #7
 8001c86:	f240 82ee 	bls.w	8002266 <CAN_RX_Thread_Entry+0x82a>
            {
              EmergencyStop_t *estop = (EmergencyStop_t*)rx_msg.data;
 8001c8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c8e:	3303      	adds	r3, #3
 8001c90:	633b      	str	r3, [r7, #48]	@ 0x30

              /* Validar CRC */
              if (!validate_crc8(rx_msg.data, sizeof(EmergencyStop_t)))
 8001c92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c96:	3303      	adds	r3, #3
 8001c98:	2108      	movs	r1, #8
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7ff fbd3 	bl	8001446 <validate_crc8>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d10b      	bne.n	8001cbe <CAN_RX_Thread_Entry+0x282>
              {
                tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001ca6:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001caa:	4829      	ldr	r0, [pc, #164]	@ (8001d50 <CAN_RX_Thread_Entry+0x314>)
 8001cac:	f013 f8be 	bl	8014e2c <_txe_mutex_get>
                printf("\033[1;31m[CAN_RX] EmergencyStop CRC INVLIDO!\r\n\033[0m");
 8001cb0:	4835      	ldr	r0, [pc, #212]	@ (8001d88 <CAN_RX_Thread_Entry+0x34c>)
 8001cb2:	f013 ffed 	bl	8015c90 <iprintf>
                tx_mutex_put(&printf_mutex);
 8001cb6:	4826      	ldr	r0, [pc, #152]	@ (8001d50 <CAN_RX_Thread_Entry+0x314>)
 8001cb8:	f013 f904 	bl	8014ec4 <_txe_mutex_put>
                break;
 8001cbc:	e2dc      	b.n	8002278 <CAN_RX_Thread_Entry+0x83c>
              }

              if (estop->active)
 8001cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d06a      	beq.n	8001d9c <CAN_RX_Thread_Entry+0x360>
              {
                /* Emergency Stop recebido do AGL */
                emergency_stop_active = 1;
 8001cc6:	4b31      	ldr	r3, [pc, #196]	@ (8001d8c <CAN_RX_Thread_Entry+0x350>)
 8001cc8:	2201      	movs	r2, #1
 8001cca:	701a      	strb	r2, [r3, #0]
                Motor_Stop();
 8001ccc:	f002 fd6c 	bl	80047a8 <Motor_Stop>
                actual_throttle_applied = 0;
 8001cd0:	4b28      	ldr	r3, [pc, #160]	@ (8001d74 <CAN_RX_Thread_Entry+0x338>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	701a      	strb	r2, [r3, #0]
                actual_steering_applied = 0;
 8001cd6:	4b28      	ldr	r3, [pc, #160]	@ (8001d78 <CAN_RX_Thread_Entry+0x33c>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	701a      	strb	r2, [r3, #0]

                tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001cdc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ce0:	481b      	ldr	r0, [pc, #108]	@ (8001d50 <CAN_RX_Thread_Entry+0x314>)
 8001ce2:	f013 f8a3 	bl	8014e2c <_txe_mutex_get>
                printf("\033[1;31m[CAN_RX] EMERGENCY STOP from AGL! Source=%u Reason=0x%02X Dist=%u mm\r\n\033[0m",
                       estop->source, estop->reason, estop->distance_mm);
 8001ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ce8:	785b      	ldrb	r3, [r3, #1]
                printf("\033[1;31m[CAN_RX] EMERGENCY STOP from AGL! Source=%u Reason=0x%02X Dist=%u mm\r\n\033[0m",
 8001cea:	4619      	mov	r1, r3
                       estop->source, estop->reason, estop->distance_mm);
 8001cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cee:	791b      	ldrb	r3, [r3, #4]
                printf("\033[1;31m[CAN_RX] EMERGENCY STOP from AGL! Source=%u Reason=0x%02X Dist=%u mm\r\n\033[0m",
 8001cf0:	461a      	mov	r2, r3
                       estop->source, estop->reason, estop->distance_mm);
 8001cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cf4:	885b      	ldrh	r3, [r3, #2]
 8001cf6:	b29b      	uxth	r3, r3
                printf("\033[1;31m[CAN_RX] EMERGENCY STOP from AGL! Source=%u Reason=0x%02X Dist=%u mm\r\n\033[0m",
 8001cf8:	4825      	ldr	r0, [pc, #148]	@ (8001d90 <CAN_RX_Thread_Entry+0x354>)
 8001cfa:	f013 ffc9 	bl	8015c90 <iprintf>
                tx_mutex_put(&printf_mutex);
 8001cfe:	4814      	ldr	r0, [pc, #80]	@ (8001d50 <CAN_RX_Thread_Entry+0x314>)
 8001d00:	f013 f8e0 	bl	8014ec4 <_txe_mutex_put>

                #if ENABLE_LCD
                LCD1602_SetRGB(LCD_COLOR_EMERGENCY_R, LCD_COLOR_EMERGENCY_G, LCD_COLOR_EMERGENCY_B);
 8001d04:	2200      	movs	r2, #0
 8001d06:	2100      	movs	r1, #0
 8001d08:	20ff      	movs	r0, #255	@ 0xff
 8001d0a:	f002 f809 	bl	8003d20 <LCD1602_SetRGB>
                LCD1602_SetCursor(0, 0);
 8001d0e:	2100      	movs	r1, #0
 8001d10:	2000      	movs	r0, #0
 8001d12:	f001 ffd3 	bl	8003cbc <LCD1602_SetCursor>
                LCD1602_Print("!ESTOP FROM AGL!");
 8001d16:	481f      	ldr	r0, [pc, #124]	@ (8001d94 <CAN_RX_Thread_Entry+0x358>)
 8001d18:	f001 ffec 	bl	8003cf4 <LCD1602_Print>
                LCD1602_SetCursor(0, 1);
 8001d1c:	2101      	movs	r1, #1
 8001d1e:	2000      	movs	r0, #0
 8001d20:	f001 ffcc 	bl	8003cbc <LCD1602_SetCursor>
                char buf[17];
                snprintf(buf, sizeof(buf), "Src:%u R:0x%02X    ", estop->source, estop->reason);
 8001d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d26:	785b      	ldrb	r3, [r3, #1]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d2c:	791b      	ldrb	r3, [r3, #4]
 8001d2e:	f107 0008 	add.w	r0, r7, #8
 8001d32:	9300      	str	r3, [sp, #0]
 8001d34:	4613      	mov	r3, r2
 8001d36:	4a18      	ldr	r2, [pc, #96]	@ (8001d98 <CAN_RX_Thread_Entry+0x35c>)
 8001d38:	2111      	movs	r1, #17
 8001d3a:	f014 f819 	bl	8015d70 <sniprintf>
                LCD1602_Print(buf);
 8001d3e:	f107 0308 	add.w	r3, r7, #8
 8001d42:	4618      	mov	r0, r3
 8001d44:	f001 ffd6 	bl	8003cf4 <LCD1602_Print>
                LCD1602_SetCursor(0, 0);
                LCD1602_Print("T:--C H:--%    ");
                #endif
              }
            }
            break;
 8001d48:	e28d      	b.n	8002266 <CAN_RX_Thread_Entry+0x82a>
 8001d4a:	bf00      	nop
 8001d4c:	42021400 	.word	0x42021400
 8001d50:	20009300 	.word	0x20009300
 8001d54:	08018188 	.word	0x08018188
 8001d58:	2000936c 	.word	0x2000936c
 8001d5c:	080181cc 	.word	0x080181cc
 8001d60:	08018208 	.word	0x08018208
 8001d64:	2000972c 	.word	0x2000972c
 8001d68:	0801824c 	.word	0x0801824c
 8001d6c:	0801828c 	.word	0x0801828c
 8001d70:	080182c8 	.word	0x080182c8
 8001d74:	2000934d 	.word	0x2000934d
 8001d78:	2000934e 	.word	0x2000934e
 8001d7c:	20009350 	.word	0x20009350
 8001d80:	51eb851f 	.word	0x51eb851f
 8001d84:	20009352 	.word	0x20009352
 8001d88:	0801831c 	.word	0x0801831c
 8001d8c:	20009344 	.word	0x20009344
 8001d90:	08018350 	.word	0x08018350
 8001d94:	080183a4 	.word	0x080183a4
 8001d98:	080183b8 	.word	0x080183b8
                emergency_stop_active = 0;
 8001d9c:	4bb7      	ldr	r3, [pc, #732]	@ (800207c <CAN_RX_Thread_Entry+0x640>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	701a      	strb	r2, [r3, #0]
                tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001da2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001da6:	48b6      	ldr	r0, [pc, #728]	@ (8002080 <CAN_RX_Thread_Entry+0x644>)
 8001da8:	f013 f840 	bl	8014e2c <_txe_mutex_get>
                printf("\033[1;32m[CAN_RX] Emergency CLEARED by AGL\r\n\033[0m");
 8001dac:	48b5      	ldr	r0, [pc, #724]	@ (8002084 <CAN_RX_Thread_Entry+0x648>)
 8001dae:	f013 ff6f 	bl	8015c90 <iprintf>
                tx_mutex_put(&printf_mutex);
 8001db2:	48b3      	ldr	r0, [pc, #716]	@ (8002080 <CAN_RX_Thread_Entry+0x644>)
 8001db4:	f013 f886 	bl	8014ec4 <_txe_mutex_put>
                LCD1602_SetRGB(LCD_COLOR_NORMAL_R, LCD_COLOR_NORMAL_G, LCD_COLOR_NORMAL_B);
 8001db8:	22ff      	movs	r2, #255	@ 0xff
 8001dba:	21ff      	movs	r1, #255	@ 0xff
 8001dbc:	20ff      	movs	r0, #255	@ 0xff
 8001dbe:	f001 ffaf 	bl	8003d20 <LCD1602_SetRGB>
                LCD1602_UpdateLine2(shared_tof_distance, shared_speed);
 8001dc2:	4bb1      	ldr	r3, [pc, #708]	@ (8002088 <CAN_RX_Thread_Entry+0x64c>)
 8001dc4:	881b      	ldrh	r3, [r3, #0]
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	4ab0      	ldr	r2, [pc, #704]	@ (800208c <CAN_RX_Thread_Entry+0x650>)
 8001dca:	edd2 7a00 	vldr	s15, [r2]
 8001dce:	eeb0 0a67 	vmov.f32	s0, s15
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f001 fff0 	bl	8003db8 <LCD1602_UpdateLine2>
                LCD1602_SetCursor(0, 0);
 8001dd8:	2100      	movs	r1, #0
 8001dda:	2000      	movs	r0, #0
 8001ddc:	f001 ff6e 	bl	8003cbc <LCD1602_SetCursor>
                LCD1602_Print("T:--C H:--%    ");
 8001de0:	48ab      	ldr	r0, [pc, #684]	@ (8002090 <CAN_RX_Thread_Entry+0x654>)
 8001de2:	f001 ff87 	bl	8003cf4 <LCD1602_Print>
            break;
 8001de6:	e23e      	b.n	8002266 <CAN_RX_Thread_Entry+0x82a>

          /* === MOTOR COMMAND (0x200) - AGL -> STM32 === */
          case CAN_ID_MOTOR_CMD:
            if (rx_msg.dlc >= sizeof(MotorCmd_t))
 8001de8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001dec:	2b07      	cmp	r3, #7
 8001dee:	f240 823c 	bls.w	800226a <CAN_RX_Thread_Entry+0x82e>
            {
              MotorCmd_t *cmd = (MotorCmd_t*)rx_msg.data;
 8001df2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001df6:	3303      	adds	r3, #3
 8001df8:	63bb      	str	r3, [r7, #56]	@ 0x38

              /* Validar CRC */
              if (!validate_crc8(rx_msg.data, sizeof(MotorCmd_t)))
 8001dfa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dfe:	3303      	adds	r3, #3
 8001e00:	2108      	movs	r1, #8
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7ff fb1f 	bl	8001446 <validate_crc8>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d10b      	bne.n	8001e26 <CAN_RX_Thread_Entry+0x3ea>
              {
                tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001e0e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e12:	489b      	ldr	r0, [pc, #620]	@ (8002080 <CAN_RX_Thread_Entry+0x644>)
 8001e14:	f013 f80a 	bl	8014e2c <_txe_mutex_get>
                printf("\033[1;31m[CAN_RX] MotorCmd CRC INVLIDO!\r\n\033[0m");
 8001e18:	489e      	ldr	r0, [pc, #632]	@ (8002094 <CAN_RX_Thread_Entry+0x658>)
 8001e1a:	f013 ff39 	bl	8015c90 <iprintf>
                tx_mutex_put(&printf_mutex);
 8001e1e:	4898      	ldr	r0, [pc, #608]	@ (8002080 <CAN_RX_Thread_Entry+0x644>)
 8001e20:	f013 f850 	bl	8014ec4 <_txe_mutex_put>
                break;
 8001e24:	e228      	b.n	8002278 <CAN_RX_Thread_Entry+0x83c>
              }

              /* Bloquear durante emergency stop */
              if (emergency_stop_active && !(cmd->flags & CMD_FLAG_EMERGENCY_STOP))
 8001e26:	4b95      	ldr	r3, [pc, #596]	@ (800207c <CAN_RX_Thread_Entry+0x640>)
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d011      	beq.n	8001e54 <CAN_RX_Thread_Entry+0x418>
 8001e30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e32:	789b      	ldrb	r3, [r3, #2]
 8001e34:	f003 0304 	and.w	r3, r3, #4
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d10b      	bne.n	8001e54 <CAN_RX_Thread_Entry+0x418>
              {
                tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001e3c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e40:	488f      	ldr	r0, [pc, #572]	@ (8002080 <CAN_RX_Thread_Entry+0x644>)
 8001e42:	f012 fff3 	bl	8014e2c <_txe_mutex_get>
                printf("\033[1;31m[CAN_RX] MotorCmd BLOCKED - Emergency Active!\r\n\033[0m");
 8001e46:	4894      	ldr	r0, [pc, #592]	@ (8002098 <CAN_RX_Thread_Entry+0x65c>)
 8001e48:	f013 ff22 	bl	8015c90 <iprintf>
                tx_mutex_put(&printf_mutex);
 8001e4c:	488c      	ldr	r0, [pc, #560]	@ (8002080 <CAN_RX_Thread_Entry+0x644>)
 8001e4e:	f013 f839 	bl	8014ec4 <_txe_mutex_put>
                break;
 8001e52:	e211      	b.n	8002278 <CAN_RX_Thread_Entry+0x83c>
              }

              /* Processar flags */
              if (cmd->flags & CMD_FLAG_EMERGENCY_STOP)
 8001e54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e56:	789b      	ldrb	r3, [r3, #2]
 8001e58:	f003 0304 	and.w	r3, r3, #4
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d013      	beq.n	8001e88 <CAN_RX_Thread_Entry+0x44c>
              {
                Motor_Stop();
 8001e60:	f002 fca2 	bl	80047a8 <Motor_Stop>
                actual_throttle_applied = 0;
 8001e64:	4b8d      	ldr	r3, [pc, #564]	@ (800209c <CAN_RX_Thread_Entry+0x660>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	701a      	strb	r2, [r3, #0]
                actual_steering_applied = 0;
 8001e6a:	4b8d      	ldr	r3, [pc, #564]	@ (80020a0 <CAN_RX_Thread_Entry+0x664>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	701a      	strb	r2, [r3, #0]

                tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001e70:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e74:	4882      	ldr	r0, [pc, #520]	@ (8002080 <CAN_RX_Thread_Entry+0x644>)
 8001e76:	f012 ffd9 	bl	8014e2c <_txe_mutex_get>
                printf("\033[1;31m[CAN_RX] EMERGENCY STOP!\r\n\033[0m");
 8001e7a:	488a      	ldr	r0, [pc, #552]	@ (80020a4 <CAN_RX_Thread_Entry+0x668>)
 8001e7c:	f013 ff08 	bl	8015c90 <iprintf>
                tx_mutex_put(&printf_mutex);
 8001e80:	487f      	ldr	r0, [pc, #508]	@ (8002080 <CAN_RX_Thread_Entry+0x644>)
 8001e82:	f013 f81f 	bl	8014ec4 <_txe_mutex_put>
                break;
 8001e86:	e1f7      	b.n	8002278 <CAN_RX_Thread_Entry+0x83c>
              }

              /* Atualizar modo de conduo */
              current_drive_mode = (DriveMode_t)cmd->mode;
 8001e88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e8a:	78da      	ldrb	r2, [r3, #3]
 8001e8c:	4b86      	ldr	r3, [pc, #536]	@ (80020a8 <CAN_RX_Thread_Entry+0x66c>)
 8001e8e:	701a      	strb	r2, [r3, #0]

              /* --- CONTROLO DO SERVO (Steering: -100 a +100) --- */
              int8_t steering = cmd->steering;
 8001e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e92:	785b      	ldrb	r3, [r3, #1]
 8001e94:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
              if (steering < -100) steering = -100;
 8001e98:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8001e9c:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8001ea0:	da02      	bge.n	8001ea8 <CAN_RX_Thread_Entry+0x46c>
 8001ea2:	239c      	movs	r3, #156	@ 0x9c
 8001ea4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
              if (steering > 100) steering = 100;
 8001ea8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8001eac:	2b64      	cmp	r3, #100	@ 0x64
 8001eae:	dd02      	ble.n	8001eb6 <CAN_RX_Thread_Entry+0x47a>
 8001eb0:	2364      	movs	r3, #100	@ 0x64
 8001eb2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

              uint8_t servo_angle = (uint8_t)((steering + 100) * 180 / 200);
 8001eb6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8001eba:	3364      	adds	r3, #100	@ 0x64
 8001ebc:	22b4      	movs	r2, #180	@ 0xb4
 8001ebe:	fb02 f303 	mul.w	r3, r2, r3
 8001ec2:	4a7a      	ldr	r2, [pc, #488]	@ (80020ac <CAN_RX_Thread_Entry+0x670>)
 8001ec4:	fb82 1203 	smull	r1, r2, r2, r3
 8001ec8:	1192      	asrs	r2, r2, #6
 8001eca:	17db      	asrs	r3, r3, #31
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
              Servo_SetAngle(servo_angle);
 8001ed2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f003 f8d4 	bl	8005084 <Servo_SetAngle>
              actual_steering_applied = steering;
 8001edc:	4a70      	ldr	r2, [pc, #448]	@ (80020a0 <CAN_RX_Thread_Entry+0x664>)
 8001ede:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001ee2:	7013      	strb	r3, [r2, #0]

              /* --- CONTROLO DO MOTOR (Throttle: -100 a +100) --- */
              int8_t throttle = cmd->throttle;
 8001ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
              if (throttle < -100) throttle = -100;
 8001eec:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 8001ef0:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8001ef4:	da02      	bge.n	8001efc <CAN_RX_Thread_Entry+0x4c0>
 8001ef6:	239c      	movs	r3, #156	@ 0x9c
 8001ef8:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
              if (throttle > 100) throttle = 100;
 8001efc:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 8001f00:	2b64      	cmp	r3, #100	@ 0x64
 8001f02:	dd02      	ble.n	8001f0a <CAN_RX_Thread_Entry+0x4ce>
 8001f04:	2364      	movs	r3, #100	@ 0x64
 8001f06:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

              if (cmd->flags & CMD_FLAG_BRAKE || throttle == 0)
 8001f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f0c:	789b      	ldrb	r3, [r3, #2]
 8001f0e:	f003 0302 	and.w	r3, r3, #2
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d103      	bne.n	8001f1e <CAN_RX_Thread_Entry+0x4e2>
 8001f16:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d105      	bne.n	8001f2a <CAN_RX_Thread_Entry+0x4ee>
              {
                Motor_Stop();
 8001f1e:	f002 fc43 	bl	80047a8 <Motor_Stop>
                actual_throttle_applied = 0;
 8001f22:	4b5e      	ldr	r3, [pc, #376]	@ (800209c <CAN_RX_Thread_Entry+0x660>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	701a      	strb	r2, [r3, #0]
 8001f28:	e018      	b.n	8001f5c <CAN_RX_Thread_Entry+0x520>
              }
              else if (throttle > 0)
 8001f2a:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	dd09      	ble.n	8001f46 <CAN_RX_Thread_Entry+0x50a>
              {
                Motor_Forward((uint8_t)throttle);
 8001f32:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001f36:	4618      	mov	r0, r3
 8001f38:	f002 fc5c 	bl	80047f4 <Motor_Forward>
                actual_throttle_applied = throttle;
 8001f3c:	4a57      	ldr	r2, [pc, #348]	@ (800209c <CAN_RX_Thread_Entry+0x660>)
 8001f3e:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001f42:	7013      	strb	r3, [r2, #0]
 8001f44:	e00a      	b.n	8001f5c <CAN_RX_Thread_Entry+0x520>
              }
              else // throttle < 0
              {
                Motor_Backward((uint8_t)(-throttle));
 8001f46:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001f4a:	425b      	negs	r3, r3
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f002 fc8c 	bl	800486c <Motor_Backward>
                actual_throttle_applied = throttle;
 8001f54:	4a51      	ldr	r2, [pc, #324]	@ (800209c <CAN_RX_Thread_Entry+0x660>)
 8001f56:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001f5a:	7013      	strb	r3, [r2, #0]
              }

              /* Estimativa de corrente (proporcional ao throttle) */
              motor_current_estimate_ma = (uint16_t)(abs(throttle) * 20); // ~2A @ 100%
 8001f5c:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	bfb8      	it	lt
 8001f64:	425b      	neglt	r3, r3
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	461a      	mov	r2, r3
 8001f6a:	0092      	lsls	r2, r2, #2
 8001f6c:	4413      	add	r3, r2
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	b29a      	uxth	r2, r3
 8001f72:	4b4f      	ldr	r3, [pc, #316]	@ (80020b0 <CAN_RX_Thread_Entry+0x674>)
 8001f74:	801a      	strh	r2, [r3, #0]

              /* Log peridico (a cada 10 comandos) */
              static uint8_t cmd_log_counter = 0;
              if (++cmd_log_counter >= 10)
 8001f76:	4b4f      	ldr	r3, [pc, #316]	@ (80020b4 <CAN_RX_Thread_Entry+0x678>)
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	b2da      	uxtb	r2, r3
 8001f7e:	4b4d      	ldr	r3, [pc, #308]	@ (80020b4 <CAN_RX_Thread_Entry+0x678>)
 8001f80:	701a      	strb	r2, [r3, #0]
 8001f82:	4b4c      	ldr	r3, [pc, #304]	@ (80020b4 <CAN_RX_Thread_Entry+0x678>)
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	2b09      	cmp	r3, #9
 8001f88:	f240 816f 	bls.w	800226a <CAN_RX_Thread_Entry+0x82e>
              {
                cmd_log_counter = 0;
 8001f8c:	4b49      	ldr	r3, [pc, #292]	@ (80020b4 <CAN_RX_Thread_Entry+0x678>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	701a      	strb	r2, [r3, #0]
                tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001f92:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001f96:	483a      	ldr	r0, [pc, #232]	@ (8002080 <CAN_RX_Thread_Entry+0x644>)
 8001f98:	f012 ff48 	bl	8014e2c <_txe_mutex_get>
                printf("\033[1;32m[CAN_RX] MotorCmd: T=%d S=%d Mode=%u Flags=0x%02X\r\n\033[0m",
 8001f9c:	f997 1056 	ldrsb.w	r1, [r7, #86]	@ 0x56
 8001fa0:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
                       throttle, steering, cmd->mode, cmd->flags);
 8001fa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fa6:	78db      	ldrb	r3, [r3, #3]
                printf("\033[1;32m[CAN_RX] MotorCmd: T=%d S=%d Mode=%u Flags=0x%02X\r\n\033[0m",
 8001fa8:	4618      	mov	r0, r3
                       throttle, steering, cmd->mode, cmd->flags);
 8001faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fac:	789b      	ldrb	r3, [r3, #2]
                printf("\033[1;32m[CAN_RX] MotorCmd: T=%d S=%d Mode=%u Flags=0x%02X\r\n\033[0m",
 8001fae:	9300      	str	r3, [sp, #0]
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	4841      	ldr	r0, [pc, #260]	@ (80020b8 <CAN_RX_Thread_Entry+0x67c>)
 8001fb4:	f013 fe6c 	bl	8015c90 <iprintf>
                tx_mutex_put(&printf_mutex);
 8001fb8:	4831      	ldr	r0, [pc, #196]	@ (8002080 <CAN_RX_Thread_Entry+0x644>)
 8001fba:	f012 ff83 	bl	8014ec4 <_txe_mutex_put>
              }
            }
            break;
 8001fbe:	e154      	b.n	800226a <CAN_RX_Thread_Entry+0x82e>

          /* === CONFIG COMMAND (0x201) - Placeholder === */
          case CAN_ID_CONFIG_CMD:
            tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001fc0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001fc4:	482e      	ldr	r0, [pc, #184]	@ (8002080 <CAN_RX_Thread_Entry+0x644>)
 8001fc6:	f012 ff31 	bl	8014e2c <_txe_mutex_get>
            printf("\033[1;33m[CAN_RX] ConfigCmd recebido (no implementado)\r\n\033[0m");
 8001fca:	483c      	ldr	r0, [pc, #240]	@ (80020bc <CAN_RX_Thread_Entry+0x680>)
 8001fcc:	f013 fe60 	bl	8015c90 <iprintf>
            tx_mutex_put(&printf_mutex);
 8001fd0:	482b      	ldr	r0, [pc, #172]	@ (8002080 <CAN_RX_Thread_Entry+0x644>)
 8001fd2:	f012 ff77 	bl	8014ec4 <_txe_mutex_put>
            break;
 8001fd6:	e14f      	b.n	8002278 <CAN_RX_Thread_Entry+0x83c>

          /* === HEARTBEAT AGL (0x700) === */
          case CAN_ID_HEARTBEAT_AGL:
            if (rx_msg.dlc >= sizeof(Heartbeat_t))
 8001fd8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001fdc:	2b07      	cmp	r3, #7
 8001fde:	f240 8146 	bls.w	800226e <CAN_RX_Thread_Entry+0x832>
            {
              Heartbeat_t *hb = (Heartbeat_t*)rx_msg.data;
 8001fe2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fe6:	3303      	adds	r3, #3
 8001fe8:	643b      	str	r3, [r7, #64]	@ 0x40

              /* Validar CRC */
              if (!validate_crc8(rx_msg.data, sizeof(Heartbeat_t)))
 8001fea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fee:	3303      	adds	r3, #3
 8001ff0:	2108      	movs	r1, #8
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f7ff fa27 	bl	8001446 <validate_crc8>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d10b      	bne.n	8002016 <CAN_RX_Thread_Entry+0x5da>
              {
                tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8001ffe:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002002:	481f      	ldr	r0, [pc, #124]	@ (8002080 <CAN_RX_Thread_Entry+0x644>)
 8002004:	f012 ff12 	bl	8014e2c <_txe_mutex_get>
                printf("\033[1;31m[CAN_RX] Heartbeat AGL CRC INVLIDO!\r\n\033[0m");
 8002008:	482d      	ldr	r0, [pc, #180]	@ (80020c0 <CAN_RX_Thread_Entry+0x684>)
 800200a:	f013 fe41 	bl	8015c90 <iprintf>
                tx_mutex_put(&printf_mutex);
 800200e:	481c      	ldr	r0, [pc, #112]	@ (8002080 <CAN_RX_Thread_Entry+0x644>)
 8002010:	f012 ff58 	bl	8014ec4 <_txe_mutex_put>
                break;
 8002014:	e130      	b.n	8002278 <CAN_RX_Thread_Entry+0x83c>
              }

              tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8002016:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800201a:	4819      	ldr	r0, [pc, #100]	@ (8002080 <CAN_RX_Thread_Entry+0x644>)
 800201c:	f012 ff06 	bl	8014e2c <_txe_mutex_get>
              printf("\033[1;32m[CAN_RX] Heartbeat AGL: State=%u Uptime=%lu ms Errors=0x%02X\r\n\033[0m",
                     hb->state, hb->uptime_ms, hb->errors);
 8002020:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002022:	781b      	ldrb	r3, [r3, #0]
              printf("\033[1;32m[CAN_RX] Heartbeat AGL: State=%u Uptime=%lu ms Errors=0x%02X\r\n\033[0m",
 8002024:	4619      	mov	r1, r3
 8002026:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002028:	f8d3 2001 	ldr.w	r2, [r3, #1]
                     hb->state, hb->uptime_ms, hb->errors);
 800202c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800202e:	795b      	ldrb	r3, [r3, #5]
              printf("\033[1;32m[CAN_RX] Heartbeat AGL: State=%u Uptime=%lu ms Errors=0x%02X\r\n\033[0m",
 8002030:	4824      	ldr	r0, [pc, #144]	@ (80020c4 <CAN_RX_Thread_Entry+0x688>)
 8002032:	f013 fe2d 	bl	8015c90 <iprintf>
              tx_mutex_put(&printf_mutex);
 8002036:	4812      	ldr	r0, [pc, #72]	@ (8002080 <CAN_RX_Thread_Entry+0x644>)
 8002038:	f012 ff44 	bl	8014ec4 <_txe_mutex_put>

              /* TODO: Implementar timeout watchdog */
            }
            break;
 800203c:	e117      	b.n	800226e <CAN_RX_Thread_Entry+0x832>

          /* === RELAY CONTROL (0x801) === */
          case CAN_ID_CMD_RELAY:
            if (rx_msg.dlc >= 1)
 800203e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002042:	2b00      	cmp	r3, #0
 8002044:	f000 8115 	beq.w	8002272 <CAN_RX_Thread_Entry+0x836>
            {
              uint8_t relay_state = rx_msg.data[0];
 8002048:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800204c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

              if (relay_state == 1)
 8002050:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002054:	2b01      	cmp	r3, #1
 8002056:	d13b      	bne.n	80020d0 <CAN_RX_Thread_Entry+0x694>
              {
                HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_SET);
 8002058:	2201      	movs	r2, #1
 800205a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800205e:	481a      	ldr	r0, [pc, #104]	@ (80020c8 <CAN_RX_Thread_Entry+0x68c>)
 8002060:	f004 fd34 	bl	8006acc <HAL_GPIO_WritePin>
                tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8002064:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002068:	4805      	ldr	r0, [pc, #20]	@ (8002080 <CAN_RX_Thread_Entry+0x644>)
 800206a:	f012 fedf 	bl	8014e2c <_txe_mutex_get>
                printf("\033[1;32m[CAN_RX] RELAY ON\r\n\033[0m");
 800206e:	4817      	ldr	r0, [pc, #92]	@ (80020cc <CAN_RX_Thread_Entry+0x690>)
 8002070:	f013 fe0e 	bl	8015c90 <iprintf>
                tx_mutex_put(&printf_mutex);
 8002074:	4802      	ldr	r0, [pc, #8]	@ (8002080 <CAN_RX_Thread_Entry+0x644>)
 8002076:	f012 ff25 	bl	8014ec4 <_txe_mutex_put>
                tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
                printf("\033[1;31m[CAN_RX] RELAY OFF\r\n\033[0m");
                tx_mutex_put(&printf_mutex);
              }
            }
            break;
 800207a:	e0fa      	b.n	8002272 <CAN_RX_Thread_Entry+0x836>
 800207c:	20009344 	.word	0x20009344
 8002080:	20009300 	.word	0x20009300
 8002084:	080183cc 	.word	0x080183cc
 8002088:	2000933c 	.word	0x2000933c
 800208c:	20009340 	.word	0x20009340
 8002090:	080183fc 	.word	0x080183fc
 8002094:	0801840c 	.word	0x0801840c
 8002098:	0801843c 	.word	0x0801843c
 800209c:	2000934d 	.word	0x2000934d
 80020a0:	2000934e 	.word	0x2000934e
 80020a4:	08018478 	.word	0x08018478
 80020a8:	20009346 	.word	0x20009346
 80020ac:	51eb851f 	.word	0x51eb851f
 80020b0:	20009350 	.word	0x20009350
 80020b4:	20009353 	.word	0x20009353
 80020b8:	080184a0 	.word	0x080184a0
 80020bc:	080184e0 	.word	0x080184e0
 80020c0:	08018520 	.word	0x08018520
 80020c4:	08018554 	.word	0x08018554
 80020c8:	42021400 	.word	0x42021400
 80020cc:	080185a0 	.word	0x080185a0
                HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
 80020d0:	2200      	movs	r2, #0
 80020d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80020d6:	486a      	ldr	r0, [pc, #424]	@ (8002280 <CAN_RX_Thread_Entry+0x844>)
 80020d8:	f004 fcf8 	bl	8006acc <HAL_GPIO_WritePin>
                tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 80020dc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80020e0:	4868      	ldr	r0, [pc, #416]	@ (8002284 <CAN_RX_Thread_Entry+0x848>)
 80020e2:	f012 fea3 	bl	8014e2c <_txe_mutex_get>
                printf("\033[1;31m[CAN_RX] RELAY OFF\r\n\033[0m");
 80020e6:	4868      	ldr	r0, [pc, #416]	@ (8002288 <CAN_RX_Thread_Entry+0x84c>)
 80020e8:	f013 fdd2 	bl	8015c90 <iprintf>
                tx_mutex_put(&printf_mutex);
 80020ec:	4865      	ldr	r0, [pc, #404]	@ (8002284 <CAN_RX_Thread_Entry+0x848>)
 80020ee:	f012 fee9 	bl	8014ec4 <_txe_mutex_put>
            break;
 80020f2:	e0be      	b.n	8002272 <CAN_RX_Thread_Entry+0x836>

          /* === JOYSTICK CONTROL (0x500) - Legacy Support === */
          case CAN_ID_JOYSTICK:
            /* Bloquear comandos de joystick durante emergency stop */
            if (emergency_stop_active)
 80020f4:	4b65      	ldr	r3, [pc, #404]	@ (800228c <CAN_RX_Thread_Entry+0x850>)
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d00b      	beq.n	8002116 <CAN_RX_Thread_Entry+0x6da>
            {
              tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 80020fe:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002102:	4860      	ldr	r0, [pc, #384]	@ (8002284 <CAN_RX_Thread_Entry+0x848>)
 8002104:	f012 fe92 	bl	8014e2c <_txe_mutex_get>
              printf("\033[1;31m[CAN_RX] Joystick BLOCKED - Emergency Active!\r\n\033[0m");
 8002108:	4861      	ldr	r0, [pc, #388]	@ (8002290 <CAN_RX_Thread_Entry+0x854>)
 800210a:	f013 fdc1 	bl	8015c90 <iprintf>
              tx_mutex_put(&printf_mutex);
 800210e:	485d      	ldr	r0, [pc, #372]	@ (8002284 <CAN_RX_Thread_Entry+0x848>)
 8002110:	f012 fed8 	bl	8014ec4 <_txe_mutex_put>
              break;
 8002114:	e0b0      	b.n	8002278 <CAN_RX_Thread_Entry+0x83c>
            }

            if (rx_msg.dlc >= 4)
 8002116:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800211a:	2b03      	cmp	r3, #3
 800211c:	f240 80ab 	bls.w	8002276 <CAN_RX_Thread_Entry+0x83a>
            {
              /* Extrair steering e throttle (little-endian int16) */
              int16_t steering = (int16_t)(rx_msg.data[0] | (rx_msg.data[1] << 8));
 8002120:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002124:	b21a      	sxth	r2, r3
 8002126:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800212a:	b21b      	sxth	r3, r3
 800212c:	021b      	lsls	r3, r3, #8
 800212e:	b21b      	sxth	r3, r3
 8002130:	4313      	orrs	r3, r2
 8002132:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
              int16_t throttle = (int16_t)(rx_msg.data[2] | (rx_msg.data[3] << 8));
 8002136:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800213a:	b21a      	sxth	r2, r3
 800213c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8002140:	b21b      	sxth	r3, r3
 8002142:	021b      	lsls	r3, r3, #8
 8002144:	b21b      	sxth	r3, r3
 8002146:	4313      	orrs	r3, r2
 8002148:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52

              /* Limitar valores */
              if (steering < -100) steering = -100;
 800214c:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8002150:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8002154:	da03      	bge.n	800215e <CAN_RX_Thread_Entry+0x722>
 8002156:	f64f 739c 	movw	r3, #65436	@ 0xff9c
 800215a:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
              if (steering > 100) steering = 100;
 800215e:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8002162:	2b64      	cmp	r3, #100	@ 0x64
 8002164:	dd02      	ble.n	800216c <CAN_RX_Thread_Entry+0x730>
 8002166:	2364      	movs	r3, #100	@ 0x64
 8002168:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
              if (throttle < -100) throttle = -100;
 800216c:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 8002170:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8002174:	da03      	bge.n	800217e <CAN_RX_Thread_Entry+0x742>
 8002176:	f64f 739c 	movw	r3, #65436	@ 0xff9c
 800217a:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
              if (throttle > 100) throttle = 100;
 800217e:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 8002182:	2b64      	cmp	r3, #100	@ 0x64
 8002184:	dd02      	ble.n	800218c <CAN_RX_Thread_Entry+0x750>
 8002186:	2364      	movs	r3, #100	@ 0x64
 8002188:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52

              /* Controlo do servo */
              uint8_t servo_angle = (uint8_t)((steering + 100) * 180 / 200);
 800218c:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8002190:	3364      	adds	r3, #100	@ 0x64
 8002192:	22b4      	movs	r2, #180	@ 0xb4
 8002194:	fb02 f303 	mul.w	r3, r2, r3
 8002198:	4a3e      	ldr	r2, [pc, #248]	@ (8002294 <CAN_RX_Thread_Entry+0x858>)
 800219a:	fb82 1203 	smull	r1, r2, r2, r3
 800219e:	1192      	asrs	r2, r2, #6
 80021a0:	17db      	asrs	r3, r3, #31
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
              Servo_SetAngle(servo_angle);
 80021a8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80021ac:	4618      	mov	r0, r3
 80021ae:	f002 ff69 	bl	8005084 <Servo_SetAngle>
              actual_steering_applied = (int8_t)steering;
 80021b2:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 80021b6:	b25a      	sxtb	r2, r3
 80021b8:	4b37      	ldr	r3, [pc, #220]	@ (8002298 <CAN_RX_Thread_Entry+0x85c>)
 80021ba:	701a      	strb	r2, [r3, #0]

              /* Controlo do motor */
              if (throttle > 10)
 80021bc:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 80021c0:	2b0a      	cmp	r3, #10
 80021c2:	dd0b      	ble.n	80021dc <CAN_RX_Thread_Entry+0x7a0>
              {
                Motor_Forward((uint8_t)throttle);
 80021c4:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	4618      	mov	r0, r3
 80021cc:	f002 fb12 	bl	80047f4 <Motor_Forward>
                actual_throttle_applied = (int8_t)throttle;
 80021d0:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80021d4:	b25a      	sxtb	r2, r3
 80021d6:	4b31      	ldr	r3, [pc, #196]	@ (800229c <CAN_RX_Thread_Entry+0x860>)
 80021d8:	701a      	strb	r2, [r3, #0]
 80021da:	e017      	b.n	800220c <CAN_RX_Thread_Entry+0x7d0>
              }
              else if (throttle < -10)
 80021dc:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 80021e0:	f113 0f0a 	cmn.w	r3, #10
 80021e4:	da0d      	bge.n	8002202 <CAN_RX_Thread_Entry+0x7c6>
              {
                Motor_Backward((uint8_t)(-throttle));
 80021e6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	425b      	negs	r3, r3
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	4618      	mov	r0, r3
 80021f2:	f002 fb3b 	bl	800486c <Motor_Backward>
                actual_throttle_applied = (int8_t)throttle;
 80021f6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80021fa:	b25a      	sxtb	r2, r3
 80021fc:	4b27      	ldr	r3, [pc, #156]	@ (800229c <CAN_RX_Thread_Entry+0x860>)
 80021fe:	701a      	strb	r2, [r3, #0]
 8002200:	e004      	b.n	800220c <CAN_RX_Thread_Entry+0x7d0>
              }
              else
              {
                Motor_Stop();
 8002202:	f002 fad1 	bl	80047a8 <Motor_Stop>
                actual_throttle_applied = 0;
 8002206:	4b25      	ldr	r3, [pc, #148]	@ (800229c <CAN_RX_Thread_Entry+0x860>)
 8002208:	2200      	movs	r2, #0
 800220a:	701a      	strb	r2, [r3, #0]
              }

              /* Log peridico */
              static uint8_t joystick_log_counter = 0;
              if (++joystick_log_counter >= 10)
 800220c:	4b24      	ldr	r3, [pc, #144]	@ (80022a0 <CAN_RX_Thread_Entry+0x864>)
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	3301      	adds	r3, #1
 8002212:	b2da      	uxtb	r2, r3
 8002214:	4b22      	ldr	r3, [pc, #136]	@ (80022a0 <CAN_RX_Thread_Entry+0x864>)
 8002216:	701a      	strb	r2, [r3, #0]
 8002218:	4b21      	ldr	r3, [pc, #132]	@ (80022a0 <CAN_RX_Thread_Entry+0x864>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	2b09      	cmp	r3, #9
 800221e:	d92a      	bls.n	8002276 <CAN_RX_Thread_Entry+0x83a>
              {
                joystick_log_counter = 0;
 8002220:	4b1f      	ldr	r3, [pc, #124]	@ (80022a0 <CAN_RX_Thread_Entry+0x864>)
 8002222:	2200      	movs	r2, #0
 8002224:	701a      	strb	r2, [r3, #0]
                tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8002226:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800222a:	4816      	ldr	r0, [pc, #88]	@ (8002284 <CAN_RX_Thread_Entry+0x848>)
 800222c:	f012 fdfe 	bl	8014e2c <_txe_mutex_get>
                printf("\033[1;34m[CAN_RX] Joystick: S=%d (%u) T=%d\r\n\033[0m",
 8002230:	f9b7 1054 	ldrsh.w	r1, [r7, #84]	@ 0x54
 8002234:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8002238:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 800223c:	4819      	ldr	r0, [pc, #100]	@ (80022a4 <CAN_RX_Thread_Entry+0x868>)
 800223e:	f013 fd27 	bl	8015c90 <iprintf>
                       steering, servo_angle, throttle);
                tx_mutex_put(&printf_mutex);
 8002242:	4810      	ldr	r0, [pc, #64]	@ (8002284 <CAN_RX_Thread_Entry+0x848>)
 8002244:	f012 fe3e 	bl	8014ec4 <_txe_mutex_put>
              }
            }
            break;
 8002248:	e015      	b.n	8002276 <CAN_RX_Thread_Entry+0x83a>

          default:
            /* ID desconhecido */
            tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 800224a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800224e:	480d      	ldr	r0, [pc, #52]	@ (8002284 <CAN_RX_Thread_Entry+0x848>)
 8002250:	f012 fdec 	bl	8014e2c <_txe_mutex_get>
            printf("\033[1;36m[CAN_RX] ID desconhecido: 0x%03lX\r\n\033[0m", rx_msg.id);
 8002254:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002256:	4619      	mov	r1, r3
 8002258:	4813      	ldr	r0, [pc, #76]	@ (80022a8 <CAN_RX_Thread_Entry+0x86c>)
 800225a:	f013 fd19 	bl	8015c90 <iprintf>
            tx_mutex_put(&printf_mutex);
 800225e:	4809      	ldr	r0, [pc, #36]	@ (8002284 <CAN_RX_Thread_Entry+0x848>)
 8002260:	f012 fe30 	bl	8014ec4 <_txe_mutex_put>
            break;
 8002264:	e008      	b.n	8002278 <CAN_RX_Thread_Entry+0x83c>
            break;
 8002266:	bf00      	nop
 8002268:	e006      	b.n	8002278 <CAN_RX_Thread_Entry+0x83c>
            break;
 800226a:	bf00      	nop
 800226c:	e004      	b.n	8002278 <CAN_RX_Thread_Entry+0x83c>
            break;
 800226e:	bf00      	nop
 8002270:	e002      	b.n	8002278 <CAN_RX_Thread_Entry+0x83c>
            break;
 8002272:	bf00      	nop
 8002274:	e000      	b.n	8002278 <CAN_RX_Thread_Entry+0x83c>
            break;
 8002276:	bf00      	nop
        }
      }
    }

    /* Small delay to avoid busy-waiting */
    tx_thread_sleep(10);  // 10 ticks (~10ms)
 8002278:	200a      	movs	r0, #10
 800227a:	f011 ffa1 	bl	80141c0 <_tx_thread_sleep>
  {
 800227e:	e44a      	b.n	8001b16 <CAN_RX_Thread_Entry+0xda>
 8002280:	42021400 	.word	0x42021400
 8002284:	20009300 	.word	0x20009300
 8002288:	080185c0 	.word	0x080185c0
 800228c:	20009344 	.word	0x20009344
 8002290:	080185e0 	.word	0x080185e0
 8002294:	51eb851f 	.word	0x51eb851f
 8002298:	2000934e 	.word	0x2000934e
 800229c:	2000934d 	.word	0x2000934d
 80022a0:	20009354 	.word	0x20009354
 80022a4:	0801861c 	.word	0x0801861c
 80022a8:	08018650 	.word	0x08018650

080022ac <IMU_Thread_Entry>:
  * @brief  IMU thread entry function
  * @param  thread_input: thread input parameter (not used)
  * @retval None
  */
static void IMU_Thread_Entry(ULONG thread_input)
{
 80022ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022b0:	b0ae      	sub	sp, #184	@ 0xb8
 80022b2:	af10      	add	r7, sp, #64	@ 0x40
 80022b4:	62f8      	str	r0, [r7, #44]	@ 0x2c
  ISM330DHCX_AxesRaw_t gyro_data;
  IIS2MDC_MagData_t mag_data;
  HAL_StatusTypeDef status_accel, status_gyro, status_mag;
  HAL_StatusTypeDef init_status_ism, init_status_iis;

  tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 80022b6:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80022ba:	48bd      	ldr	r0, [pc, #756]	@ (80025b0 <IMU_Thread_Entry+0x304>)
 80022bc:	f012 fdb6 	bl	8014e2c <_txe_mutex_get>
  printf("\r\n[IMU] Thread iniciada!\r\n");
 80022c0:	48bc      	ldr	r0, [pc, #752]	@ (80025b4 <IMU_Thread_Entry+0x308>)
 80022c2:	f013 fd4d 	bl	8015d60 <puts>
  tx_mutex_put(&printf_mutex);
 80022c6:	48ba      	ldr	r0, [pc, #744]	@ (80025b0 <IMU_Thread_Entry+0x304>)
 80022c8:	f012 fdfc 	bl	8014ec4 <_txe_mutex_put>

  /* Initialize ISM330DHCX */
  init_status_ism = ISM330DHCX_Init();
 80022cc:	f001 fb2a 	bl	8003924 <ISM330DHCX_Init>
 80022d0:	4603      	mov	r3, r0
 80022d2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

  if (init_status_ism == HAL_OK)
 80022d6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d10b      	bne.n	80022f6 <IMU_Thread_Entry+0x4a>
  {
    tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 80022de:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80022e2:	48b3      	ldr	r0, [pc, #716]	@ (80025b0 <IMU_Thread_Entry+0x304>)
 80022e4:	f012 fda2 	bl	8014e2c <_txe_mutex_get>
    printf("[IMU] ISM330DHCX inicializado com sucesso!\r\n");
 80022e8:	48b3      	ldr	r0, [pc, #716]	@ (80025b8 <IMU_Thread_Entry+0x30c>)
 80022ea:	f013 fd39 	bl	8015d60 <puts>
    tx_mutex_put(&printf_mutex);
 80022ee:	48b0      	ldr	r0, [pc, #704]	@ (80025b0 <IMU_Thread_Entry+0x304>)
 80022f0:	f012 fde8 	bl	8014ec4 <_txe_mutex_put>
 80022f4:	e00d      	b.n	8002312 <IMU_Thread_Entry+0x66>
  }
  else
  {
    tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 80022f6:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80022fa:	48ad      	ldr	r0, [pc, #692]	@ (80025b0 <IMU_Thread_Entry+0x304>)
 80022fc:	f012 fd96 	bl	8014e2c <_txe_mutex_get>
    printf("[IMU] ERRO ao inicializar ISM330DHCX! Status: %d\r\n", init_status_ism);
 8002300:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8002304:	4619      	mov	r1, r3
 8002306:	48ad      	ldr	r0, [pc, #692]	@ (80025bc <IMU_Thread_Entry+0x310>)
 8002308:	f013 fcc2 	bl	8015c90 <iprintf>
    tx_mutex_put(&printf_mutex);
 800230c:	48a8      	ldr	r0, [pc, #672]	@ (80025b0 <IMU_Thread_Entry+0x304>)
 800230e:	f012 fdd9 	bl	8014ec4 <_txe_mutex_put>
  }

  /* Initialize IIS2MDC (Magnetometer) */
  init_status_iis = IIS2MDC_Init();
 8002312:	f001 fa25 	bl	8003760 <IIS2MDC_Init>
 8002316:	4603      	mov	r3, r0
 8002318:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

  if (init_status_iis == HAL_OK)
 800231c:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8002320:	2b00      	cmp	r3, #0
 8002322:	d10b      	bne.n	800233c <IMU_Thread_Entry+0x90>
  {
    tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8002324:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002328:	48a1      	ldr	r0, [pc, #644]	@ (80025b0 <IMU_Thread_Entry+0x304>)
 800232a:	f012 fd7f 	bl	8014e2c <_txe_mutex_get>
    printf("[IMU] IIS2MDC (Magnetometro) inicializado com sucesso!\r\n");
 800232e:	48a4      	ldr	r0, [pc, #656]	@ (80025c0 <IMU_Thread_Entry+0x314>)
 8002330:	f013 fd16 	bl	8015d60 <puts>
    tx_mutex_put(&printf_mutex);
 8002334:	489e      	ldr	r0, [pc, #632]	@ (80025b0 <IMU_Thread_Entry+0x304>)
 8002336:	f012 fdc5 	bl	8014ec4 <_txe_mutex_put>
 800233a:	e00d      	b.n	8002358 <IMU_Thread_Entry+0xac>
  }
  else
  {
    tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 800233c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002340:	489b      	ldr	r0, [pc, #620]	@ (80025b0 <IMU_Thread_Entry+0x304>)
 8002342:	f012 fd73 	bl	8014e2c <_txe_mutex_get>
    printf("[IMU] ERRO ao inicializar IIS2MDC! Status: %d\r\n", init_status_iis);
 8002346:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 800234a:	4619      	mov	r1, r3
 800234c:	489d      	ldr	r0, [pc, #628]	@ (80025c4 <IMU_Thread_Entry+0x318>)
 800234e:	f013 fc9f 	bl	8015c90 <iprintf>
    tx_mutex_put(&printf_mutex);
 8002352:	4897      	ldr	r0, [pc, #604]	@ (80025b0 <IMU_Thread_Entry+0x304>)
 8002354:	f012 fdb6 	bl	8014ec4 <_txe_mutex_put>
  }

  while (1)
  {
    /* === ACELERMETRO: ImuAccel_t (0x400) === */
    status_accel = ISM330DHCX_ReadAccel(&accel_data);
 8002358:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800235c:	4618      	mov	r0, r3
 800235e:	f001 fb1b 	bl	8003998 <ISM330DHCX_ReadAccel>
 8002362:	4603      	mov	r3, r0
 8002364:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75

    if (status_accel == HAL_OK)
 8002368:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 800236c:	2b00      	cmp	r3, #0
 800236e:	d13a      	bne.n	80023e6 <IMU_Thread_Entry+0x13a>
    {
      ImuAccel_t accel_frame;

      /* Converso para milli-g (ex: 1.234g -> 1234 mg) */
      accel_frame.acc_x = (int16_t)(accel_data.x * 1000.0f);
 8002370:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002374:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 80025c8 <IMU_Thread_Entry+0x31c>
 8002378:	ee67 7a87 	vmul.f32	s15, s15, s14
 800237c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002380:	ee17 3a90 	vmov	r3, s15
 8002384:	b21b      	sxth	r3, r3
 8002386:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
      accel_frame.acc_y = (int16_t)(accel_data.y * 1000.0f);
 800238a:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800238e:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 80025c8 <IMU_Thread_Entry+0x31c>
 8002392:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002396:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800239a:	ee17 3a90 	vmov	r3, s15
 800239e:	b21b      	sxth	r3, r3
 80023a0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      accel_frame.acc_z = (int16_t)(accel_data.z * 1000.0f);
 80023a4:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80023a8:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 80025c8 <IMU_Thread_Entry+0x31c>
 80023ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023b4:	ee17 3a90 	vmov	r3, s15
 80023b8:	b21b      	sxth	r3, r3
 80023ba:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

      accel_frame.reserved = 0;
 80023be:	2300      	movs	r3, #0
 80023c0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

      /* Status: bit 0 = sensor error */
      accel_frame.status = (init_status_ism != HAL_OK) ? (1 << 0) : 0;
 80023c4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	bf14      	ite	ne
 80023cc:	2301      	movne	r3, #1
 80023ce:	2300      	moveq	r3, #0
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

      /* Enviar frame (8 bytes) */
      mcp_send_message(CAN_ID_IMU_ACCEL, (uint8_t*)&accel_frame, sizeof(accel_frame));
 80023d6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80023da:	2208      	movs	r2, #8
 80023dc:	4619      	mov	r1, r3
 80023de:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80023e2:	f7ff f855 	bl	8001490 <mcp_send_message>
    }

    /* Small delay before reading gyro */
    tx_thread_sleep(5);
 80023e6:	2005      	movs	r0, #5
 80023e8:	f011 feea 	bl	80141c0 <_tx_thread_sleep>

    /* === GIROSCPIO: ImuGyro_t (0x401) === */
    status_gyro = ISM330DHCX_ReadGyro(&gyro_data);
 80023ec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80023f0:	4618      	mov	r0, r3
 80023f2:	f001 fb29 	bl	8003a48 <ISM330DHCX_ReadGyro>
 80023f6:	4603      	mov	r3, r0
 80023f8:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74

    if (status_gyro == HAL_OK)
 80023fc:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8002400:	2b00      	cmp	r3, #0
 8002402:	d137      	bne.n	8002474 <IMU_Thread_Entry+0x1c8>
    {
      ImuGyro_t gyro_frame;

      /* Converso para 0.1 /s (ex: 123.4 dps -> 1234) */
      gyro_frame.gyro_x = (int16_t)(gyro_data.x * 10.0f);
 8002404:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002408:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800240c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002410:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002414:	ee17 3a90 	vmov	r3, s15
 8002418:	b21b      	sxth	r3, r3
 800241a:	873b      	strh	r3, [r7, #56]	@ 0x38
      gyro_frame.gyro_y = (int16_t)(gyro_data.y * 10.0f);
 800241c:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002420:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002424:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002428:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800242c:	ee17 3a90 	vmov	r3, s15
 8002430:	b21b      	sxth	r3, r3
 8002432:	877b      	strh	r3, [r7, #58]	@ 0x3a
      gyro_frame.gyro_z = (int16_t)(gyro_data.z * 10.0f);
 8002434:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002438:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800243c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002440:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002444:	ee17 3a90 	vmov	r3, s15
 8002448:	b21b      	sxth	r3, r3
 800244a:	87bb      	strh	r3, [r7, #60]	@ 0x3c

      gyro_frame.reserved = 0;
 800244c:	2300      	movs	r3, #0
 800244e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
      gyro_frame.status = (init_status_ism != HAL_OK) ? (1 << 0) : 0;
 8002452:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8002456:	2b00      	cmp	r3, #0
 8002458:	bf14      	ite	ne
 800245a:	2301      	movne	r3, #1
 800245c:	2300      	moveq	r3, #0
 800245e:	b2db      	uxtb	r3, r3
 8002460:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

      /* Enviar frame (8 bytes) */
      mcp_send_message(CAN_ID_IMU_GYRO, (uint8_t*)&gyro_frame, sizeof(gyro_frame));
 8002464:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002468:	2208      	movs	r2, #8
 800246a:	4619      	mov	r1, r3
 800246c:	f240 4001 	movw	r0, #1025	@ 0x401
 8002470:	f7ff f80e 	bl	8001490 <mcp_send_message>
    }

    /* Small delay before reading magnetometer */
    tx_thread_sleep(5);
 8002474:	2005      	movs	r0, #5
 8002476:	f011 fea3 	bl	80141c0 <_tx_thread_sleep>

    /* === MAGNETMETRO: ImuMag_t (0x402) === */
    status_mag = IIS2MDC_ReadMag(&mag_data);
 800247a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800247e:	4618      	mov	r0, r3
 8002480:	f001 f9a8 	bl	80037d4 <IIS2MDC_ReadMag>
 8002484:	4603      	mov	r3, r0
 8002486:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73

    if (status_mag == HAL_OK)
 800248a:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800248e:	2b00      	cmp	r3, #0
 8002490:	f040 8087 	bne.w	80025a2 <IMU_Thread_Entry+0x2f6>
    {
      ImuMag_t mag_frame;

      /* Dados j em milli-Gauss */
      mag_frame.mag_x = (int16_t)(mag_data.x);
 8002494:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002498:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800249c:	ee17 3a90 	vmov	r3, s15
 80024a0:	b21b      	sxth	r3, r3
 80024a2:	863b      	strh	r3, [r7, #48]	@ 0x30
      mag_frame.mag_y = (int16_t)(mag_data.y);
 80024a4:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80024a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024ac:	ee17 3a90 	vmov	r3, s15
 80024b0:	b21b      	sxth	r3, r3
 80024b2:	867b      	strh	r3, [r7, #50]	@ 0x32
      mag_frame.mag_z = (int16_t)(mag_data.z);
 80024b4:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80024b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024bc:	ee17 3a90 	vmov	r3, s15
 80024c0:	b21b      	sxth	r3, r3
 80024c2:	86bb      	strh	r3, [r7, #52]	@ 0x34

      mag_frame.reserved = 0;
 80024c4:	2300      	movs	r3, #0
 80024c6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
      mag_frame.status = (init_status_iis != HAL_OK) ? (1 << 0) : 0;
 80024ca:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	bf14      	ite	ne
 80024d2:	2301      	movne	r3, #1
 80024d4:	2300      	moveq	r3, #0
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

      /* Enviar frame (8 bytes) */
      mcp_send_message(CAN_ID_IMU_MAG, (uint8_t*)&mag_frame, sizeof(mag_frame));
 80024dc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80024e0:	2208      	movs	r2, #8
 80024e2:	4619      	mov	r1, r3
 80024e4:	f240 4002 	movw	r0, #1026	@ 0x402
 80024e8:	f7fe ffd2 	bl	8001490 <mcp_send_message>

      tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 80024ec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80024f0:	482f      	ldr	r0, [pc, #188]	@ (80025b0 <IMU_Thread_Entry+0x304>)
 80024f2:	f012 fc9b 	bl	8014e2c <_txe_mutex_get>
      printf("[IMU] Accel(%.2f, %.2f, %.2f)g | Gyro(%.1f, %.1f, %.1f)dps | Mag(%.0f, %.0f, %.0f)mG\r\n",
             accel_data.x, accel_data.y, accel_data.z,
 80024f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
      printf("[IMU] Accel(%.2f, %.2f, %.2f)g | Gyro(%.1f, %.1f, %.1f)dps | Mag(%.0f, %.0f, %.0f)mG\r\n",
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7fe f947 	bl	800078c <__aeabi_f2d>
 80024fe:	e9c7 0108 	strd	r0, r1, [r7, #32]
             accel_data.x, accel_data.y, accel_data.z,
 8002502:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
      printf("[IMU] Accel(%.2f, %.2f, %.2f)g | Gyro(%.1f, %.1f, %.1f)dps | Mag(%.0f, %.0f, %.0f)mG\r\n",
 8002504:	4618      	mov	r0, r3
 8002506:	f7fe f941 	bl	800078c <__aeabi_f2d>
 800250a:	e9c7 0106 	strd	r0, r1, [r7, #24]
             accel_data.x, accel_data.y, accel_data.z,
 800250e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
      printf("[IMU] Accel(%.2f, %.2f, %.2f)g | Gyro(%.1f, %.1f, %.1f)dps | Mag(%.0f, %.0f, %.0f)mG\r\n",
 8002510:	4618      	mov	r0, r3
 8002512:	f7fe f93b 	bl	800078c <__aeabi_f2d>
 8002516:	e9c7 0104 	strd	r0, r1, [r7, #16]
             gyro_data.x, gyro_data.y, gyro_data.z,
 800251a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
      printf("[IMU] Accel(%.2f, %.2f, %.2f)g | Gyro(%.1f, %.1f, %.1f)dps | Mag(%.0f, %.0f, %.0f)mG\r\n",
 800251c:	4618      	mov	r0, r3
 800251e:	f7fe f935 	bl	800078c <__aeabi_f2d>
 8002522:	e9c7 0102 	strd	r0, r1, [r7, #8]
             gyro_data.x, gyro_data.y, gyro_data.z,
 8002526:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
      printf("[IMU] Accel(%.2f, %.2f, %.2f)g | Gyro(%.1f, %.1f, %.1f)dps | Mag(%.0f, %.0f, %.0f)mG\r\n",
 8002528:	4618      	mov	r0, r3
 800252a:	f7fe f92f 	bl	800078c <__aeabi_f2d>
 800252e:	e9c7 0100 	strd	r0, r1, [r7]
             gyro_data.x, gyro_data.y, gyro_data.z,
 8002532:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
      printf("[IMU] Accel(%.2f, %.2f, %.2f)g | Gyro(%.1f, %.1f, %.1f)dps | Mag(%.0f, %.0f, %.0f)mG\r\n",
 8002534:	4618      	mov	r0, r3
 8002536:	f7fe f929 	bl	800078c <__aeabi_f2d>
 800253a:	4682      	mov	sl, r0
 800253c:	468b      	mov	fp, r1
             mag_data.x, mag_data.y, mag_data.z);
 800253e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
      printf("[IMU] Accel(%.2f, %.2f, %.2f)g | Gyro(%.1f, %.1f, %.1f)dps | Mag(%.0f, %.0f, %.0f)mG\r\n",
 8002540:	4618      	mov	r0, r3
 8002542:	f7fe f923 	bl	800078c <__aeabi_f2d>
 8002546:	4680      	mov	r8, r0
 8002548:	4689      	mov	r9, r1
             mag_data.x, mag_data.y, mag_data.z);
 800254a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
      printf("[IMU] Accel(%.2f, %.2f, %.2f)g | Gyro(%.1f, %.1f, %.1f)dps | Mag(%.0f, %.0f, %.0f)mG\r\n",
 800254c:	4618      	mov	r0, r3
 800254e:	f7fe f91d 	bl	800078c <__aeabi_f2d>
 8002552:	4604      	mov	r4, r0
 8002554:	460d      	mov	r5, r1
             mag_data.x, mag_data.y, mag_data.z);
 8002556:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
      printf("[IMU] Accel(%.2f, %.2f, %.2f)g | Gyro(%.1f, %.1f, %.1f)dps | Mag(%.0f, %.0f, %.0f)mG\r\n",
 8002558:	4618      	mov	r0, r3
 800255a:	f7fe f917 	bl	800078c <__aeabi_f2d>
 800255e:	4602      	mov	r2, r0
 8002560:	460b      	mov	r3, r1
 8002562:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8002566:	e9cd 450c 	strd	r4, r5, [sp, #48]	@ 0x30
 800256a:	e9cd 890a 	strd	r8, r9, [sp, #40]	@ 0x28
 800256e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8002572:	ed97 7b00 	vldr	d7, [r7]
 8002576:	ed8d 7b06 	vstr	d7, [sp, #24]
 800257a:	ed97 7b02 	vldr	d7, [r7, #8]
 800257e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002582:	ed97 7b04 	vldr	d7, [r7, #16]
 8002586:	ed8d 7b02 	vstr	d7, [sp, #8]
 800258a:	ed97 7b06 	vldr	d7, [r7, #24]
 800258e:	ed8d 7b00 	vstr	d7, [sp]
 8002592:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002596:	480d      	ldr	r0, [pc, #52]	@ (80025cc <IMU_Thread_Entry+0x320>)
 8002598:	f013 fb7a 	bl	8015c90 <iprintf>
      tx_mutex_put(&printf_mutex);
 800259c:	4804      	ldr	r0, [pc, #16]	@ (80025b0 <IMU_Thread_Entry+0x304>)
 800259e:	f012 fc91 	bl	8014ec4 <_txe_mutex_put>
    }

    /* Sleep ajustado: CAN_PERIOD_IMU_FAST_MS menos os delays internos (5+5=10ms) */
    uint32_t imu_sleep = (CAN_PERIOD_IMU_FAST_MS > 10) ? (CAN_PERIOD_IMU_FAST_MS - 10) : 0;
 80025a2:	f240 33de 	movw	r3, #990	@ 0x3de
 80025a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    tx_thread_sleep(imu_sleep);
 80025a8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80025aa:	f011 fe09 	bl	80141c0 <_tx_thread_sleep>
  {
 80025ae:	e6d3      	b.n	8002358 <IMU_Thread_Entry+0xac>
 80025b0:	20009300 	.word	0x20009300
 80025b4:	08018680 	.word	0x08018680
 80025b8:	0801869c 	.word	0x0801869c
 80025bc:	080186c8 	.word	0x080186c8
 80025c0:	080186fc 	.word	0x080186fc
 80025c4:	08018734 	.word	0x08018734
 80025c8:	447a0000 	.word	0x447a0000
 80025cc:	08018764 	.word	0x08018764

080025d0 <ToF_Thread_Entry>:
  * @brief  ToF thread entry function (Simple Implementation)
  * @param  thread_input: thread input parameter (not used)
  * @retval None
  */
static void ToF_Thread_Entry(ULONG thread_input)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	f5ad 6db3 	sub.w	sp, sp, #1432	@ 0x598
 80025d6:	af02      	add	r7, sp, #8
 80025d8:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80025dc:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 80025e0:	6018      	str	r0, [r3, #0]
  uint8_t status;
  uint8_t isAlive;
  uint8_t isReady;
  VL53L5CX_ResultsData Results;

  tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 80025e2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80025e6:	48cf      	ldr	r0, [pc, #828]	@ (8002924 <ToF_Thread_Entry+0x354>)
 80025e8:	f012 fc20 	bl	8014e2c <_txe_mutex_get>
  printf("\r\n[ToF] Thread iniciada!\r\n");
 80025ec:	48ce      	ldr	r0, [pc, #824]	@ (8002928 <ToF_Thread_Entry+0x358>)
 80025ee:	f013 fbb7 	bl	8015d60 <puts>
  tx_mutex_put(&printf_mutex);
 80025f2:	48cc      	ldr	r0, [pc, #816]	@ (8002924 <ToF_Thread_Entry+0x354>)
 80025f4:	f012 fc66 	bl	8014ec4 <_txe_mutex_put>

  /* 1. Configurar I2C Address */
  Dev.platform.address = 0x52;
 80025f8:	4bcc      	ldr	r3, [pc, #816]	@ (800292c <ToF_Thread_Entry+0x35c>)
 80025fa:	2252      	movs	r2, #82	@ 0x52
 80025fc:	801a      	strh	r2, [r3, #0]

  /* 2. Reset via XSHUT (Hardware Reset) */
  HAL_GPIO_WritePin(Mems_VL53_xshut_GPIO_Port, Mems_VL53_xshut_Pin, GPIO_PIN_RESET);
 80025fe:	2200      	movs	r2, #0
 8002600:	2102      	movs	r1, #2
 8002602:	48cb      	ldr	r0, [pc, #812]	@ (8002930 <ToF_Thread_Entry+0x360>)
 8002604:	f004 fa62 	bl	8006acc <HAL_GPIO_WritePin>
  tx_thread_sleep(2);
 8002608:	2002      	movs	r0, #2
 800260a:	f011 fdd9 	bl	80141c0 <_tx_thread_sleep>
  HAL_GPIO_WritePin(Mems_VL53_xshut_GPIO_Port, Mems_VL53_xshut_Pin, GPIO_PIN_SET);
 800260e:	2201      	movs	r2, #1
 8002610:	2102      	movs	r1, #2
 8002612:	48c7      	ldr	r0, [pc, #796]	@ (8002930 <ToF_Thread_Entry+0x360>)
 8002614:	f004 fa5a 	bl	8006acc <HAL_GPIO_WritePin>
  tx_thread_sleep(2);
 8002618:	2002      	movs	r0, #2
 800261a:	f011 fdd1 	bl	80141c0 <_tx_thread_sleep>

  /* 3. Verificar se est vivo */
  status = vl53l5cx_is_alive(&Dev, &isAlive);
 800261e:	f207 5385 	addw	r3, r7, #1413	@ 0x585
 8002622:	4619      	mov	r1, r3
 8002624:	48c1      	ldr	r0, [pc, #772]	@ (800292c <ToF_Thread_Entry+0x35c>)
 8002626:	f00f fb7d 	bl	8011d24 <vl53l5cx_is_alive>
 800262a:	4603      	mov	r3, r0
 800262c:	f887 3586 	strb.w	r3, [r7, #1414]	@ 0x586

  if (!isAlive || status) {
 8002630:	f897 3585 	ldrb.w	r3, [r7, #1413]	@ 0x585
 8002634:	2b00      	cmp	r3, #0
 8002636:	d003      	beq.n	8002640 <ToF_Thread_Entry+0x70>
 8002638:	f897 3586 	ldrb.w	r3, [r7, #1414]	@ 0x586
 800263c:	2b00      	cmp	r3, #0
 800263e:	d00a      	beq.n	8002656 <ToF_Thread_Entry+0x86>
      tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8002640:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002644:	48b7      	ldr	r0, [pc, #732]	@ (8002924 <ToF_Thread_Entry+0x354>)
 8002646:	f012 fbf1 	bl	8014e2c <_txe_mutex_get>
      printf("[ToF] ERRO: Sensor no detetado!\r\n");
 800264a:	48ba      	ldr	r0, [pc, #744]	@ (8002934 <ToF_Thread_Entry+0x364>)
 800264c:	f013 fb88 	bl	8015d60 <puts>
      tx_mutex_put(&printf_mutex);
 8002650:	48b4      	ldr	r0, [pc, #720]	@ (8002924 <ToF_Thread_Entry+0x354>)
 8002652:	f012 fc37 	bl	8014ec4 <_txe_mutex_put>
  }

  /* 4. Inicializar (Upload de Firmware) */
  status = vl53l5cx_init(&Dev);
 8002656:	48b5      	ldr	r0, [pc, #724]	@ (800292c <ToF_Thread_Entry+0x35c>)
 8002658:	f00f fbae 	bl	8011db8 <vl53l5cx_init>
 800265c:	4603      	mov	r3, r0
 800265e:	f887 3586 	strb.w	r3, [r7, #1414]	@ 0x586

  if (status) {
 8002662:	f897 3586 	ldrb.w	r3, [r7, #1414]	@ 0x586
 8002666:	2b00      	cmp	r3, #0
 8002668:	d00b      	beq.n	8002682 <ToF_Thread_Entry+0xb2>
      tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 800266a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800266e:	48ad      	ldr	r0, [pc, #692]	@ (8002924 <ToF_Thread_Entry+0x354>)
 8002670:	f012 fbdc 	bl	8014e2c <_txe_mutex_get>
      printf("[ToF] ERRO: Init falhou!\r\n");
 8002674:	48b0      	ldr	r0, [pc, #704]	@ (8002938 <ToF_Thread_Entry+0x368>)
 8002676:	f013 fb73 	bl	8015d60 <puts>
      tx_mutex_put(&printf_mutex);
 800267a:	48aa      	ldr	r0, [pc, #680]	@ (8002924 <ToF_Thread_Entry+0x354>)
 800267c:	f012 fc22 	bl	8014ec4 <_txe_mutex_put>
 8002680:	e00a      	b.n	8002698 <ToF_Thread_Entry+0xc8>
  } else {
      tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8002682:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002686:	48a7      	ldr	r0, [pc, #668]	@ (8002924 <ToF_Thread_Entry+0x354>)
 8002688:	f012 fbd0 	bl	8014e2c <_txe_mutex_get>
      printf("[ToF] VL53L5CX inicializado!\r\n");
 800268c:	48ab      	ldr	r0, [pc, #684]	@ (800293c <ToF_Thread_Entry+0x36c>)
 800268e:	f013 fb67 	bl	8015d60 <puts>
      tx_mutex_put(&printf_mutex);
 8002692:	48a4      	ldr	r0, [pc, #656]	@ (8002924 <ToF_Thread_Entry+0x354>)
 8002694:	f012 fc16 	bl	8014ec4 <_txe_mutex_put>
  }

  /* 5. Iniciar Leitura (Ranging) */
  status = vl53l5cx_start_ranging(&Dev);
 8002698:	48a4      	ldr	r0, [pc, #656]	@ (800292c <ToF_Thread_Entry+0x35c>)
 800269a:	f00f fff9 	bl	8012690 <vl53l5cx_start_ranging>
 800269e:	4603      	mov	r3, r0
 80026a0:	f887 3586 	strb.w	r3, [r7, #1414]	@ 0x586

  if (status) {
 80026a4:	f897 3586 	ldrb.w	r3, [r7, #1414]	@ 0x586
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d00b      	beq.n	80026c4 <ToF_Thread_Entry+0xf4>
      tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 80026ac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80026b0:	489c      	ldr	r0, [pc, #624]	@ (8002924 <ToF_Thread_Entry+0x354>)
 80026b2:	f012 fbbb 	bl	8014e2c <_txe_mutex_get>
      printf("[ToF] ERRO: Start ranging falhou!\r\n");
 80026b6:	48a2      	ldr	r0, [pc, #648]	@ (8002940 <ToF_Thread_Entry+0x370>)
 80026b8:	f013 fb52 	bl	8015d60 <puts>
      tx_mutex_put(&printf_mutex);
 80026bc:	4899      	ldr	r0, [pc, #612]	@ (8002924 <ToF_Thread_Entry+0x354>)
 80026be:	f012 fc01 	bl	8014ec4 <_txe_mutex_put>
 80026c2:	e00a      	b.n	80026da <ToF_Thread_Entry+0x10a>
  } else {
      tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 80026c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80026c8:	4896      	ldr	r0, [pc, #600]	@ (8002924 <ToF_Thread_Entry+0x354>)
 80026ca:	f012 fbaf 	bl	8014e2c <_txe_mutex_get>
      printf("[ToF] Ranging iniciado!\r\n");
 80026ce:	489d      	ldr	r0, [pc, #628]	@ (8002944 <ToF_Thread_Entry+0x374>)
 80026d0:	f013 fb46 	bl	8015d60 <puts>
      tx_mutex_put(&printf_mutex);
 80026d4:	4893      	ldr	r0, [pc, #588]	@ (8002924 <ToF_Thread_Entry+0x354>)
 80026d6:	f012 fbf5 	bl	8014ec4 <_txe_mutex_put>

  /* --- LOOP PRINCIPAL DA THREAD --- */
  while (1)
  {
      /* Verificar se h dados prontos */
      status = vl53l5cx_check_data_ready(&Dev, &isReady);
 80026da:	f207 5384 	addw	r3, r7, #1412	@ 0x584
 80026de:	4619      	mov	r1, r3
 80026e0:	4892      	ldr	r0, [pc, #584]	@ (800292c <ToF_Thread_Entry+0x35c>)
 80026e2:	f010 f94f 	bl	8012984 <vl53l5cx_check_data_ready>
 80026e6:	4603      	mov	r3, r0
 80026e8:	f887 3586 	strb.w	r3, [r7, #1414]	@ 0x586

      if (isReady)
 80026ec:	f897 3584 	ldrb.w	r3, [r7, #1412]	@ 0x584
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	f000 8283 	beq.w	8002bfc <ToF_Thread_Entry+0x62c>
      {
          vl53l5cx_get_ranging_data(&Dev, &Results);
 80026f6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80026fa:	4619      	mov	r1, r3
 80026fc:	488b      	ldr	r0, [pc, #556]	@ (800292c <ToF_Thread_Entry+0x35c>)
 80026fe:	f010 f991 	bl	8012a24 <vl53l5cx_get_ranging_data>


          /* Lgica de deteo de gestos/mo: Encontrar o ponto mais prximo */
          uint16_t min_dist = 4000; // Max range
 8002702:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8002706:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
          uint8_t nearest_zone = 255;
 800270a:	23ff      	movs	r3, #255	@ 0xff
 800270c:	f887 358d 	strb.w	r3, [r7, #1421]	@ 0x58d
          uint8_t valid_targets = 0; // Contador de alvos vlidos detectados
 8002710:	2300      	movs	r3, #0
 8002712:	f887 358c 	strb.w	r3, [r7, #1420]	@ 0x58c

          /* Varrer as zonas (assumindo 8x8 = 64 zonas, ou 4x4 = 16) */
          /* O loop at 64  seguro pois o array tem tamanho fixo */
          for (int i = 0; i < 64; i++) {
 8002716:	2300      	movs	r3, #0
 8002718:	f8c7 3588 	str.w	r3, [r7, #1416]	@ 0x588
 800271c:	e080      	b.n	8002820 <ToF_Thread_Entry+0x250>
              if (Results.distance_mm[i] > 0 && Results.distance_mm[i] < min_dist) {
 800271e:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002722:	f2a3 525c 	subw	r2, r3, #1372	@ 0x55c
 8002726:	f8d7 3588 	ldr.w	r3, [r7, #1416]	@ 0x588
 800272a:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	4413      	add	r3, r2
 8002732:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002736:	2b00      	cmp	r3, #0
 8002738:	dd40      	ble.n	80027bc <ToF_Thread_Entry+0x1ec>
 800273a:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800273e:	f2a3 525c 	subw	r2, r3, #1372	@ 0x55c
 8002742:	f8d7 3588 	ldr.w	r3, [r7, #1416]	@ 0x588
 8002746:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 800274a:	005b      	lsls	r3, r3, #1
 800274c:	4413      	add	r3, r2
 800274e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002752:	461a      	mov	r2, r3
 8002754:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8002758:	429a      	cmp	r2, r3
 800275a:	da2f      	bge.n	80027bc <ToF_Thread_Entry+0x1ec>
                  // Filtrar por status (5 e 9 so vlidos)
                  if(Results.target_status[i] == 5 || Results.target_status[i] == 9) {
 800275c:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002760:	f2a3 525c 	subw	r2, r3, #1372	@ 0x55c
 8002764:	f8d7 3588 	ldr.w	r3, [r7, #1416]	@ 0x588
 8002768:	4413      	add	r3, r2
 800276a:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	2b05      	cmp	r3, #5
 8002772:	d00b      	beq.n	800278c <ToF_Thread_Entry+0x1bc>
 8002774:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002778:	f2a3 525c 	subw	r2, r3, #1372	@ 0x55c
 800277c:	f8d7 3588 	ldr.w	r3, [r7, #1416]	@ 0x588
 8002780:	4413      	add	r3, r2
 8002782:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	2b09      	cmp	r3, #9
 800278a:	d143      	bne.n	8002814 <ToF_Thread_Entry+0x244>
                      min_dist = Results.distance_mm[i];
 800278c:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002790:	f2a3 525c 	subw	r2, r3, #1372	@ 0x55c
 8002794:	f8d7 3588 	ldr.w	r3, [r7, #1416]	@ 0x588
 8002798:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 800279c:	005b      	lsls	r3, r3, #1
 800279e:	4413      	add	r3, r2
 80027a0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80027a4:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
                      nearest_zone = (uint8_t)i;
 80027a8:	f8d7 3588 	ldr.w	r3, [r7, #1416]	@ 0x588
 80027ac:	f887 358d 	strb.w	r3, [r7, #1421]	@ 0x58d
                      valid_targets++;
 80027b0:	f897 358c 	ldrb.w	r3, [r7, #1420]	@ 0x58c
 80027b4:	3301      	adds	r3, #1
 80027b6:	f887 358c 	strb.w	r3, [r7, #1420]	@ 0x58c
                  if(Results.target_status[i] == 5 || Results.target_status[i] == 9) {
 80027ba:	e02b      	b.n	8002814 <ToF_Thread_Entry+0x244>
                  }
              } else if (Results.distance_mm[i] > 0) {
 80027bc:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80027c0:	f2a3 525c 	subw	r2, r3, #1372	@ 0x55c
 80027c4:	f8d7 3588 	ldr.w	r3, [r7, #1416]	@ 0x588
 80027c8:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	4413      	add	r3, r2
 80027d0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	dd1e      	ble.n	8002816 <ToF_Thread_Entry+0x246>
                  // Conta alvos vlidos mesmo que no sejam o mais prximo
                  if(Results.target_status[i] == 5 || Results.target_status[i] == 9) {
 80027d8:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80027dc:	f2a3 525c 	subw	r2, r3, #1372	@ 0x55c
 80027e0:	f8d7 3588 	ldr.w	r3, [r7, #1416]	@ 0x588
 80027e4:	4413      	add	r3, r2
 80027e6:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	2b05      	cmp	r3, #5
 80027ee:	d00b      	beq.n	8002808 <ToF_Thread_Entry+0x238>
 80027f0:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80027f4:	f2a3 525c 	subw	r2, r3, #1372	@ 0x55c
 80027f8:	f8d7 3588 	ldr.w	r3, [r7, #1416]	@ 0x588
 80027fc:	4413      	add	r3, r2
 80027fe:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	2b09      	cmp	r3, #9
 8002806:	d106      	bne.n	8002816 <ToF_Thread_Entry+0x246>
                      valid_targets++;
 8002808:	f897 358c 	ldrb.w	r3, [r7, #1420]	@ 0x58c
 800280c:	3301      	adds	r3, #1
 800280e:	f887 358c 	strb.w	r3, [r7, #1420]	@ 0x58c
 8002812:	e000      	b.n	8002816 <ToF_Thread_Entry+0x246>
                  if(Results.target_status[i] == 5 || Results.target_status[i] == 9) {
 8002814:	bf00      	nop
          for (int i = 0; i < 64; i++) {
 8002816:	f8d7 3588 	ldr.w	r3, [r7, #1416]	@ 0x588
 800281a:	3301      	adds	r3, #1
 800281c:	f8c7 3588 	str.w	r3, [r7, #1416]	@ 0x588
 8002820:	f8d7 3588 	ldr.w	r3, [r7, #1416]	@ 0x588
 8002824:	2b3f      	cmp	r3, #63	@ 0x3f
 8002826:	f77f af7a 	ble.w	800271e <ToF_Thread_Entry+0x14e>
                  }
              }
          }

          /* === EMERGENCY STOP LOGIC === */
          EmergencyStopState_t new_state = emergency_state;
 800282a:	4b47      	ldr	r3, [pc, #284]	@ (8002948 <ToF_Thread_Entry+0x378>)
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	f887 3587 	strb.w	r3, [r7, #1415]	@ 0x587

          if (min_dist < TOF_EMERGENCY_THRESHOLD_MM) {
 8002832:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8002836:	2b63      	cmp	r3, #99	@ 0x63
 8002838:	f200 8090 	bhi.w	800295c <ToF_Thread_Entry+0x38c>
              // Entrar em EMERGENCY
              if (emergency_state != ESTOP_STATE_EMERGENCY) {
 800283c:	4b42      	ldr	r3, [pc, #264]	@ (8002948 <ToF_Thread_Entry+0x378>)
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	2b02      	cmp	r3, #2
 8002842:	f000 812c 	beq.w	8002a9e <ToF_Thread_Entry+0x4ce>
                  new_state = ESTOP_STATE_EMERGENCY;
 8002846:	2302      	movs	r3, #2
 8002848:	f887 3587 	strb.w	r3, [r7, #1415]	@ 0x587
                  emergency_stop_active = 1;
 800284c:	4b3f      	ldr	r3, [pc, #252]	@ (800294c <ToF_Thread_Entry+0x37c>)
 800284e:	2201      	movs	r2, #1
 8002850:	701a      	strb	r2, [r3, #0]

                  Motor_Stop();  // Parar motores imediatamente
 8002852:	f001 ffa9 	bl	80047a8 <Motor_Stop>

                  #if ENABLE_LCD
                  LCD1602_SetRGB(LCD_COLOR_EMERGENCY_R, LCD_COLOR_EMERGENCY_G, LCD_COLOR_EMERGENCY_B);
 8002856:	2200      	movs	r2, #0
 8002858:	2100      	movs	r1, #0
 800285a:	20ff      	movs	r0, #255	@ 0xff
 800285c:	f001 fa60 	bl	8003d20 <LCD1602_SetRGB>
                  LCD1602_SetCursor(0, 0);
 8002860:	2100      	movs	r1, #0
 8002862:	2000      	movs	r0, #0
 8002864:	f001 fa2a 	bl	8003cbc <LCD1602_SetCursor>
                  LCD1602_Print("!EMERGENCY STOP!");
 8002868:	4839      	ldr	r0, [pc, #228]	@ (8002950 <ToF_Thread_Entry+0x380>)
 800286a:	f001 fa43 	bl	8003cf4 <LCD1602_Print>
                  LCD1602_SetCursor(0, 1);
 800286e:	2101      	movs	r1, #1
 8002870:	2000      	movs	r0, #0
 8002872:	f001 fa23 	bl	8003cbc <LCD1602_SetCursor>
                  char buf[17];
                  snprintf(buf, sizeof(buf), "Dist: %u mm    ", min_dist);
 8002876:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800287a:	f107 0018 	add.w	r0, r7, #24
 800287e:	4a35      	ldr	r2, [pc, #212]	@ (8002954 <ToF_Thread_Entry+0x384>)
 8002880:	2111      	movs	r1, #17
 8002882:	f013 fa75 	bl	8015d70 <sniprintf>
                  LCD1602_Print(buf);
 8002886:	f107 0318 	add.w	r3, r7, #24
 800288a:	4618      	mov	r0, r3
 800288c:	f001 fa32 	bl	8003cf4 <LCD1602_Print>
                  #endif

                  /* Enviar Emergency Stop frame (0x001) */
                  EmergencyStop_t estop_frame;
                  estop_frame.active = 1;                    /* Emergency active */
 8002890:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002894:	f5a3 63b0 	sub.w	r3, r3, #1408	@ 0x580
 8002898:	2201      	movs	r2, #1
 800289a:	701a      	strb	r2, [r3, #0]
                  estop_frame.source = 0;                    /* 0 = ToF sensor */
 800289c:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80028a0:	f5a3 63b0 	sub.w	r3, r3, #1408	@ 0x580
 80028a4:	2200      	movs	r2, #0
 80028a6:	705a      	strb	r2, [r3, #1]
                  estop_frame.distance_mm = min_dist;        /* Distance to obstacle */
 80028a8:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80028ac:	f5a3 63b0 	sub.w	r3, r3, #1408	@ 0x580
 80028b0:	f8b7 258e 	ldrh.w	r2, [r7, #1422]	@ 0x58e
 80028b4:	805a      	strh	r2, [r3, #2]
                  estop_frame.reason = 0x01;                 /* Reason: Proximity alert */
 80028b6:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80028ba:	f5a3 63b0 	sub.w	r3, r3, #1408	@ 0x580
 80028be:	2201      	movs	r2, #1
 80028c0:	711a      	strb	r2, [r3, #4]
                  estop_frame.reserved[0] = 0;
 80028c2:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80028c6:	f5a3 63b0 	sub.w	r3, r3, #1408	@ 0x580
 80028ca:	2200      	movs	r2, #0
 80028cc:	715a      	strb	r2, [r3, #5]
                  estop_frame.reserved[1] = 0;
 80028ce:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80028d2:	f5a3 63b0 	sub.w	r3, r3, #1408	@ 0x580
 80028d6:	2200      	movs	r2, #0
 80028d8:	719a      	strb	r2, [r3, #6]
                  estop_frame.crc = calculate_crc8((uint8_t*)&estop_frame, sizeof(estop_frame) - 1);
 80028da:	f107 0310 	add.w	r3, r7, #16
 80028de:	2107      	movs	r1, #7
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7fe fd77 	bl	80013d4 <calculate_crc8>
 80028e6:	4603      	mov	r3, r0
 80028e8:	461a      	mov	r2, r3
 80028ea:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80028ee:	f5a3 63b0 	sub.w	r3, r3, #1408	@ 0x580
 80028f2:	71da      	strb	r2, [r3, #7]

                  mcp_send_message(CAN_ID_EMERGENCY_STOP, (uint8_t*)&estop_frame, sizeof(estop_frame));
 80028f4:	f107 0310 	add.w	r3, r7, #16
 80028f8:	2208      	movs	r2, #8
 80028fa:	4619      	mov	r1, r3
 80028fc:	2001      	movs	r0, #1
 80028fe:	f7fe fdc7 	bl	8001490 <mcp_send_message>

                  tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8002902:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002906:	4807      	ldr	r0, [pc, #28]	@ (8002924 <ToF_Thread_Entry+0x354>)
 8002908:	f012 fa90 	bl	8014e2c <_txe_mutex_get>
                  printf("\033[1;31m[EMERGENCY] Dist %u mm < %u mm - MOTORS STOPPED!\033[0m\r\n",
 800290c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8002910:	2264      	movs	r2, #100	@ 0x64
 8002912:	4619      	mov	r1, r3
 8002914:	4810      	ldr	r0, [pc, #64]	@ (8002958 <ToF_Thread_Entry+0x388>)
 8002916:	f013 f9bb 	bl	8015c90 <iprintf>
                         min_dist, TOF_EMERGENCY_THRESHOLD_MM);
                  tx_mutex_put(&printf_mutex);
 800291a:	4802      	ldr	r0, [pc, #8]	@ (8002924 <ToF_Thread_Entry+0x354>)
 800291c:	f012 fad2 	bl	8014ec4 <_txe_mutex_put>
 8002920:	e0bd      	b.n	8002a9e <ToF_Thread_Entry+0x4ce>
 8002922:	bf00      	nop
 8002924:	20009300 	.word	0x20009300
 8002928:	080187bc 	.word	0x080187bc
 800292c:	20009d84 	.word	0x20009d84
 8002930:	42021c00 	.word	0x42021c00
 8002934:	080187d8 	.word	0x080187d8
 8002938:	080187fc 	.word	0x080187fc
 800293c:	08018818 	.word	0x08018818
 8002940:	08018838 	.word	0x08018838
 8002944:	0801885c 	.word	0x0801885c
 8002948:	20009345 	.word	0x20009345
 800294c:	20009344 	.word	0x20009344
 8002950:	08018878 	.word	0x08018878
 8002954:	0801888c 	.word	0x0801888c
 8002958:	0801889c 	.word	0x0801889c
              }
          }
          else if (min_dist >= TOF_RECOVERY_THRESHOLD_MM) {
 800295c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8002960:	2b77      	cmp	r3, #119	@ 0x77
 8002962:	f240 8082 	bls.w	8002a6a <ToF_Thread_Entry+0x49a>
              // Recuperar para NORMAL
              if (emergency_state == ESTOP_STATE_EMERGENCY) {
 8002966:	4ba8      	ldr	r3, [pc, #672]	@ (8002c08 <ToF_Thread_Entry+0x638>)
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	2b02      	cmp	r3, #2
 800296c:	d165      	bne.n	8002a3a <ToF_Thread_Entry+0x46a>
                  new_state = ESTOP_STATE_NORMAL;
 800296e:	2300      	movs	r3, #0
 8002970:	f887 3587 	strb.w	r3, [r7, #1415]	@ 0x587
                  emergency_stop_active = 0;
 8002974:	4ba5      	ldr	r3, [pc, #660]	@ (8002c0c <ToF_Thread_Entry+0x63c>)
 8002976:	2200      	movs	r2, #0
 8002978:	701a      	strb	r2, [r3, #0]

                  #if ENABLE_LCD
                  LCD1602_SetRGB(LCD_COLOR_NORMAL_R, LCD_COLOR_NORMAL_G, LCD_COLOR_NORMAL_B);
 800297a:	22ff      	movs	r2, #255	@ 0xff
 800297c:	21ff      	movs	r1, #255	@ 0xff
 800297e:	20ff      	movs	r0, #255	@ 0xff
 8002980:	f001 f9ce 	bl	8003d20 <LCD1602_SetRGB>
                  LCD1602_UpdateLine2(shared_tof_distance, shared_speed);
 8002984:	4ba2      	ldr	r3, [pc, #648]	@ (8002c10 <ToF_Thread_Entry+0x640>)
 8002986:	881b      	ldrh	r3, [r3, #0]
 8002988:	b29b      	uxth	r3, r3
 800298a:	4aa2      	ldr	r2, [pc, #648]	@ (8002c14 <ToF_Thread_Entry+0x644>)
 800298c:	edd2 7a00 	vldr	s15, [r2]
 8002990:	eeb0 0a67 	vmov.f32	s0, s15
 8002994:	4618      	mov	r0, r3
 8002996:	f001 fa0f 	bl	8003db8 <LCD1602_UpdateLine2>
                  LCD1602_SetCursor(0, 0);
 800299a:	2100      	movs	r1, #0
 800299c:	2000      	movs	r0, #0
 800299e:	f001 f98d 	bl	8003cbc <LCD1602_SetCursor>
                  LCD1602_Print("T:--C H:--%    ");
 80029a2:	489d      	ldr	r0, [pc, #628]	@ (8002c18 <ToF_Thread_Entry+0x648>)
 80029a4:	f001 f9a6 	bl	8003cf4 <LCD1602_Print>
                  #endif

                  /* Enviar Emergency Stop CLEAR frame (0x001) */
                  EmergencyStop_t estop_frame;
                  estop_frame.active = 0;                    /* Emergency cleared */
 80029a8:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80029ac:	f5a3 63b1 	sub.w	r3, r3, #1416	@ 0x588
 80029b0:	2200      	movs	r2, #0
 80029b2:	701a      	strb	r2, [r3, #0]
                  estop_frame.source = 0;                    /* 0 = ToF sensor */
 80029b4:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80029b8:	f5a3 63b1 	sub.w	r3, r3, #1416	@ 0x588
 80029bc:	2200      	movs	r2, #0
 80029be:	705a      	strb	r2, [r3, #1]
                  estop_frame.distance_mm = min_dist;        /* Current safe distance */
 80029c0:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80029c4:	f5a3 63b1 	sub.w	r3, r3, #1416	@ 0x588
 80029c8:	f8b7 258e 	ldrh.w	r2, [r7, #1422]	@ 0x58e
 80029cc:	805a      	strh	r2, [r3, #2]
                  estop_frame.reason = 0x00;                 /* Reason: Cleared */
 80029ce:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80029d2:	f5a3 63b1 	sub.w	r3, r3, #1416	@ 0x588
 80029d6:	2200      	movs	r2, #0
 80029d8:	711a      	strb	r2, [r3, #4]
                  estop_frame.reserved[0] = 0;
 80029da:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80029de:	f5a3 63b1 	sub.w	r3, r3, #1416	@ 0x588
 80029e2:	2200      	movs	r2, #0
 80029e4:	715a      	strb	r2, [r3, #5]
                  estop_frame.reserved[1] = 0;
 80029e6:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80029ea:	f5a3 63b1 	sub.w	r3, r3, #1416	@ 0x588
 80029ee:	2200      	movs	r2, #0
 80029f0:	719a      	strb	r2, [r3, #6]
                  estop_frame.crc = calculate_crc8((uint8_t*)&estop_frame, sizeof(estop_frame) - 1);
 80029f2:	f107 0308 	add.w	r3, r7, #8
 80029f6:	2107      	movs	r1, #7
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7fe fceb 	bl	80013d4 <calculate_crc8>
 80029fe:	4603      	mov	r3, r0
 8002a00:	461a      	mov	r2, r3
 8002a02:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002a06:	f5a3 63b1 	sub.w	r3, r3, #1416	@ 0x588
 8002a0a:	71da      	strb	r2, [r3, #7]

                  mcp_send_message(CAN_ID_EMERGENCY_STOP, (uint8_t*)&estop_frame, sizeof(estop_frame));
 8002a0c:	f107 0308 	add.w	r3, r7, #8
 8002a10:	2208      	movs	r2, #8
 8002a12:	4619      	mov	r1, r3
 8002a14:	2001      	movs	r0, #1
 8002a16:	f7fe fd3b 	bl	8001490 <mcp_send_message>

                  tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8002a1a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002a1e:	487f      	ldr	r0, [pc, #508]	@ (8002c1c <ToF_Thread_Entry+0x64c>)
 8002a20:	f012 fa04 	bl	8014e2c <_txe_mutex_get>
                  printf("\033[1;32m[EMERGENCY] Cleared - dist %u mm > %u mm\033[0m\r\n",
 8002a24:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8002a28:	2278      	movs	r2, #120	@ 0x78
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	487c      	ldr	r0, [pc, #496]	@ (8002c20 <ToF_Thread_Entry+0x650>)
 8002a2e:	f013 f92f 	bl	8015c90 <iprintf>
                         min_dist, TOF_RECOVERY_THRESHOLD_MM);
                  tx_mutex_put(&printf_mutex);
 8002a32:	487a      	ldr	r0, [pc, #488]	@ (8002c1c <ToF_Thread_Entry+0x64c>)
 8002a34:	f012 fa46 	bl	8014ec4 <_txe_mutex_put>
 8002a38:	e031      	b.n	8002a9e <ToF_Thread_Entry+0x4ce>
              }
              else if (emergency_state == ESTOP_STATE_WARNING) {
 8002a3a:	4b73      	ldr	r3, [pc, #460]	@ (8002c08 <ToF_Thread_Entry+0x638>)
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d12d      	bne.n	8002a9e <ToF_Thread_Entry+0x4ce>
                  new_state = ESTOP_STATE_NORMAL;
 8002a42:	2300      	movs	r3, #0
 8002a44:	f887 3587 	strb.w	r3, [r7, #1415]	@ 0x587
                  #if ENABLE_LCD
                  LCD1602_SetRGB(LCD_COLOR_NORMAL_R, LCD_COLOR_NORMAL_G, LCD_COLOR_NORMAL_B);
 8002a48:	22ff      	movs	r2, #255	@ 0xff
 8002a4a:	21ff      	movs	r1, #255	@ 0xff
 8002a4c:	20ff      	movs	r0, #255	@ 0xff
 8002a4e:	f001 f967 	bl	8003d20 <LCD1602_SetRGB>
                  LCD1602_UpdateLine2(shared_tof_distance, shared_speed);
 8002a52:	4b6f      	ldr	r3, [pc, #444]	@ (8002c10 <ToF_Thread_Entry+0x640>)
 8002a54:	881b      	ldrh	r3, [r3, #0]
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	4a6e      	ldr	r2, [pc, #440]	@ (8002c14 <ToF_Thread_Entry+0x644>)
 8002a5a:	edd2 7a00 	vldr	s15, [r2]
 8002a5e:	eeb0 0a67 	vmov.f32	s0, s15
 8002a62:	4618      	mov	r0, r3
 8002a64:	f001 f9a8 	bl	8003db8 <LCD1602_UpdateLine2>
 8002a68:	e019      	b.n	8002a9e <ToF_Thread_Entry+0x4ce>
                  #endif
              }
          }
          else {
              // Zona de histerese (100-120mm): WARNING
              if (emergency_state == ESTOP_STATE_NORMAL) {
 8002a6a:	4b67      	ldr	r3, [pc, #412]	@ (8002c08 <ToF_Thread_Entry+0x638>)
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d115      	bne.n	8002a9e <ToF_Thread_Entry+0x4ce>
                  new_state = ESTOP_STATE_WARNING;
 8002a72:	2301      	movs	r3, #1
 8002a74:	f887 3587 	strb.w	r3, [r7, #1415]	@ 0x587
                  #if ENABLE_LCD
                  LCD1602_SetRGB(LCD_COLOR_WARNING_R, LCD_COLOR_WARNING_G, LCD_COLOR_WARNING_B);
 8002a78:	2200      	movs	r2, #0
 8002a7a:	2180      	movs	r1, #128	@ 0x80
 8002a7c:	20ff      	movs	r0, #255	@ 0xff
 8002a7e:	f001 f94f 	bl	8003d20 <LCD1602_SetRGB>
                  #endif
                  tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8002a82:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002a86:	4865      	ldr	r0, [pc, #404]	@ (8002c1c <ToF_Thread_Entry+0x64c>)
 8002a88:	f012 f9d0 	bl	8014e2c <_txe_mutex_get>
                  printf("\033[1;33m[WARNING] Proximity: %u mm\033[0m\r\n", min_dist);
 8002a8c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8002a90:	4619      	mov	r1, r3
 8002a92:	4864      	ldr	r0, [pc, #400]	@ (8002c24 <ToF_Thread_Entry+0x654>)
 8002a94:	f013 f8fc 	bl	8015c90 <iprintf>
                  tx_mutex_put(&printf_mutex);
 8002a98:	4860      	ldr	r0, [pc, #384]	@ (8002c1c <ToF_Thread_Entry+0x64c>)
 8002a9a:	f012 fa13 	bl	8014ec4 <_txe_mutex_put>
              }
          }

          emergency_state = new_state;
 8002a9e:	4a5a      	ldr	r2, [pc, #360]	@ (8002c08 <ToF_Thread_Entry+0x638>)
 8002aa0:	f897 3587 	ldrb.w	r3, [r7, #1415]	@ 0x587
 8002aa4:	7013      	strb	r3, [r2, #0]
          /* === END EMERGENCY STOP LOGIC === */

          /* === NOVA IMPLEMENTAO: ToFDistance_t (0x422) === */
          ToFDistance_t tof_frame;

          if (nearest_zone != 255) // Se encontrou algo vlido
 8002aa6:	f897 358d 	ldrb.w	r3, [r7, #1421]	@ 0x58d
 8002aaa:	2bff      	cmp	r3, #255	@ 0xff
 8002aac:	d023      	beq.n	8002af6 <ToF_Thread_Entry+0x526>
          {
              tof_frame.min_distance_mm = min_dist;
 8002aae:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002ab2:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8002ab6:	f8b7 258e 	ldrh.w	r2, [r7, #1422]	@ 0x58e
 8002aba:	801a      	strh	r2, [r3, #0]
              tof_frame.nearest_zone = nearest_zone;
 8002abc:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002ac0:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8002ac4:	f897 258d 	ldrb.w	r2, [r7, #1421]	@ 0x58d
 8002ac8:	709a      	strb	r2, [r3, #2]
              tof_frame.target_status = Results.target_status[nearest_zone];
 8002aca:	f897 358d 	ldrb.w	r3, [r7, #1421]	@ 0x58d
 8002ace:	f507 62b2 	add.w	r2, r7, #1424	@ 0x590
 8002ad2:	f2a2 525c 	subw	r2, r2, #1372	@ 0x55c
 8002ad6:	4413      	add	r3, r2
 8002ad8:	f893 2484 	ldrb.w	r2, [r3, #1156]	@ 0x484
 8002adc:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002ae0:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8002ae4:	70da      	strb	r2, [r3, #3]
              tof_frame.detection_count = valid_targets;
 8002ae6:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002aea:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8002aee:	f897 258c 	ldrb.w	r2, [r7, #1420]	@ 0x58c
 8002af2:	711a      	strb	r2, [r3, #4]
 8002af4:	e018      	b.n	8002b28 <ToF_Thread_Entry+0x558>
          }
          else
          {
              // Nada detetado ou fora de alcance
              tof_frame.min_distance_mm = 4000;
 8002af6:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002afa:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8002afe:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8002b02:	801a      	strh	r2, [r3, #0]
              tof_frame.nearest_zone = 255;
 8002b04:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002b08:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8002b0c:	22ff      	movs	r2, #255	@ 0xff
 8002b0e:	709a      	strb	r2, [r3, #2]
              tof_frame.target_status = 0;
 8002b10:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002b14:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8002b18:	2200      	movs	r2, #0
 8002b1a:	70da      	strb	r2, [r3, #3]
              tof_frame.detection_count = 0;
 8002b1c:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002b20:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8002b24:	2200      	movs	r2, #0
 8002b26:	711a      	strb	r2, [r3, #4]
          }

          /* Reserved bytes */
          tof_frame.reserved[0] = 0;
 8002b28:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002b2c:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8002b30:	2200      	movs	r2, #0
 8002b32:	715a      	strb	r2, [r3, #5]
          tof_frame.reserved[1] = 0;
 8002b34:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002b38:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	719a      	strb	r2, [r3, #6]

          /* Status: sensor health */
          tof_frame.status = (status != 0) ? (1 << 0) : 0;
 8002b40:	f897 3586 	ldrb.w	r3, [r7, #1414]	@ 0x586
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	bf14      	ite	ne
 8002b48:	2301      	movne	r3, #1
 8002b4a:	2300      	moveq	r3, #0
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	461a      	mov	r2, r3
 8002b50:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002b54:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8002b58:	71da      	strb	r2, [r3, #7]
          if (emergency_stop_active) {
 8002b5a:	4b2c      	ldr	r3, [pc, #176]	@ (8002c0c <ToF_Thread_Entry+0x63c>)
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d00c      	beq.n	8002b7e <ToF_Thread_Entry+0x5ae>
              tof_frame.status |= (1 << 1); // Bit 1: Emergency stop active
 8002b64:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002b68:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8002b6c:	79db      	ldrb	r3, [r3, #7]
 8002b6e:	f043 0302 	orr.w	r3, r3, #2
 8002b72:	b2da      	uxtb	r2, r3
 8002b74:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002b78:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8002b7c:	71da      	strb	r2, [r3, #7]
          }

          /* Enviar dados normais apenas se NO estiver em emergency */
          if (emergency_state != ESTOP_STATE_EMERGENCY) {
 8002b7e:	4b22      	ldr	r3, [pc, #136]	@ (8002c08 <ToF_Thread_Entry+0x638>)
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d03a      	beq.n	8002bfc <ToF_Thread_Entry+0x62c>
              /* Enviar frame ToF (8 bytes) */
              mcp_send_message(CAN_ID_TOF_DISTANCE, (uint8_t*)&tof_frame, sizeof(tof_frame));
 8002b86:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b8a:	2208      	movs	r2, #8
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	f240 4022 	movw	r0, #1058	@ 0x422
 8002b92:	f7fe fc7d 	bl	8001490 <mcp_send_message>

              #if ENABLE_LCD
              /* Atualizar varivel partilhada para o LCD */
              shared_tof_distance = min_dist;
 8002b96:	4a1e      	ldr	r2, [pc, #120]	@ (8002c10 <ToF_Thread_Entry+0x640>)
 8002b98:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8002b9c:	8013      	strh	r3, [r2, #0]

              /* Atualizar Linha 2 do LCD (ToF/Speed) em tempo real */
              LCD1602_UpdateLine2(shared_tof_distance, shared_speed);
 8002b9e:	4b1c      	ldr	r3, [pc, #112]	@ (8002c10 <ToF_Thread_Entry+0x640>)
 8002ba0:	881b      	ldrh	r3, [r3, #0]
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	4a1b      	ldr	r2, [pc, #108]	@ (8002c14 <ToF_Thread_Entry+0x644>)
 8002ba6:	edd2 7a00 	vldr	s15, [r2]
 8002baa:	eeb0 0a67 	vmov.f32	s0, s15
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f001 f902 	bl	8003db8 <LCD1602_UpdateLine2>
              #endif

              tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8002bb4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002bb8:	4818      	ldr	r0, [pc, #96]	@ (8002c1c <ToF_Thread_Entry+0x64c>)
 8002bba:	f012 f937 	bl	8014e2c <_txe_mutex_get>
              printf("[ToF] Dist=%u mm | Zona=%u | Targets=%u | Status=0x%02X\r\n",
                     tof_frame.min_distance_mm, tof_frame.nearest_zone,
 8002bbe:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002bc2:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8002bc6:	881b      	ldrh	r3, [r3, #0]
              printf("[ToF] Dist=%u mm | Zona=%u | Targets=%u | Status=0x%02X\r\n",
 8002bc8:	4619      	mov	r1, r3
                     tof_frame.min_distance_mm, tof_frame.nearest_zone,
 8002bca:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002bce:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8002bd2:	789b      	ldrb	r3, [r3, #2]
              printf("[ToF] Dist=%u mm | Zona=%u | Targets=%u | Status=0x%02X\r\n",
 8002bd4:	461a      	mov	r2, r3
                     tof_frame.detection_count, tof_frame.status);
 8002bd6:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002bda:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8002bde:	791b      	ldrb	r3, [r3, #4]
              printf("[ToF] Dist=%u mm | Zona=%u | Targets=%u | Status=0x%02X\r\n",
 8002be0:	4618      	mov	r0, r3
                     tof_frame.detection_count, tof_frame.status);
 8002be2:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8002be6:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8002bea:	79db      	ldrb	r3, [r3, #7]
              printf("[ToF] Dist=%u mm | Zona=%u | Targets=%u | Status=0x%02X\r\n",
 8002bec:	9300      	str	r3, [sp, #0]
 8002bee:	4603      	mov	r3, r0
 8002bf0:	480d      	ldr	r0, [pc, #52]	@ (8002c28 <ToF_Thread_Entry+0x658>)
 8002bf2:	f013 f84d 	bl	8015c90 <iprintf>
              tx_mutex_put(&printf_mutex);
 8002bf6:	4809      	ldr	r0, [pc, #36]	@ (8002c1c <ToF_Thread_Entry+0x64c>)
 8002bf8:	f012 f964 	bl	8014ec4 <_txe_mutex_put>
          }
      }

      /* Sleep configurvel via CAN_PERIOD_TOF_MS */
      tx_thread_sleep(CAN_PERIOD_TOF_MS);
 8002bfc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002c00:	f011 fade 	bl	80141c0 <_tx_thread_sleep>
      status = vl53l5cx_check_data_ready(&Dev, &isReady);
 8002c04:	e569      	b.n	80026da <ToF_Thread_Entry+0x10a>
 8002c06:	bf00      	nop
 8002c08:	20009345 	.word	0x20009345
 8002c0c:	20009344 	.word	0x20009344
 8002c10:	2000933c 	.word	0x2000933c
 8002c14:	20009340 	.word	0x20009340
 8002c18:	080183fc 	.word	0x080183fc
 8002c1c:	20009300 	.word	0x20009300
 8002c20:	080188dc 	.word	0x080188dc
 8002c24:	08018914 	.word	0x08018914
 8002c28:	0801893c 	.word	0x0801893c

08002c2c <Battery_Thread_Entry>:
  * @brief  Battery thread entry function
  * @param  thread_input: thread input parameter (not used)
  * @retval None
  */
static void Battery_Thread_Entry(ULONG thread_input)
{
 8002c2c:	b5b0      	push	{r4, r5, r7, lr}
 8002c2e:	b08a      	sub	sp, #40	@ 0x28
 8002c30:	af04      	add	r7, sp, #16
 8002c32:	6078      	str	r0, [r7, #4]
  (void)thread_input;

  tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8002c34:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002c38:	4862      	ldr	r0, [pc, #392]	@ (8002dc4 <Battery_Thread_Entry+0x198>)
 8002c3a:	f012 f8f7 	bl	8014e2c <_txe_mutex_get>
  printf("\r\n[Battery] Thread iniciada!\r\n");
 8002c3e:	4862      	ldr	r0, [pc, #392]	@ (8002dc8 <Battery_Thread_Entry+0x19c>)
 8002c40:	f013 f88e 	bl	8015d60 <puts>
  tx_mutex_put(&printf_mutex);
 8002c44:	485f      	ldr	r0, [pc, #380]	@ (8002dc4 <Battery_Thread_Entry+0x198>)
 8002c46:	f012 f93d 	bl	8014ec4 <_txe_mutex_put>
  /* TODO: Inicializar sensor de bateria (INA219, MAX17043, etc.)
   * Por enquanto, vamos usar valores simulados
   */

  /* Variveis de estado da bateria */
  uint16_t voltage_mv = 12000;      // 12.0V inicial
 8002c4a:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8002c4e:	82fb      	strh	r3, [r7, #22]
  int16_t current_ma = 0;           // 0mA inicial
 8002c50:	2300      	movs	r3, #0
 8002c52:	82bb      	strh	r3, [r7, #20]
  uint8_t soc = 100;                // 100% carga inicial
 8002c54:	2364      	movs	r3, #100	@ 0x64
 8002c56:	74fb      	strb	r3, [r7, #19]
  int8_t temperature = 25;          // 25C
 8002c58:	2319      	movs	r3, #25
 8002c5a:	74bb      	strb	r3, [r7, #18]
  uint8_t cycles = 0;               // 0 ciclos
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	743b      	strb	r3, [r7, #16]
  uint8_t battery_status = 0;       // Status OK
 8002c60:	2300      	movs	r3, #0
 8002c62:	747b      	strb	r3, [r7, #17]
  {
    /* === SIMULAO DE DADOS DE BATERIA === */
    /* TODO: Substituir por leitura real de sensor I2C (INA219, MAX17043, etc.) */

    /* Simular descarga lenta baseada no throttle aplicado */
    if (actual_throttle_applied != 0)
 8002c64:	4b59      	ldr	r3, [pc, #356]	@ (8002dcc <Battery_Thread_Entry+0x1a0>)
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	b25b      	sxtb	r3, r3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d030      	beq.n	8002cd0 <Battery_Thread_Entry+0xa4>
    {
      /* Motor ativo - consumo de corrente */
      current_ma = -((int16_t)abs(actual_throttle_applied) * 30); // ~3A @ 100%
 8002c6e:	4b57      	ldr	r3, [pc, #348]	@ (8002dcc <Battery_Thread_Entry+0x1a0>)
 8002c70:	781b      	ldrb	r3, [r3, #0]
 8002c72:	b25b      	sxtb	r3, r3
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	bfb8      	it	lt
 8002c78:	425b      	neglt	r3, r3
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	011b      	lsls	r3, r3, #4
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	82bb      	strh	r3, [r7, #20]

      /* Pequena queda de tenso sob carga */
      voltage_mv = 12000 - (abs(actual_throttle_applied) * 5); // Drop de ~0.5V @ 100%
 8002c88:	4b50      	ldr	r3, [pc, #320]	@ (8002dcc <Battery_Thread_Entry+0x1a0>)
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	b25b      	sxtb	r3, r3
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	bfb8      	it	lt
 8002c92:	425b      	neglt	r3, r3
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	461a      	mov	r2, r3
 8002c98:	0392      	lsls	r2, r2, #14
 8002c9a:	1ad2      	subs	r2, r2, r3
 8002c9c:	0092      	lsls	r2, r2, #2
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	f503 533b 	add.w	r3, r3, #11968	@ 0x2ec0
 8002ca6:	3320      	adds	r3, #32
 8002ca8:	82fb      	strh	r3, [r7, #22]

      /* Descarga do SOC (muito lenta para simulao) */
      if (soc > 0) {
 8002caa:	7cfb      	ldrb	r3, [r7, #19]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d015      	beq.n	8002cdc <Battery_Thread_Entry+0xb0>
        static uint32_t discharge_counter = 0;
        if (++discharge_counter >= 100) { // Descarrega 1% a cada 100 iteraes (50s)
 8002cb0:	4b47      	ldr	r3, [pc, #284]	@ (8002dd0 <Battery_Thread_Entry+0x1a4>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	3301      	adds	r3, #1
 8002cb6:	4a46      	ldr	r2, [pc, #280]	@ (8002dd0 <Battery_Thread_Entry+0x1a4>)
 8002cb8:	6013      	str	r3, [r2, #0]
 8002cba:	4b45      	ldr	r3, [pc, #276]	@ (8002dd0 <Battery_Thread_Entry+0x1a4>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2b63      	cmp	r3, #99	@ 0x63
 8002cc0:	d90c      	bls.n	8002cdc <Battery_Thread_Entry+0xb0>
          discharge_counter = 0;
 8002cc2:	4b43      	ldr	r3, [pc, #268]	@ (8002dd0 <Battery_Thread_Entry+0x1a4>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]
          soc--;
 8002cc8:	7cfb      	ldrb	r3, [r7, #19]
 8002cca:	3b01      	subs	r3, #1
 8002ccc:	74fb      	strb	r3, [r7, #19]
 8002cce:	e005      	b.n	8002cdc <Battery_Thread_Entry+0xb0>
      }
    }
    else
    {
      /* Motor parado - corrente mnima (consumo do sistema) */
      current_ma = -150; // 150mA (sistema)
 8002cd0:	f64f 736a 	movw	r3, #65386	@ 0xff6a
 8002cd4:	82bb      	strh	r3, [r7, #20]
      voltage_mv = 12000;
 8002cd6:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8002cda:	82fb      	strh	r3, [r7, #22]
    }

    /* Temperatura aumenta ligeiramente com uso */
    if (abs(actual_throttle_applied) > 50)
 8002cdc:	4b3b      	ldr	r3, [pc, #236]	@ (8002dcc <Battery_Thread_Entry+0x1a0>)
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	b25b      	sxtb	r3, r3
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	bfb8      	it	lt
 8002ce6:	425b      	neglt	r3, r3
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2b32      	cmp	r3, #50	@ 0x32
 8002cec:	d902      	bls.n	8002cf4 <Battery_Thread_Entry+0xc8>
    {
      temperature = 30; // Aquece para 30C sob carga
 8002cee:	231e      	movs	r3, #30
 8002cf0:	74bb      	strb	r3, [r7, #18]
 8002cf2:	e001      	b.n	8002cf8 <Battery_Thread_Entry+0xcc>
    }
    else
    {
      temperature = 25; // Volta ao normal
 8002cf4:	2319      	movs	r3, #25
 8002cf6:	74bb      	strb	r3, [r7, #18]
    }

    /* Status flags */
    battery_status = 0;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	747b      	strb	r3, [r7, #17]
    if (voltage_mv < 11000) battery_status |= (1 << 0); // Undervoltage
 8002cfc:	8afb      	ldrh	r3, [r7, #22]
 8002cfe:	f642 22f7 	movw	r2, #10999	@ 0x2af7
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d803      	bhi.n	8002d0e <Battery_Thread_Entry+0xe2>
 8002d06:	7c7b      	ldrb	r3, [r7, #17]
 8002d08:	f043 0301 	orr.w	r3, r3, #1
 8002d0c:	747b      	strb	r3, [r7, #17]
    if (voltage_mv > 14000) battery_status |= (1 << 1); // Overvoltage
 8002d0e:	8afb      	ldrh	r3, [r7, #22]
 8002d10:	f243 62b0 	movw	r2, #14000	@ 0x36b0
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d903      	bls.n	8002d20 <Battery_Thread_Entry+0xf4>
 8002d18:	7c7b      	ldrb	r3, [r7, #17]
 8002d1a:	f043 0302 	orr.w	r3, r3, #2
 8002d1e:	747b      	strb	r3, [r7, #17]
    if (soc < 20) battery_status |= (1 << 2);           // Low battery
 8002d20:	7cfb      	ldrb	r3, [r7, #19]
 8002d22:	2b13      	cmp	r3, #19
 8002d24:	d803      	bhi.n	8002d2e <Battery_Thread_Entry+0x102>
 8002d26:	7c7b      	ldrb	r3, [r7, #17]
 8002d28:	f043 0304 	orr.w	r3, r3, #4
 8002d2c:	747b      	strb	r3, [r7, #17]
    if (temperature > 40) battery_status |= (1 << 3);   // High temperature
 8002d2e:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002d32:	2b28      	cmp	r3, #40	@ 0x28
 8002d34:	dd03      	ble.n	8002d3e <Battery_Thread_Entry+0x112>
 8002d36:	7c7b      	ldrb	r3, [r7, #17]
 8002d38:	f043 0308 	orr.w	r3, r3, #8
 8002d3c:	747b      	strb	r3, [r7, #17]

    /* === CONSTRUIR E ENVIAR BatteryStatus_t (0x421) === */
    BatteryStatus_t battery_frame;

    battery_frame.voltage_mv = voltage_mv;
 8002d3e:	8afb      	ldrh	r3, [r7, #22]
 8002d40:	813b      	strh	r3, [r7, #8]
    battery_frame.current_ma = current_ma;
 8002d42:	8abb      	ldrh	r3, [r7, #20]
 8002d44:	817b      	strh	r3, [r7, #10]
    battery_frame.soc = soc;
 8002d46:	7cfb      	ldrb	r3, [r7, #19]
 8002d48:	733b      	strb	r3, [r7, #12]
    battery_frame.temperature = temperature;
 8002d4a:	7cbb      	ldrb	r3, [r7, #18]
 8002d4c:	737b      	strb	r3, [r7, #13]
    battery_frame.cycles = cycles;
 8002d4e:	7c3b      	ldrb	r3, [r7, #16]
 8002d50:	73bb      	strb	r3, [r7, #14]
    battery_frame.status = battery_status;
 8002d52:	7c7b      	ldrb	r3, [r7, #17]
 8002d54:	73fb      	strb	r3, [r7, #15]

    /* Enviar frame (8 bytes) */
    mcp_send_message(CAN_ID_BATTERY, (uint8_t*)&battery_frame, sizeof(battery_frame));
 8002d56:	f107 0308 	add.w	r3, r7, #8
 8002d5a:	2208      	movs	r2, #8
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	f240 4021 	movw	r0, #1057	@ 0x421
 8002d62:	f7fe fb95 	bl	8001490 <mcp_send_message>

    tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8002d66:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002d6a:	4816      	ldr	r0, [pc, #88]	@ (8002dc4 <Battery_Thread_Entry+0x198>)
 8002d6c:	f012 f85e 	bl	8014e2c <_txe_mutex_get>
    printf("[Battery] %u.%03uV | %dmA | SOC=%u%% | Temp=%dC | Status=0x%02X\r\n",
 8002d70:	8afb      	ldrh	r3, [r7, #22]
 8002d72:	4a18      	ldr	r2, [pc, #96]	@ (8002dd4 <Battery_Thread_Entry+0x1a8>)
 8002d74:	fba2 2303 	umull	r2, r3, r2, r3
 8002d78:	099b      	lsrs	r3, r3, #6
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	461c      	mov	r4, r3
 8002d7e:	8afb      	ldrh	r3, [r7, #22]
 8002d80:	4a14      	ldr	r2, [pc, #80]	@ (8002dd4 <Battery_Thread_Entry+0x1a8>)
 8002d82:	fba2 1203 	umull	r1, r2, r2, r3
 8002d86:	0992      	lsrs	r2, r2, #6
 8002d88:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002d8c:	fb01 f202 	mul.w	r2, r1, r2
 8002d90:	1a9b      	subs	r3, r3, r2
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	461d      	mov	r5, r3
 8002d96:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 8002d9a:	7cfb      	ldrb	r3, [r7, #19]
 8002d9c:	f997 2012 	ldrsb.w	r2, [r7, #18]
 8002da0:	7c79      	ldrb	r1, [r7, #17]
 8002da2:	9102      	str	r1, [sp, #8]
 8002da4:	9201      	str	r2, [sp, #4]
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	4603      	mov	r3, r0
 8002daa:	462a      	mov	r2, r5
 8002dac:	4621      	mov	r1, r4
 8002dae:	480a      	ldr	r0, [pc, #40]	@ (8002dd8 <Battery_Thread_Entry+0x1ac>)
 8002db0:	f012 ff6e 	bl	8015c90 <iprintf>
           voltage_mv / 1000, voltage_mv % 1000,
           current_ma, soc, temperature, battery_status);
    tx_mutex_put(&printf_mutex);
 8002db4:	4803      	ldr	r0, [pc, #12]	@ (8002dc4 <Battery_Thread_Entry+0x198>)
 8002db6:	f012 f885 	bl	8014ec4 <_txe_mutex_put>

    /* Sleep configurvel via CAN_PERIOD_BATTERY_MS (500ms = 2Hz) */
    tx_thread_sleep(CAN_PERIOD_BATTERY_MS);
 8002dba:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002dbe:	f011 f9ff 	bl	80141c0 <_tx_thread_sleep>
  {
 8002dc2:	e74f      	b.n	8002c64 <Battery_Thread_Entry+0x38>
 8002dc4:	20009300 	.word	0x20009300
 8002dc8:	08018978 	.word	0x08018978
 8002dcc:	2000934d 	.word	0x2000934d
 8002dd0:	20009358 	.word	0x20009358
 8002dd4:	10624dd3 	.word	0x10624dd3
 8002dd8:	08018998 	.word	0x08018998

08002ddc <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PF10   ------> MDF1_CCK1
     PB1   ------> MDF1_SDI0
*/
void MX_GPIO_Init(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b08e      	sub	sp, #56	@ 0x38
 8002de0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002de2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002de6:	2200      	movs	r2, #0
 8002de8:	601a      	str	r2, [r3, #0]
 8002dea:	605a      	str	r2, [r3, #4]
 8002dec:	609a      	str	r2, [r3, #8]
 8002dee:	60da      	str	r2, [r3, #12]
 8002df0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002df2:	4bc0      	ldr	r3, [pc, #768]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002df4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002df8:	4abe      	ldr	r2, [pc, #760]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002dfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002dfe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002e02:	4bbc      	ldr	r3, [pc, #752]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002e04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e0c:	623b      	str	r3, [r7, #32]
 8002e0e:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e10:	4bb8      	ldr	r3, [pc, #736]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002e12:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e16:	4ab7      	ldr	r2, [pc, #732]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002e18:	f043 0304 	orr.w	r3, r3, #4
 8002e1c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002e20:	4bb4      	ldr	r3, [pc, #720]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002e22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e26:	f003 0304 	and.w	r3, r3, #4
 8002e2a:	61fb      	str	r3, [r7, #28]
 8002e2c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e2e:	4bb1      	ldr	r3, [pc, #708]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002e30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e34:	4aaf      	ldr	r2, [pc, #700]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002e36:	f043 0301 	orr.w	r3, r3, #1
 8002e3a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002e3e:	4bad      	ldr	r3, [pc, #692]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002e40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e44:	f003 0301 	and.w	r3, r3, #1
 8002e48:	61bb      	str	r3, [r7, #24]
 8002e4a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8002e4c:	4ba9      	ldr	r3, [pc, #676]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002e4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e52:	4aa8      	ldr	r2, [pc, #672]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002e54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e58:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002e5c:	4ba5      	ldr	r3, [pc, #660]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002e5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e66:	617b      	str	r3, [r7, #20]
 8002e68:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e6a:	4ba2      	ldr	r3, [pc, #648]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002e6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e70:	4aa0      	ldr	r2, [pc, #640]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002e72:	f043 0302 	orr.w	r3, r3, #2
 8002e76:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002e7a:	4b9e      	ldr	r3, [pc, #632]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002e7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e80:	f003 0302 	and.w	r3, r3, #2
 8002e84:	613b      	str	r3, [r7, #16]
 8002e86:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002e88:	4b9a      	ldr	r3, [pc, #616]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002e8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e8e:	4a99      	ldr	r2, [pc, #612]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002e90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e94:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002e98:	4b96      	ldr	r3, [pc, #600]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002e9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ea2:	60fb      	str	r3, [r7, #12]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ea6:	4b93      	ldr	r3, [pc, #588]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002ea8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002eac:	4a91      	ldr	r2, [pc, #580]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002eae:	f043 0308 	orr.w	r3, r3, #8
 8002eb2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002eb6:	4b8f      	ldr	r3, [pc, #572]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002eb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ebc:	f003 0308 	and.w	r3, r3, #8
 8002ec0:	60bb      	str	r3, [r7, #8]
 8002ec2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ec4:	4b8b      	ldr	r3, [pc, #556]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002ec6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002eca:	4a8a      	ldr	r2, [pc, #552]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002ecc:	f043 0310 	orr.w	r3, r3, #16
 8002ed0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002ed4:	4b87      	ldr	r3, [pc, #540]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002ed6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002eda:	f003 0310 	and.w	r3, r3, #16
 8002ede:	607b      	str	r3, [r7, #4]
 8002ee0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002ee2:	4b84      	ldr	r3, [pc, #528]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002ee4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ee8:	4a82      	ldr	r2, [pc, #520]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002eea:	f043 0320 	orr.w	r3, r3, #32
 8002eee:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002ef2:	4b80      	ldr	r3, [pc, #512]	@ (80030f4 <MX_GPIO_Init+0x318>)
 8002ef4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ef8:	f003 0320 	and.w	r3, r3, #32
 8002efc:	603b      	str	r3, [r7, #0]
 8002efe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UCPD_PWR_GPIO_Port, UCPD_PWR_Pin, GPIO_PIN_RESET);
 8002f00:	2200      	movs	r2, #0
 8002f02:	2120      	movs	r1, #32
 8002f04:	487c      	ldr	r0, [pc, #496]	@ (80030f8 <MX_GPIO_Init+0x31c>)
 8002f06:	f003 fde1 	bl	8006acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_GREEN_Pin|LED_BLUE_Pin, GPIO_PIN_SET);
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	21c0      	movs	r1, #192	@ 0xc0
 8002f0e:	487b      	ldr	r0, [pc, #492]	@ (80030fc <MX_GPIO_Init+0x320>)
 8002f10:	f003 fddc 	bl	8006acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WRLS_WKUP_B_GPIO_Port, WRLS_WKUP_B_Pin, GPIO_PIN_RESET);
 8002f14:	2200      	movs	r2, #0
 8002f16:	2140      	movs	r1, #64	@ 0x40
 8002f18:	4879      	ldr	r0, [pc, #484]	@ (8003100 <MX_GPIO_Init+0x324>)
 8002f1a:	f003 fdd7 	bl	8006acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Mems_VL53_xshut_GPIO_Port, Mems_VL53_xshut_Pin, GPIO_PIN_RESET);
 8002f1e:	2200      	movs	r2, #0
 8002f20:	2102      	movs	r1, #2
 8002f22:	4876      	ldr	r0, [pc, #472]	@ (80030fc <MX_GPIO_Init+0x320>)
 8002f24:	f003 fdd2 	bl	8006acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Mems_STSAFE_RESET_Pin|RELAY_PIN_Pin|WRLS_WKUP_W_Pin, GPIO_PIN_RESET);
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f44f 4128 	mov.w	r1, #43008	@ 0xa800
 8002f2e:	4875      	ldr	r0, [pc, #468]	@ (8003104 <MX_GPIO_Init+0x328>)
 8002f30:	f003 fdcc 	bl	8006acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_PIN_GPIO_Port, CS_PIN_Pin, GPIO_PIN_SET);
 8002f34:	2201      	movs	r2, #1
 8002f36:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002f3a:	4873      	ldr	r0, [pc, #460]	@ (8003108 <MX_GPIO_Init+0x32c>)
 8002f3c:	f003 fdc6 	bl	8006acc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : WRLS_FLOW_Pin Mems_VLX_GPIO_Pin Mems_INT_LPS22HH_Pin */
  GPIO_InitStruct.Pin = WRLS_FLOW_Pin|Mems_VLX_GPIO_Pin|Mems_INT_LPS22HH_Pin;
 8002f40:	f248 0324 	movw	r3, #32804	@ 0x8024
 8002f44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f46:	2300      	movs	r3, #0
 8002f48:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f52:	4619      	mov	r1, r3
 8002f54:	486a      	ldr	r0, [pc, #424]	@ (8003100 <MX_GPIO_Init+0x324>)
 8002f56:	f003 fbc1 	bl	80066dc <HAL_GPIO_Init>

  /*Configure GPIO pin : ENCODER_INPUT_Pin */
  GPIO_InitStruct.Pin = ENCODER_INPUT_Pin;
 8002f5a:	2340      	movs	r3, #64	@ 0x40
 8002f5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f62:	2300      	movs	r3, #0
 8002f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENCODER_INPUT_GPIO_Port, &GPIO_InitStruct);
 8002f66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	4862      	ldr	r0, [pc, #392]	@ (80030f8 <MX_GPIO_Init+0x31c>)
 8002f6e:	f003 fbb5 	bl	80066dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3_BOOT0_Pin */
  GPIO_InitStruct.Pin = PH3_BOOT0_Pin;
 8002f72:	2308      	movs	r3, #8
 8002f74:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f76:	2300      	movs	r3, #0
 8002f78:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PH3_BOOT0_GPIO_Port, &GPIO_InitStruct);
 8002f7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f82:	4619      	mov	r1, r3
 8002f84:	485d      	ldr	r0, [pc, #372]	@ (80030fc <MX_GPIO_Init+0x320>)
 8002f86:	f003 fba9 	bl	80066dc <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_PWR_Pin */
  GPIO_InitStruct.Pin = UCPD_PWR_Pin;
 8002f8a:	2320      	movs	r3, #32
 8002f8c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f92:	2300      	movs	r3, #0
 8002f94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f96:	2300      	movs	r3, #0
 8002f98:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(UCPD_PWR_GPIO_Port, &GPIO_InitStruct);
 8002f9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	4855      	ldr	r0, [pc, #340]	@ (80030f8 <MX_GPIO_Init+0x31c>)
 8002fa2:	f003 fb9b 	bl	80066dc <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Button_Pin */
  GPIO_InitStruct.Pin = USER_Button_Pin;
 8002fa6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002faa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fac:	2300      	movs	r3, #0
 8002fae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Button_GPIO_Port, &GPIO_InitStruct);
 8002fb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fb8:	4619      	mov	r1, r3
 8002fba:	4854      	ldr	r0, [pc, #336]	@ (800310c <MX_GPIO_Init+0x330>)
 8002fbc:	f003 fb8e 	bl	80066dc <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LED_BLUE_Pin Mems_VL53_xshut_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_BLUE_Pin|Mems_VL53_xshut_Pin;
 8002fc0:	23c2      	movs	r3, #194	@ 0xc2
 8002fc2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002fd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	4849      	ldr	r0, [pc, #292]	@ (80030fc <MX_GPIO_Init+0x320>)
 8002fd8:	f003 fb80 	bl	80066dc <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_CCK1_Pin */
  GPIO_InitStruct.Pin = MIC_CCK1_Pin;
 8002fdc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002fe0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe2:	2302      	movs	r3, #2
 8002fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fea:	2300      	movs	r3, #0
 8002fec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 8002fee:	2306      	movs	r3, #6
 8002ff0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_CCK1_GPIO_Port, &GPIO_InitStruct);
 8002ff2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	4842      	ldr	r0, [pc, #264]	@ (8003104 <MX_GPIO_Init+0x328>)
 8002ffa:	f003 fb6f 	bl	80066dc <HAL_GPIO_Init>

  /*Configure GPIO pin : WRLS_WKUP_B_Pin */
  GPIO_InitStruct.Pin = WRLS_WKUP_B_Pin;
 8002ffe:	2340      	movs	r3, #64	@ 0x40
 8003000:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003002:	2301      	movs	r3, #1
 8003004:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003006:	2300      	movs	r3, #0
 8003008:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800300a:	2300      	movs	r3, #0
 800300c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(WRLS_WKUP_B_GPIO_Port, &GPIO_InitStruct);
 800300e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003012:	4619      	mov	r1, r3
 8003014:	483a      	ldr	r0, [pc, #232]	@ (8003100 <MX_GPIO_Init+0x324>)
 8003016:	f003 fb61 	bl	80066dc <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_NOTIFY_Pin Mems_INT_IIS2MDC_Pin USB_IANA_Pin */
  GPIO_InitStruct.Pin = WRLS_NOTIFY_Pin|Mems_INT_IIS2MDC_Pin|USB_IANA_Pin;
 800301a:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 800301e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003020:	2300      	movs	r3, #0
 8003022:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003024:	2300      	movs	r3, #0
 8003026:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003028:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800302c:	4619      	mov	r1, r3
 800302e:	4838      	ldr	r0, [pc, #224]	@ (8003110 <MX_GPIO_Init+0x334>)
 8003030:	f003 fb54 	bl	80066dc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_UCPD_FLT_Pin Mems_ISM330DLC_INT1_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_FLT_Pin|Mems_ISM330DLC_INT1_Pin;
 8003034:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8003038:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800303a:	2300      	movs	r3, #0
 800303c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800303e:	2300      	movs	r3, #0
 8003040:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003042:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003046:	4619      	mov	r1, r3
 8003048:	482f      	ldr	r0, [pc, #188]	@ (8003108 <MX_GPIO_Init+0x32c>)
 800304a:	f003 fb47 	bl	80066dc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_SENSE_Pin;
 800304e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003052:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003054:	2300      	movs	r3, #0
 8003056:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003058:	2300      	movs	r3, #0
 800305a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 800305c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003060:	4619      	mov	r1, r3
 8003062:	4828      	ldr	r0, [pc, #160]	@ (8003104 <MX_GPIO_Init+0x328>)
 8003064:	f003 fb3a 	bl	80066dc <HAL_GPIO_Init>

  /*Configure GPIO pin : MCP_INT_Pin */
  GPIO_InitStruct.Pin = MCP_INT_Pin;
 8003068:	2380      	movs	r3, #128	@ 0x80
 800306a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800306c:	4b29      	ldr	r3, [pc, #164]	@ (8003114 <MX_GPIO_Init+0x338>)
 800306e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003070:	2300      	movs	r3, #0
 8003072:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(MCP_INT_GPIO_Port, &GPIO_InitStruct);
 8003074:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003078:	4619      	mov	r1, r3
 800307a:	4823      	ldr	r0, [pc, #140]	@ (8003108 <MX_GPIO_Init+0x32c>)
 800307c:	f003 fb2e 	bl	80066dc <HAL_GPIO_Init>

  /*Configure GPIO pins : Mems_STSAFE_RESET_Pin RELAY_PIN_Pin WRLS_WKUP_W_Pin */
  GPIO_InitStruct.Pin = Mems_STSAFE_RESET_Pin|RELAY_PIN_Pin|WRLS_WKUP_W_Pin;
 8003080:	f44f 4328 	mov.w	r3, #43008	@ 0xa800
 8003084:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003086:	2301      	movs	r3, #1
 8003088:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800308a:	2300      	movs	r3, #0
 800308c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800308e:	2300      	movs	r3, #0
 8003090:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003092:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003096:	4619      	mov	r1, r3
 8003098:	481a      	ldr	r0, [pc, #104]	@ (8003104 <MX_GPIO_Init+0x328>)
 800309a:	f003 fb1f 	bl	80066dc <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_SDIN0_Pin */
  GPIO_InitStruct.Pin = MIC_SDIN0_Pin;
 800309e:	2302      	movs	r3, #2
 80030a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030a2:	2302      	movs	r3, #2
 80030a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a6:	2300      	movs	r3, #0
 80030a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030aa:	2300      	movs	r3, #0
 80030ac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 80030ae:	2306      	movs	r3, #6
 80030b0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_SDIN0_GPIO_Port, &GPIO_InitStruct);
 80030b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030b6:	4619      	mov	r1, r3
 80030b8:	480f      	ldr	r0, [pc, #60]	@ (80030f8 <MX_GPIO_Init+0x31c>)
 80030ba:	f003 fb0f 	bl	80066dc <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_PIN_Pin */
  GPIO_InitStruct.Pin = CS_PIN_Pin;
 80030be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80030c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030c4:	2301      	movs	r3, #1
 80030c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c8:	2300      	movs	r3, #0
 80030ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030cc:	2302      	movs	r3, #2
 80030ce:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CS_PIN_GPIO_Port, &GPIO_InitStruct);
 80030d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030d4:	4619      	mov	r1, r3
 80030d6:	480c      	ldr	r0, [pc, #48]	@ (8003108 <MX_GPIO_Init+0x32c>)
 80030d8:	f003 fb00 	bl	80066dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI7_IRQn, 0, 0);
 80030dc:	2200      	movs	r2, #0
 80030de:	2100      	movs	r1, #0
 80030e0:	2012      	movs	r0, #18
 80030e2:	f003 f9ff 	bl	80064e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI7_IRQn);
 80030e6:	2012      	movs	r0, #18
 80030e8:	f003 fa16 	bl	8006518 <HAL_NVIC_EnableIRQ>

}
 80030ec:	bf00      	nop
 80030ee:	3738      	adds	r7, #56	@ 0x38
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	46020c00 	.word	0x46020c00
 80030f8:	42020400 	.word	0x42020400
 80030fc:	42021c00 	.word	0x42021c00
 8003100:	42021800 	.word	0x42021800
 8003104:	42021400 	.word	0x42021400
 8003108:	42021000 	.word	0x42021000
 800310c:	42020800 	.word	0x42020800
 8003110:	42020c00 	.word	0x42020c00
 8003114:	10210000 	.word	0x10210000

08003118 <HTS221_WriteReg>:
/* Varivel interna para guardar a calibrao */
static HTS221_Calibration_t CalibData;

/* --- Funes Auxiliares --- */
static HAL_StatusTypeDef HTS221_WriteReg(uint8_t reg, uint8_t value)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b086      	sub	sp, #24
 800311c:	af04      	add	r7, sp, #16
 800311e:	4603      	mov	r3, r0
 8003120:	460a      	mov	r2, r1
 8003122:	71fb      	strb	r3, [r7, #7]
 8003124:	4613      	mov	r3, r2
 8003126:	71bb      	strb	r3, [r7, #6]
  return HAL_I2C_Mem_Write(&hi2c2, HTS221_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 100);
 8003128:	79fb      	ldrb	r3, [r7, #7]
 800312a:	b29a      	uxth	r2, r3
 800312c:	2364      	movs	r3, #100	@ 0x64
 800312e:	9302      	str	r3, [sp, #8]
 8003130:	2301      	movs	r3, #1
 8003132:	9301      	str	r3, [sp, #4]
 8003134:	1dbb      	adds	r3, r7, #6
 8003136:	9300      	str	r3, [sp, #0]
 8003138:	2301      	movs	r3, #1
 800313a:	21be      	movs	r1, #190	@ 0xbe
 800313c:	4803      	ldr	r0, [pc, #12]	@ (800314c <HTS221_WriteReg+0x34>)
 800313e:	f003 ffb9 	bl	80070b4 <HAL_I2C_Mem_Write>
 8003142:	4603      	mov	r3, r0
}
 8003144:	4618      	mov	r0, r3
 8003146:	3708      	adds	r7, #8
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	200093c0 	.word	0x200093c0

08003150 <HTS221_ReadReg>:

static HAL_StatusTypeDef HTS221_ReadReg(uint8_t reg, uint8_t *value)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b086      	sub	sp, #24
 8003154:	af04      	add	r7, sp, #16
 8003156:	4603      	mov	r3, r0
 8003158:	6039      	str	r1, [r7, #0]
 800315a:	71fb      	strb	r3, [r7, #7]
  return HAL_I2C_Mem_Read(&hi2c2, HTS221_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, value, 1, 100);
 800315c:	79fb      	ldrb	r3, [r7, #7]
 800315e:	b29a      	uxth	r2, r3
 8003160:	2364      	movs	r3, #100	@ 0x64
 8003162:	9302      	str	r3, [sp, #8]
 8003164:	2301      	movs	r3, #1
 8003166:	9301      	str	r3, [sp, #4]
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	9300      	str	r3, [sp, #0]
 800316c:	2301      	movs	r3, #1
 800316e:	21be      	movs	r1, #190	@ 0xbe
 8003170:	4803      	ldr	r0, [pc, #12]	@ (8003180 <HTS221_ReadReg+0x30>)
 8003172:	f004 f8b3 	bl	80072dc <HAL_I2C_Mem_Read>
 8003176:	4603      	mov	r3, r0
}
 8003178:	4618      	mov	r0, r3
 800317a:	3708      	adds	r7, #8
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	200093c0 	.word	0x200093c0

08003184 <HTS221_ReadRegMulti>:

static HAL_StatusTypeDef HTS221_ReadRegMulti(uint8_t reg, uint8_t *buffer, uint16_t length)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b086      	sub	sp, #24
 8003188:	af04      	add	r7, sp, #16
 800318a:	4603      	mov	r3, r0
 800318c:	6039      	str	r1, [r7, #0]
 800318e:	71fb      	strb	r3, [r7, #7]
 8003190:	4613      	mov	r3, r2
 8003192:	80bb      	strh	r3, [r7, #4]
  /* O bit MSB do endereo deve ser 1 para auto-incremento em alguns sensores,
     mas no HTS221 funciona direto com I2C_Mem_Read se o registo suportar burst */
  return HAL_I2C_Mem_Read(&hi2c2, HTS221_I2C_ADDR, reg | 0x80, I2C_MEMADD_SIZE_8BIT, buffer, length, 100);
 8003194:	79fb      	ldrb	r3, [r7, #7]
 8003196:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800319a:	b2db      	uxtb	r3, r3
 800319c:	461a      	mov	r2, r3
 800319e:	2364      	movs	r3, #100	@ 0x64
 80031a0:	9302      	str	r3, [sp, #8]
 80031a2:	88bb      	ldrh	r3, [r7, #4]
 80031a4:	9301      	str	r3, [sp, #4]
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	9300      	str	r3, [sp, #0]
 80031aa:	2301      	movs	r3, #1
 80031ac:	21be      	movs	r1, #190	@ 0xbe
 80031ae:	4804      	ldr	r0, [pc, #16]	@ (80031c0 <HTS221_ReadRegMulti+0x3c>)
 80031b0:	f004 f894 	bl	80072dc <HAL_I2C_Mem_Read>
 80031b4:	4603      	mov	r3, r0
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3708      	adds	r7, #8
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	200093c0 	.word	0x200093c0

080031c4 <HTS221_Init>:

/* --- Inicializao e Leitura de Calibrao --- */
HAL_StatusTypeDef HTS221_Init(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b088      	sub	sp, #32
 80031c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;
  uint8_t id;
  uint8_t buffer[16];

  /* 1. Verificar ID */
  status = HTS221_ReadReg(HTS221_WHO_AM_I, &id);
 80031ca:	f107 0319 	add.w	r3, r7, #25
 80031ce:	4619      	mov	r1, r3
 80031d0:	200f      	movs	r0, #15
 80031d2:	f7ff ffbd 	bl	8003150 <HTS221_ReadReg>
 80031d6:	4603      	mov	r3, r0
 80031d8:	77fb      	strb	r3, [r7, #31]
  if (status != HAL_OK || id != HTS221_ID) return HAL_ERROR;
 80031da:	7ffb      	ldrb	r3, [r7, #31]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d102      	bne.n	80031e6 <HTS221_Init+0x22>
 80031e0:	7e7b      	ldrb	r3, [r7, #25]
 80031e2:	2bbc      	cmp	r3, #188	@ 0xbc
 80031e4:	d001      	beq.n	80031ea <HTS221_Init+0x26>
 80031e6:	2301      	movs	r3, #1
 80031e8:	e096      	b.n	8003318 <HTS221_Init+0x154>

  /* 2. Power Down primeiro (recomendado) */
  HTS221_WriteReg(HTS221_CTRL_REG1, 0x00);
 80031ea:	2100      	movs	r1, #0
 80031ec:	2020      	movs	r0, #32
 80031ee:	f7ff ff93 	bl	8003118 <HTS221_WriteReg>

  /* 3. LER CALIBRAO (Necessrio para clculos) */
  /* Ler registos 0x30 a 0x3F de uma vez ou individualmente */

  // Ler H0_rH_x2 (0x30) e H1_rH_x2 (0x31)
  status = HTS221_ReadRegMulti(0x30, buffer, 2);
 80031f2:	f107 0308 	add.w	r3, r7, #8
 80031f6:	2202      	movs	r2, #2
 80031f8:	4619      	mov	r1, r3
 80031fa:	2030      	movs	r0, #48	@ 0x30
 80031fc:	f7ff ffc2 	bl	8003184 <HTS221_ReadRegMulti>
 8003200:	4603      	mov	r3, r0
 8003202:	77fb      	strb	r3, [r7, #31]
  CalibData.H0_rH_x2 = buffer[0];
 8003204:	7a3b      	ldrb	r3, [r7, #8]
 8003206:	b21a      	sxth	r2, r3
 8003208:	4b45      	ldr	r3, [pc, #276]	@ (8003320 <HTS221_Init+0x15c>)
 800320a:	801a      	strh	r2, [r3, #0]
  CalibData.H1_rH_x2 = buffer[1];
 800320c:	7a7b      	ldrb	r3, [r7, #9]
 800320e:	b21a      	sxth	r2, r3
 8003210:	4b43      	ldr	r3, [pc, #268]	@ (8003320 <HTS221_Init+0x15c>)
 8003212:	805a      	strh	r2, [r3, #2]

  // Ler T0_degC_x8 (0x32), T1_degC_x8 (0x33) e MSB (0x35)
  uint8_t t0_degc, t1_degc, msb;
  HTS221_ReadReg(0x32, &t0_degc);
 8003214:	1dfb      	adds	r3, r7, #7
 8003216:	4619      	mov	r1, r3
 8003218:	2032      	movs	r0, #50	@ 0x32
 800321a:	f7ff ff99 	bl	8003150 <HTS221_ReadReg>
  HTS221_ReadReg(0x33, &t1_degc);
 800321e:	1dbb      	adds	r3, r7, #6
 8003220:	4619      	mov	r1, r3
 8003222:	2033      	movs	r0, #51	@ 0x33
 8003224:	f7ff ff94 	bl	8003150 <HTS221_ReadReg>
  HTS221_ReadReg(0x35, &msb);
 8003228:	1d7b      	adds	r3, r7, #5
 800322a:	4619      	mov	r1, r3
 800322c:	2035      	movs	r0, #53	@ 0x35
 800322e:	f7ff ff8f 	bl	8003150 <HTS221_ReadReg>

  // Os bits MSB da temperatura esto misturados no reg 0x35
  uint16_t T0_degC_x8_u16 = (((uint16_t)(msb & 0x03)) << 8) | ((uint16_t)t0_degc);
 8003232:	797b      	ldrb	r3, [r7, #5]
 8003234:	b21b      	sxth	r3, r3
 8003236:	021b      	lsls	r3, r3, #8
 8003238:	b21b      	sxth	r3, r3
 800323a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800323e:	b21a      	sxth	r2, r3
 8003240:	79fb      	ldrb	r3, [r7, #7]
 8003242:	b21b      	sxth	r3, r3
 8003244:	4313      	orrs	r3, r2
 8003246:	b21b      	sxth	r3, r3
 8003248:	83bb      	strh	r3, [r7, #28]
  uint16_t T1_degC_x8_u16 = (((uint16_t)(msb & 0x0C)) << 6) | ((uint16_t)t1_degc);
 800324a:	797b      	ldrb	r3, [r7, #5]
 800324c:	b21b      	sxth	r3, r3
 800324e:	019b      	lsls	r3, r3, #6
 8003250:	b21b      	sxth	r3, r3
 8003252:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003256:	b21a      	sxth	r2, r3
 8003258:	79bb      	ldrb	r3, [r7, #6]
 800325a:	b21b      	sxth	r3, r3
 800325c:	4313      	orrs	r3, r2
 800325e:	b21b      	sxth	r3, r3
 8003260:	837b      	strh	r3, [r7, #26]

  CalibData.T0_degC_x8 = (int16_t)T0_degC_x8_u16;
 8003262:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8003266:	4b2e      	ldr	r3, [pc, #184]	@ (8003320 <HTS221_Init+0x15c>)
 8003268:	809a      	strh	r2, [r3, #4]
  CalibData.T1_degC_x8 = (int16_t)T1_degC_x8_u16;
 800326a:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800326e:	4b2c      	ldr	r3, [pc, #176]	@ (8003320 <HTS221_Init+0x15c>)
 8003270:	80da      	strh	r2, [r3, #6]

  // Ler H0_T0_OUT (0x36, 0x37)
  status = HTS221_ReadRegMulti(0x36, buffer, 2);
 8003272:	f107 0308 	add.w	r3, r7, #8
 8003276:	2202      	movs	r2, #2
 8003278:	4619      	mov	r1, r3
 800327a:	2036      	movs	r0, #54	@ 0x36
 800327c:	f7ff ff82 	bl	8003184 <HTS221_ReadRegMulti>
 8003280:	4603      	mov	r3, r0
 8003282:	77fb      	strb	r3, [r7, #31]
  CalibData.H0_T0_OUT = (int16_t)((buffer[1] << 8) | buffer[0]);
 8003284:	7a7b      	ldrb	r3, [r7, #9]
 8003286:	b21b      	sxth	r3, r3
 8003288:	021b      	lsls	r3, r3, #8
 800328a:	b21a      	sxth	r2, r3
 800328c:	7a3b      	ldrb	r3, [r7, #8]
 800328e:	b21b      	sxth	r3, r3
 8003290:	4313      	orrs	r3, r2
 8003292:	b21a      	sxth	r2, r3
 8003294:	4b22      	ldr	r3, [pc, #136]	@ (8003320 <HTS221_Init+0x15c>)
 8003296:	811a      	strh	r2, [r3, #8]

  // Ler H1_T0_OUT (0x3A, 0x3B)
  status = HTS221_ReadRegMulti(0x3A, buffer, 2);
 8003298:	f107 0308 	add.w	r3, r7, #8
 800329c:	2202      	movs	r2, #2
 800329e:	4619      	mov	r1, r3
 80032a0:	203a      	movs	r0, #58	@ 0x3a
 80032a2:	f7ff ff6f 	bl	8003184 <HTS221_ReadRegMulti>
 80032a6:	4603      	mov	r3, r0
 80032a8:	77fb      	strb	r3, [r7, #31]
  CalibData.H1_T0_OUT = (int16_t)((buffer[1] << 8) | buffer[0]);
 80032aa:	7a7b      	ldrb	r3, [r7, #9]
 80032ac:	b21b      	sxth	r3, r3
 80032ae:	021b      	lsls	r3, r3, #8
 80032b0:	b21a      	sxth	r2, r3
 80032b2:	7a3b      	ldrb	r3, [r7, #8]
 80032b4:	b21b      	sxth	r3, r3
 80032b6:	4313      	orrs	r3, r2
 80032b8:	b21a      	sxth	r2, r3
 80032ba:	4b19      	ldr	r3, [pc, #100]	@ (8003320 <HTS221_Init+0x15c>)
 80032bc:	815a      	strh	r2, [r3, #10]

  // Ler T0_OUT (0x3C, 0x3D)
  status = HTS221_ReadRegMulti(0x3C, buffer, 2);
 80032be:	f107 0308 	add.w	r3, r7, #8
 80032c2:	2202      	movs	r2, #2
 80032c4:	4619      	mov	r1, r3
 80032c6:	203c      	movs	r0, #60	@ 0x3c
 80032c8:	f7ff ff5c 	bl	8003184 <HTS221_ReadRegMulti>
 80032cc:	4603      	mov	r3, r0
 80032ce:	77fb      	strb	r3, [r7, #31]
  CalibData.T0_OUT = (int16_t)((buffer[1] << 8) | buffer[0]);
 80032d0:	7a7b      	ldrb	r3, [r7, #9]
 80032d2:	b21b      	sxth	r3, r3
 80032d4:	021b      	lsls	r3, r3, #8
 80032d6:	b21a      	sxth	r2, r3
 80032d8:	7a3b      	ldrb	r3, [r7, #8]
 80032da:	b21b      	sxth	r3, r3
 80032dc:	4313      	orrs	r3, r2
 80032de:	b21a      	sxth	r2, r3
 80032e0:	4b0f      	ldr	r3, [pc, #60]	@ (8003320 <HTS221_Init+0x15c>)
 80032e2:	819a      	strh	r2, [r3, #12]

  // Ler T1_OUT (0x3E, 0x3F)
  status = HTS221_ReadRegMulti(0x3E, buffer, 2);
 80032e4:	f107 0308 	add.w	r3, r7, #8
 80032e8:	2202      	movs	r2, #2
 80032ea:	4619      	mov	r1, r3
 80032ec:	203e      	movs	r0, #62	@ 0x3e
 80032ee:	f7ff ff49 	bl	8003184 <HTS221_ReadRegMulti>
 80032f2:	4603      	mov	r3, r0
 80032f4:	77fb      	strb	r3, [r7, #31]
  CalibData.T1_OUT = (int16_t)((buffer[1] << 8) | buffer[0]);
 80032f6:	7a7b      	ldrb	r3, [r7, #9]
 80032f8:	b21b      	sxth	r3, r3
 80032fa:	021b      	lsls	r3, r3, #8
 80032fc:	b21a      	sxth	r2, r3
 80032fe:	7a3b      	ldrb	r3, [r7, #8]
 8003300:	b21b      	sxth	r3, r3
 8003302:	4313      	orrs	r3, r2
 8003304:	b21a      	sxth	r2, r3
 8003306:	4b06      	ldr	r3, [pc, #24]	@ (8003320 <HTS221_Init+0x15c>)
 8003308:	81da      	strh	r2, [r3, #14]

  /* 4. Ativar Sensor (PD=1, BDU=1, ODR=1Hz) */
  /* PD (bit 7) = 1, BDU (bit 2) = 1, ODR (bit 1:0) = 01 (1Hz) -> 1000 0101 = 0x85 */
  status = HTS221_WriteReg(HTS221_CTRL_REG1, 0x85);
 800330a:	2185      	movs	r1, #133	@ 0x85
 800330c:	2020      	movs	r0, #32
 800330e:	f7ff ff03 	bl	8003118 <HTS221_WriteReg>
 8003312:	4603      	mov	r3, r0
 8003314:	77fb      	strb	r3, [r7, #31]

  return status;
 8003316:	7ffb      	ldrb	r3, [r7, #31]
}
 8003318:	4618      	mov	r0, r3
 800331a:	3720      	adds	r7, #32
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	2000935c 	.word	0x2000935c

08003324 <HTS221_ReadHumidity>:

/* --- Leitura de Humidade --- */
HAL_StatusTypeDef HTS221_ReadHumidity(float *humidity)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b086      	sub	sp, #24
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  uint8_t buffer[2];
  int16_t h_t_out;

  /* Ler valor raw (ADC) */
  if (HTS221_ReadRegMulti(HTS221_HUMIDITY_OUT_L, buffer, 2) != HAL_OK) return HAL_ERROR;
 800332c:	f107 0308 	add.w	r3, r7, #8
 8003330:	2202      	movs	r2, #2
 8003332:	4619      	mov	r1, r3
 8003334:	2028      	movs	r0, #40	@ 0x28
 8003336:	f7ff ff25 	bl	8003184 <HTS221_ReadRegMulti>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d001      	beq.n	8003344 <HTS221_ReadHumidity+0x20>
 8003340:	2301      	movs	r3, #1
 8003342:	e062      	b.n	800340a <HTS221_ReadHumidity+0xe6>
  h_t_out = (int16_t)((buffer[1] << 8) | buffer[0]);
 8003344:	7a7b      	ldrb	r3, [r7, #9]
 8003346:	b21b      	sxth	r3, r3
 8003348:	021b      	lsls	r3, r3, #8
 800334a:	b21a      	sxth	r2, r3
 800334c:	7a3b      	ldrb	r3, [r7, #8]
 800334e:	b21b      	sxth	r3, r3
 8003350:	4313      	orrs	r3, r2
 8003352:	82fb      	strh	r3, [r7, #22]

  /* Interpolao Linear */
  /* y = y0 + (x - x0) * (y1 - y0) / (x1 - x0) */
  float h0_rh = CalibData.H0_rH_x2 / 2.0f;
 8003354:	4b2f      	ldr	r3, [pc, #188]	@ (8003414 <HTS221_ReadHumidity+0xf0>)
 8003356:	f9b3 3000 	ldrsh.w	r3, [r3]
 800335a:	ee07 3a90 	vmov	s15, r3
 800335e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003362:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003366:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800336a:	edc7 7a04 	vstr	s15, [r7, #16]
  float h1_rh = CalibData.H1_rH_x2 / 2.0f;
 800336e:	4b29      	ldr	r3, [pc, #164]	@ (8003414 <HTS221_ReadHumidity+0xf0>)
 8003370:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003374:	ee07 3a90 	vmov	s15, r3
 8003378:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800337c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003380:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003384:	edc7 7a03 	vstr	s15, [r7, #12]

  *humidity = h0_rh + (float)(h_t_out - CalibData.H0_T0_OUT) * (h1_rh - h0_rh) / (float)(CalibData.H1_T0_OUT - CalibData.H0_T0_OUT);
 8003388:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800338c:	4a21      	ldr	r2, [pc, #132]	@ (8003414 <HTS221_ReadHumidity+0xf0>)
 800338e:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8003392:	1a9b      	subs	r3, r3, r2
 8003394:	ee07 3a90 	vmov	s15, r3
 8003398:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800339c:	edd7 6a03 	vldr	s13, [r7, #12]
 80033a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80033a4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80033a8:	ee67 6a27 	vmul.f32	s13, s14, s15
 80033ac:	4b19      	ldr	r3, [pc, #100]	@ (8003414 <HTS221_ReadHumidity+0xf0>)
 80033ae:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80033b2:	461a      	mov	r2, r3
 80033b4:	4b17      	ldr	r3, [pc, #92]	@ (8003414 <HTS221_ReadHumidity+0xf0>)
 80033b6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	ee07 3a90 	vmov	s15, r3
 80033c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033c8:	edd7 7a04 	vldr	s15, [r7, #16]
 80033cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	edc3 7a00 	vstr	s15, [r3]

  /* Limites */
  if (*humidity < 0.0f) *humidity = 0.0f;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	edd3 7a00 	vldr	s15, [r3]
 80033dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033e4:	d503      	bpl.n	80033ee <HTS221_ReadHumidity+0xca>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f04f 0200 	mov.w	r2, #0
 80033ec:	601a      	str	r2, [r3, #0]
  if (*humidity > 100.0f) *humidity = 100.0f;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	edd3 7a00 	vldr	s15, [r3]
 80033f4:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003418 <HTS221_ReadHumidity+0xf4>
 80033f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003400:	dd02      	ble.n	8003408 <HTS221_ReadHumidity+0xe4>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a05      	ldr	r2, [pc, #20]	@ (800341c <HTS221_ReadHumidity+0xf8>)
 8003406:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	3718      	adds	r7, #24
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	2000935c 	.word	0x2000935c
 8003418:	42c80000 	.word	0x42c80000
 800341c:	42c80000 	.word	0x42c80000

08003420 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003424:	4b1b      	ldr	r3, [pc, #108]	@ (8003494 <MX_I2C1_Init+0x74>)
 8003426:	4a1c      	ldr	r2, [pc, #112]	@ (8003498 <MX_I2C1_Init+0x78>)
 8003428:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30909DEC;
 800342a:	4b1a      	ldr	r3, [pc, #104]	@ (8003494 <MX_I2C1_Init+0x74>)
 800342c:	4a1b      	ldr	r2, [pc, #108]	@ (800349c <MX_I2C1_Init+0x7c>)
 800342e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003430:	4b18      	ldr	r3, [pc, #96]	@ (8003494 <MX_I2C1_Init+0x74>)
 8003432:	2200      	movs	r2, #0
 8003434:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003436:	4b17      	ldr	r3, [pc, #92]	@ (8003494 <MX_I2C1_Init+0x74>)
 8003438:	2201      	movs	r2, #1
 800343a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800343c:	4b15      	ldr	r3, [pc, #84]	@ (8003494 <MX_I2C1_Init+0x74>)
 800343e:	2200      	movs	r2, #0
 8003440:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003442:	4b14      	ldr	r3, [pc, #80]	@ (8003494 <MX_I2C1_Init+0x74>)
 8003444:	2200      	movs	r2, #0
 8003446:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003448:	4b12      	ldr	r3, [pc, #72]	@ (8003494 <MX_I2C1_Init+0x74>)
 800344a:	2200      	movs	r2, #0
 800344c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800344e:	4b11      	ldr	r3, [pc, #68]	@ (8003494 <MX_I2C1_Init+0x74>)
 8003450:	2200      	movs	r2, #0
 8003452:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003454:	4b0f      	ldr	r3, [pc, #60]	@ (8003494 <MX_I2C1_Init+0x74>)
 8003456:	2200      	movs	r2, #0
 8003458:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800345a:	480e      	ldr	r0, [pc, #56]	@ (8003494 <MX_I2C1_Init+0x74>)
 800345c:	f003 fba4 	bl	8006ba8 <HAL_I2C_Init>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d001      	beq.n	800346a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003466:	f000 fea7 	bl	80041b8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800346a:	2100      	movs	r1, #0
 800346c:	4809      	ldr	r0, [pc, #36]	@ (8003494 <MX_I2C1_Init+0x74>)
 800346e:	f004 fb9d 	bl	8007bac <HAL_I2CEx_ConfigAnalogFilter>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d001      	beq.n	800347c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003478:	f000 fe9e 	bl	80041b8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800347c:	2100      	movs	r1, #0
 800347e:	4805      	ldr	r0, [pc, #20]	@ (8003494 <MX_I2C1_Init+0x74>)
 8003480:	f004 fbdf 	bl	8007c42 <HAL_I2CEx_ConfigDigitalFilter>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d001      	beq.n	800348e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800348a:	f000 fe95 	bl	80041b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800348e:	bf00      	nop
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	2000936c 	.word	0x2000936c
 8003498:	40005400 	.word	0x40005400
 800349c:	30909dec 	.word	0x30909dec

080034a0 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80034a4:	4b1b      	ldr	r3, [pc, #108]	@ (8003514 <MX_I2C2_Init+0x74>)
 80034a6:	4a1c      	ldr	r2, [pc, #112]	@ (8003518 <MX_I2C2_Init+0x78>)
 80034a8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30909DEC;
 80034aa:	4b1a      	ldr	r3, [pc, #104]	@ (8003514 <MX_I2C2_Init+0x74>)
 80034ac:	4a1b      	ldr	r2, [pc, #108]	@ (800351c <MX_I2C2_Init+0x7c>)
 80034ae:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80034b0:	4b18      	ldr	r3, [pc, #96]	@ (8003514 <MX_I2C2_Init+0x74>)
 80034b2:	2200      	movs	r2, #0
 80034b4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80034b6:	4b17      	ldr	r3, [pc, #92]	@ (8003514 <MX_I2C2_Init+0x74>)
 80034b8:	2201      	movs	r2, #1
 80034ba:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80034bc:	4b15      	ldr	r3, [pc, #84]	@ (8003514 <MX_I2C2_Init+0x74>)
 80034be:	2200      	movs	r2, #0
 80034c0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80034c2:	4b14      	ldr	r3, [pc, #80]	@ (8003514 <MX_I2C2_Init+0x74>)
 80034c4:	2200      	movs	r2, #0
 80034c6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80034c8:	4b12      	ldr	r3, [pc, #72]	@ (8003514 <MX_I2C2_Init+0x74>)
 80034ca:	2200      	movs	r2, #0
 80034cc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80034ce:	4b11      	ldr	r3, [pc, #68]	@ (8003514 <MX_I2C2_Init+0x74>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80034d4:	4b0f      	ldr	r3, [pc, #60]	@ (8003514 <MX_I2C2_Init+0x74>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80034da:	480e      	ldr	r0, [pc, #56]	@ (8003514 <MX_I2C2_Init+0x74>)
 80034dc:	f003 fb64 	bl	8006ba8 <HAL_I2C_Init>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d001      	beq.n	80034ea <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80034e6:	f000 fe67 	bl	80041b8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80034ea:	2100      	movs	r1, #0
 80034ec:	4809      	ldr	r0, [pc, #36]	@ (8003514 <MX_I2C2_Init+0x74>)
 80034ee:	f004 fb5d 	bl	8007bac <HAL_I2CEx_ConfigAnalogFilter>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d001      	beq.n	80034fc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80034f8:	f000 fe5e 	bl	80041b8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80034fc:	2100      	movs	r1, #0
 80034fe:	4805      	ldr	r0, [pc, #20]	@ (8003514 <MX_I2C2_Init+0x74>)
 8003500:	f004 fb9f 	bl	8007c42 <HAL_I2CEx_ConfigDigitalFilter>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d001      	beq.n	800350e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800350a:	f000 fe55 	bl	80041b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800350e:	bf00      	nop
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	200093c0 	.word	0x200093c0
 8003518:	40005800 	.word	0x40005800
 800351c:	30909dec 	.word	0x30909dec

08003520 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b0be      	sub	sp, #248	@ 0xf8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003528:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800352c:	2200      	movs	r2, #0
 800352e:	601a      	str	r2, [r3, #0]
 8003530:	605a      	str	r2, [r3, #4]
 8003532:	609a      	str	r2, [r3, #8]
 8003534:	60da      	str	r2, [r3, #12]
 8003536:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003538:	f107 0318 	add.w	r3, r7, #24
 800353c:	22c8      	movs	r2, #200	@ 0xc8
 800353e:	2100      	movs	r1, #0
 8003540:	4618      	mov	r0, r3
 8003542:	f012 fd23 	bl	8015f8c <memset>
  if(i2cHandle->Instance==I2C1)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a4d      	ldr	r2, [pc, #308]	@ (8003680 <HAL_I2C_MspInit+0x160>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d147      	bne.n	80035e0 <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003550:	f04f 0240 	mov.w	r2, #64	@ 0x40
 8003554:	f04f 0300 	mov.w	r3, #0
 8003558:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800355c:	2300      	movs	r3, #0
 800355e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003562:	f107 0318 	add.w	r3, r7, #24
 8003566:	4618      	mov	r0, r3
 8003568:	f007 fa28 	bl	800a9bc <HAL_RCCEx_PeriphCLKConfig>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d001      	beq.n	8003576 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8003572:	f000 fe21 	bl	80041b8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003576:	4b43      	ldr	r3, [pc, #268]	@ (8003684 <HAL_I2C_MspInit+0x164>)
 8003578:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800357c:	4a41      	ldr	r2, [pc, #260]	@ (8003684 <HAL_I2C_MspInit+0x164>)
 800357e:	f043 0302 	orr.w	r3, r3, #2
 8003582:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003586:	4b3f      	ldr	r3, [pc, #252]	@ (8003684 <HAL_I2C_MspInit+0x164>)
 8003588:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800358c:	f003 0302 	and.w	r3, r3, #2
 8003590:	617b      	str	r3, [r7, #20]
 8003592:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8003594:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003598:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800359c:	2312      	movs	r3, #18
 800359e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035a2:	2300      	movs	r3, #0
 80035a4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035a8:	2300      	movs	r3, #0
 80035aa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80035ae:	2304      	movs	r3, #4
 80035b0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035b4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80035b8:	4619      	mov	r1, r3
 80035ba:	4833      	ldr	r0, [pc, #204]	@ (8003688 <HAL_I2C_MspInit+0x168>)
 80035bc:	f003 f88e 	bl	80066dc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80035c0:	4b30      	ldr	r3, [pc, #192]	@ (8003684 <HAL_I2C_MspInit+0x164>)
 80035c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035c6:	4a2f      	ldr	r2, [pc, #188]	@ (8003684 <HAL_I2C_MspInit+0x164>)
 80035c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80035cc:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80035d0:	4b2c      	ldr	r3, [pc, #176]	@ (8003684 <HAL_I2C_MspInit+0x164>)
 80035d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035da:	613b      	str	r3, [r7, #16]
 80035dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80035de:	e04a      	b.n	8003676 <HAL_I2C_MspInit+0x156>
  else if(i2cHandle->Instance==I2C2)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a29      	ldr	r2, [pc, #164]	@ (800368c <HAL_I2C_MspInit+0x16c>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d145      	bne.n	8003676 <HAL_I2C_MspInit+0x156>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80035ea:	f04f 0280 	mov.w	r2, #128	@ 0x80
 80035ee:	f04f 0300 	mov.w	r3, #0
 80035f2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80035f6:	2300      	movs	r3, #0
 80035f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035fc:	f107 0318 	add.w	r3, r7, #24
 8003600:	4618      	mov	r0, r3
 8003602:	f007 f9db 	bl	800a9bc <HAL_RCCEx_PeriphCLKConfig>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d001      	beq.n	8003610 <HAL_I2C_MspInit+0xf0>
      Error_Handler();
 800360c:	f000 fdd4 	bl	80041b8 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003610:	4b1c      	ldr	r3, [pc, #112]	@ (8003684 <HAL_I2C_MspInit+0x164>)
 8003612:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003616:	4a1b      	ldr	r2, [pc, #108]	@ (8003684 <HAL_I2C_MspInit+0x164>)
 8003618:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800361c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003620:	4b18      	ldr	r3, [pc, #96]	@ (8003684 <HAL_I2C_MspInit+0x164>)
 8003622:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800362a:	60fb      	str	r3, [r7, #12]
 800362c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800362e:	2330      	movs	r3, #48	@ 0x30
 8003630:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003634:	2312      	movs	r3, #18
 8003636:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800363a:	2300      	movs	r3, #0
 800363c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003640:	2300      	movs	r3, #0
 8003642:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003646:	2304      	movs	r3, #4
 8003648:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800364c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8003650:	4619      	mov	r1, r3
 8003652:	480f      	ldr	r0, [pc, #60]	@ (8003690 <HAL_I2C_MspInit+0x170>)
 8003654:	f003 f842 	bl	80066dc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003658:	4b0a      	ldr	r3, [pc, #40]	@ (8003684 <HAL_I2C_MspInit+0x164>)
 800365a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800365e:	4a09      	ldr	r2, [pc, #36]	@ (8003684 <HAL_I2C_MspInit+0x164>)
 8003660:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003664:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003668:	4b06      	ldr	r3, [pc, #24]	@ (8003684 <HAL_I2C_MspInit+0x164>)
 800366a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800366e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003672:	60bb      	str	r3, [r7, #8]
 8003674:	68bb      	ldr	r3, [r7, #8]
}
 8003676:	bf00      	nop
 8003678:	37f8      	adds	r7, #248	@ 0xf8
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	40005400 	.word	0x40005400
 8003684:	46020c00 	.word	0x46020c00
 8003688:	42020400 	.word	0x42020400
 800368c:	40005800 	.word	0x40005800
 8003690:	42021c00 	.word	0x42021c00

08003694 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8003698:	2000      	movs	r0, #0
 800369a:	f004 fb1f 	bl	8007cdc <HAL_ICACHE_ConfigAssociativityMode>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80036a4:	f000 fd88 	bl	80041b8 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 80036a8:	f004 fb38 	bl	8007d1c <HAL_ICACHE_Enable>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80036b2:	f000 fd81 	bl	80041b8 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80036b6:	bf00      	nop
 80036b8:	bd80      	pop	{r7, pc}
	...

080036bc <IIS2MDC_WriteReg>:
  * @param  reg: register address
  * @param  value: value to write
  * @retval HAL status
  */
static HAL_StatusTypeDef IIS2MDC_WriteReg(uint8_t reg, uint8_t value)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b086      	sub	sp, #24
 80036c0:	af04      	add	r7, sp, #16
 80036c2:	4603      	mov	r3, r0
 80036c4:	460a      	mov	r2, r1
 80036c6:	71fb      	strb	r3, [r7, #7]
 80036c8:	4613      	mov	r3, r2
 80036ca:	71bb      	strb	r3, [r7, #6]
  return HAL_I2C_Mem_Write(&hi2c2, IIS2MDC_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 100);
 80036cc:	79fb      	ldrb	r3, [r7, #7]
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	2364      	movs	r3, #100	@ 0x64
 80036d2:	9302      	str	r3, [sp, #8]
 80036d4:	2301      	movs	r3, #1
 80036d6:	9301      	str	r3, [sp, #4]
 80036d8:	1dbb      	adds	r3, r7, #6
 80036da:	9300      	str	r3, [sp, #0]
 80036dc:	2301      	movs	r3, #1
 80036de:	213c      	movs	r1, #60	@ 0x3c
 80036e0:	4803      	ldr	r0, [pc, #12]	@ (80036f0 <IIS2MDC_WriteReg+0x34>)
 80036e2:	f003 fce7 	bl	80070b4 <HAL_I2C_Mem_Write>
 80036e6:	4603      	mov	r3, r0
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3708      	adds	r7, #8
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	200093c0 	.word	0x200093c0

080036f4 <IIS2MDC_ReadReg>:
  * @param  reg: register address
  * @param  value: pointer to store the read value
  * @retval HAL status
  */
static HAL_StatusTypeDef IIS2MDC_ReadReg(uint8_t reg, uint8_t *value)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b086      	sub	sp, #24
 80036f8:	af04      	add	r7, sp, #16
 80036fa:	4603      	mov	r3, r0
 80036fc:	6039      	str	r1, [r7, #0]
 80036fe:	71fb      	strb	r3, [r7, #7]
  return HAL_I2C_Mem_Read(&hi2c2, IIS2MDC_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, value, 1, 100);
 8003700:	79fb      	ldrb	r3, [r7, #7]
 8003702:	b29a      	uxth	r2, r3
 8003704:	2364      	movs	r3, #100	@ 0x64
 8003706:	9302      	str	r3, [sp, #8]
 8003708:	2301      	movs	r3, #1
 800370a:	9301      	str	r3, [sp, #4]
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	9300      	str	r3, [sp, #0]
 8003710:	2301      	movs	r3, #1
 8003712:	213c      	movs	r1, #60	@ 0x3c
 8003714:	4803      	ldr	r0, [pc, #12]	@ (8003724 <IIS2MDC_ReadReg+0x30>)
 8003716:	f003 fde1 	bl	80072dc <HAL_I2C_Mem_Read>
 800371a:	4603      	mov	r3, r0
}
 800371c:	4618      	mov	r0, r3
 800371e:	3708      	adds	r7, #8
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	200093c0 	.word	0x200093c0

08003728 <IIS2MDC_ReadRegMulti>:
  * @param  buffer: pointer to buffer to store the read values
  * @param  length: number of bytes to read
  * @retval HAL status
  */
static HAL_StatusTypeDef IIS2MDC_ReadRegMulti(uint8_t reg, uint8_t *buffer, uint16_t length)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b086      	sub	sp, #24
 800372c:	af04      	add	r7, sp, #16
 800372e:	4603      	mov	r3, r0
 8003730:	6039      	str	r1, [r7, #0]
 8003732:	71fb      	strb	r3, [r7, #7]
 8003734:	4613      	mov	r3, r2
 8003736:	80bb      	strh	r3, [r7, #4]
  return HAL_I2C_Mem_Read(&hi2c2, IIS2MDC_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, buffer, length, 100);
 8003738:	79fb      	ldrb	r3, [r7, #7]
 800373a:	b29a      	uxth	r2, r3
 800373c:	2364      	movs	r3, #100	@ 0x64
 800373e:	9302      	str	r3, [sp, #8]
 8003740:	88bb      	ldrh	r3, [r7, #4]
 8003742:	9301      	str	r3, [sp, #4]
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	9300      	str	r3, [sp, #0]
 8003748:	2301      	movs	r3, #1
 800374a:	213c      	movs	r1, #60	@ 0x3c
 800374c:	4803      	ldr	r0, [pc, #12]	@ (800375c <IIS2MDC_ReadRegMulti+0x34>)
 800374e:	f003 fdc5 	bl	80072dc <HAL_I2C_Mem_Read>
 8003752:	4603      	mov	r3, r0
}
 8003754:	4618      	mov	r0, r3
 8003756:	3708      	adds	r7, #8
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	200093c0 	.word	0x200093c0

08003760 <IIS2MDC_Init>:
/**
  * @brief  Initialize the IIS2MDC magnetometer
  * @retval HAL status
  */
HAL_StatusTypeDef IIS2MDC_Init(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;
  uint8_t whoami;

  /* Check WHO_AM_I register */
  status = IIS2MDC_ReadReg(IIS2MDC_WHO_AM_I, &whoami);
 8003766:	1dbb      	adds	r3, r7, #6
 8003768:	4619      	mov	r1, r3
 800376a:	204f      	movs	r0, #79	@ 0x4f
 800376c:	f7ff ffc2 	bl	80036f4 <IIS2MDC_ReadReg>
 8003770:	4603      	mov	r3, r0
 8003772:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8003774:	79fb      	ldrb	r3, [r7, #7]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d001      	beq.n	800377e <IIS2MDC_Init+0x1e>
  {
    return status;
 800377a:	79fb      	ldrb	r3, [r7, #7]
 800377c:	e026      	b.n	80037cc <IIS2MDC_Init+0x6c>
  }

  if (whoami != IIS2MDC_ID)
 800377e:	79bb      	ldrb	r3, [r7, #6]
 8003780:	2b40      	cmp	r3, #64	@ 0x40
 8003782:	d001      	beq.n	8003788 <IIS2MDC_Init+0x28>
  {
    return HAL_ERROR;  /* Wrong device ID */
 8003784:	2301      	movs	r3, #1
 8003786:	e021      	b.n	80037cc <IIS2MDC_Init+0x6c>
   * ODR[1:0] = 11 (100 Hz output data rate)
   * LP = 0 (high-resolution mode)
   * COMP_TEMP_EN = 1 (temperature compensation enabled)
   * Binary: 10001100 = 0x8C
   */
  status = IIS2MDC_WriteReg(IIS2MDC_CFG_REG_A, 0x8C);
 8003788:	218c      	movs	r1, #140	@ 0x8c
 800378a:	2060      	movs	r0, #96	@ 0x60
 800378c:	f7ff ff96 	bl	80036bc <IIS2MDC_WriteReg>
 8003790:	4603      	mov	r3, r0
 8003792:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8003794:	79fb      	ldrb	r3, [r7, #7]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d001      	beq.n	800379e <IIS2MDC_Init+0x3e>
  {
    return status;
 800379a:	79fb      	ldrb	r3, [r7, #7]
 800379c:	e016      	b.n	80037cc <IIS2MDC_Init+0x6c>
   * INT_on_DataOFF = 0
   * Set_FREQ = 0
   * OFF_CANC_ONE_SHOT = 0
   * Binary: 00000000 = 0x00
   */
  status = IIS2MDC_WriteReg(IIS2MDC_CFG_REG_B, 0x00);
 800379e:	2100      	movs	r1, #0
 80037a0:	2061      	movs	r0, #97	@ 0x61
 80037a2:	f7ff ff8b 	bl	80036bc <IIS2MDC_WriteReg>
 80037a6:	4603      	mov	r3, r0
 80037a8:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 80037aa:	79fb      	ldrb	r3, [r7, #7]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d001      	beq.n	80037b4 <IIS2MDC_Init+0x54>
  {
    return status;
 80037b0:	79fb      	ldrb	r3, [r7, #7]
 80037b2:	e00b      	b.n	80037cc <IIS2MDC_Init+0x6c>
   * I2C_DIS = 0 (I2C enabled)
   * INT_on_PIN = 0
   * Self_test = 0
   * Binary: 00010000 = 0x10
   */
  status = IIS2MDC_WriteReg(IIS2MDC_CFG_REG_C, 0x10);
 80037b4:	2110      	movs	r1, #16
 80037b6:	2062      	movs	r0, #98	@ 0x62
 80037b8:	f7ff ff80 	bl	80036bc <IIS2MDC_WriteReg>
 80037bc:	4603      	mov	r3, r0
 80037be:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 80037c0:	79fb      	ldrb	r3, [r7, #7]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d001      	beq.n	80037ca <IIS2MDC_Init+0x6a>
  {
    return status;
 80037c6:	79fb      	ldrb	r3, [r7, #7]
 80037c8:	e000      	b.n	80037cc <IIS2MDC_Init+0x6c>
  }

  return HAL_OK;
 80037ca:	2300      	movs	r3, #0
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3708      	adds	r7, #8
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}

080037d4 <IIS2MDC_ReadMag>:
  * @brief  Read magnetometer data from IIS2MDC
  * @param  mag: pointer to store magnetic field data (in mGauss)
  * @retval HAL status
  */
HAL_StatusTypeDef IIS2MDC_ReadMag(IIS2MDC_MagData_t *mag)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b086      	sub	sp, #24
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint8_t buffer[6];
  int16_t raw_x, raw_y, raw_z;

  /* Read 6 bytes starting from OUTX_L (registers auto-increment) */
  status = IIS2MDC_ReadRegMulti(IIS2MDC_OUTX_L, buffer, 6);
 80037dc:	f107 0308 	add.w	r3, r7, #8
 80037e0:	2206      	movs	r2, #6
 80037e2:	4619      	mov	r1, r3
 80037e4:	2068      	movs	r0, #104	@ 0x68
 80037e6:	f7ff ff9f 	bl	8003728 <IIS2MDC_ReadRegMulti>
 80037ea:	4603      	mov	r3, r0
 80037ec:	75fb      	strb	r3, [r7, #23]
  if (status != HAL_OK)
 80037ee:	7dfb      	ldrb	r3, [r7, #23]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <IIS2MDC_ReadMag+0x24>
  {
    return status;
 80037f4:	7dfb      	ldrb	r3, [r7, #23]
 80037f6:	e03f      	b.n	8003878 <IIS2MDC_ReadMag+0xa4>
  }

  /* Combine low and high bytes */
  raw_x = (int16_t)((buffer[1] << 8) | buffer[0]);
 80037f8:	7a7b      	ldrb	r3, [r7, #9]
 80037fa:	b21b      	sxth	r3, r3
 80037fc:	021b      	lsls	r3, r3, #8
 80037fe:	b21a      	sxth	r2, r3
 8003800:	7a3b      	ldrb	r3, [r7, #8]
 8003802:	b21b      	sxth	r3, r3
 8003804:	4313      	orrs	r3, r2
 8003806:	82bb      	strh	r3, [r7, #20]
  raw_y = (int16_t)((buffer[3] << 8) | buffer[2]);
 8003808:	7afb      	ldrb	r3, [r7, #11]
 800380a:	b21b      	sxth	r3, r3
 800380c:	021b      	lsls	r3, r3, #8
 800380e:	b21a      	sxth	r2, r3
 8003810:	7abb      	ldrb	r3, [r7, #10]
 8003812:	b21b      	sxth	r3, r3
 8003814:	4313      	orrs	r3, r2
 8003816:	827b      	strh	r3, [r7, #18]
  raw_z = (int16_t)((buffer[5] << 8) | buffer[4]);
 8003818:	7b7b      	ldrb	r3, [r7, #13]
 800381a:	b21b      	sxth	r3, r3
 800381c:	021b      	lsls	r3, r3, #8
 800381e:	b21a      	sxth	r2, r3
 8003820:	7b3b      	ldrb	r3, [r7, #12]
 8003822:	b21b      	sxth	r3, r3
 8003824:	4313      	orrs	r3, r2
 8003826:	823b      	strh	r3, [r7, #16]

  /* Convert to mGauss (50 gauss full scale)
   * Sensitivity = 1.5 mGauss/LSB
   */
  mag->x = (float)raw_x * 1.5f;
 8003828:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800382c:	ee07 3a90 	vmov	s15, r3
 8003830:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003834:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8003838:	ee67 7a87 	vmul.f32	s15, s15, s14
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	edc3 7a00 	vstr	s15, [r3]
  mag->y = (float)raw_y * 1.5f;
 8003842:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003846:	ee07 3a90 	vmov	s15, r3
 800384a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800384e:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8003852:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	edc3 7a01 	vstr	s15, [r3, #4]
  mag->z = (float)raw_z * 1.5f;
 800385c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003860:	ee07 3a90 	vmov	s15, r3
 8003864:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003868:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800386c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	edc3 7a02 	vstr	s15, [r3, #8]

  return HAL_OK;
 8003876:	2300      	movs	r3, #0
}
 8003878:	4618      	mov	r0, r3
 800387a:	3718      	adds	r7, #24
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}

08003880 <ISM330DHCX_WriteReg>:
  * @param  reg: register address
  * @param  value: value to write
  * @retval HAL status
  */
static HAL_StatusTypeDef ISM330DHCX_WriteReg(uint8_t reg, uint8_t value)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b086      	sub	sp, #24
 8003884:	af04      	add	r7, sp, #16
 8003886:	4603      	mov	r3, r0
 8003888:	460a      	mov	r2, r1
 800388a:	71fb      	strb	r3, [r7, #7]
 800388c:	4613      	mov	r3, r2
 800388e:	71bb      	strb	r3, [r7, #6]
  return HAL_I2C_Mem_Write(&hi2c2, ISM330DHCX_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 100);
 8003890:	79fb      	ldrb	r3, [r7, #7]
 8003892:	b29a      	uxth	r2, r3
 8003894:	2364      	movs	r3, #100	@ 0x64
 8003896:	9302      	str	r3, [sp, #8]
 8003898:	2301      	movs	r3, #1
 800389a:	9301      	str	r3, [sp, #4]
 800389c:	1dbb      	adds	r3, r7, #6
 800389e:	9300      	str	r3, [sp, #0]
 80038a0:	2301      	movs	r3, #1
 80038a2:	21d6      	movs	r1, #214	@ 0xd6
 80038a4:	4803      	ldr	r0, [pc, #12]	@ (80038b4 <ISM330DHCX_WriteReg+0x34>)
 80038a6:	f003 fc05 	bl	80070b4 <HAL_I2C_Mem_Write>
 80038aa:	4603      	mov	r3, r0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3708      	adds	r7, #8
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	200093c0 	.word	0x200093c0

080038b8 <ISM330DHCX_ReadReg>:
  * @param  reg: register address
  * @param  value: pointer to store the read value
  * @retval HAL status
  */
static HAL_StatusTypeDef ISM330DHCX_ReadReg(uint8_t reg, uint8_t *value)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b086      	sub	sp, #24
 80038bc:	af04      	add	r7, sp, #16
 80038be:	4603      	mov	r3, r0
 80038c0:	6039      	str	r1, [r7, #0]
 80038c2:	71fb      	strb	r3, [r7, #7]
  return HAL_I2C_Mem_Read(&hi2c2, ISM330DHCX_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, value, 1, 100);
 80038c4:	79fb      	ldrb	r3, [r7, #7]
 80038c6:	b29a      	uxth	r2, r3
 80038c8:	2364      	movs	r3, #100	@ 0x64
 80038ca:	9302      	str	r3, [sp, #8]
 80038cc:	2301      	movs	r3, #1
 80038ce:	9301      	str	r3, [sp, #4]
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	9300      	str	r3, [sp, #0]
 80038d4:	2301      	movs	r3, #1
 80038d6:	21d6      	movs	r1, #214	@ 0xd6
 80038d8:	4803      	ldr	r0, [pc, #12]	@ (80038e8 <ISM330DHCX_ReadReg+0x30>)
 80038da:	f003 fcff 	bl	80072dc <HAL_I2C_Mem_Read>
 80038de:	4603      	mov	r3, r0
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3708      	adds	r7, #8
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	200093c0 	.word	0x200093c0

080038ec <ISM330DHCX_ReadRegMulti>:
  * @param  buffer: pointer to buffer to store the read values
  * @param  length: number of bytes to read
  * @retval HAL status
  */
static HAL_StatusTypeDef ISM330DHCX_ReadRegMulti(uint8_t reg, uint8_t *buffer, uint16_t length)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b086      	sub	sp, #24
 80038f0:	af04      	add	r7, sp, #16
 80038f2:	4603      	mov	r3, r0
 80038f4:	6039      	str	r1, [r7, #0]
 80038f6:	71fb      	strb	r3, [r7, #7]
 80038f8:	4613      	mov	r3, r2
 80038fa:	80bb      	strh	r3, [r7, #4]
  return HAL_I2C_Mem_Read(&hi2c2, ISM330DHCX_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, buffer, length, 100);
 80038fc:	79fb      	ldrb	r3, [r7, #7]
 80038fe:	b29a      	uxth	r2, r3
 8003900:	2364      	movs	r3, #100	@ 0x64
 8003902:	9302      	str	r3, [sp, #8]
 8003904:	88bb      	ldrh	r3, [r7, #4]
 8003906:	9301      	str	r3, [sp, #4]
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	9300      	str	r3, [sp, #0]
 800390c:	2301      	movs	r3, #1
 800390e:	21d6      	movs	r1, #214	@ 0xd6
 8003910:	4803      	ldr	r0, [pc, #12]	@ (8003920 <ISM330DHCX_ReadRegMulti+0x34>)
 8003912:	f003 fce3 	bl	80072dc <HAL_I2C_Mem_Read>
 8003916:	4603      	mov	r3, r0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3708      	adds	r7, #8
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	200093c0 	.word	0x200093c0

08003924 <ISM330DHCX_Init>:
/**
  * @brief  Initialize the ISM330DHCX sensor
  * @retval HAL status
  */
HAL_StatusTypeDef ISM330DHCX_Init(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;
  uint8_t whoami;

  /* Check WHO_AM_I register */
  status = ISM330DHCX_ReadReg(ISM330DHCX_WHO_AM_I, &whoami);
 800392a:	1dbb      	adds	r3, r7, #6
 800392c:	4619      	mov	r1, r3
 800392e:	200f      	movs	r0, #15
 8003930:	f7ff ffc2 	bl	80038b8 <ISM330DHCX_ReadReg>
 8003934:	4603      	mov	r3, r0
 8003936:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8003938:	79fb      	ldrb	r3, [r7, #7]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <ISM330DHCX_Init+0x1e>
  {
    return status;
 800393e:	79fb      	ldrb	r3, [r7, #7]
 8003940:	e026      	b.n	8003990 <ISM330DHCX_Init+0x6c>
  }

  if (whoami != ISM330DHCX_ID)
 8003942:	79bb      	ldrb	r3, [r7, #6]
 8003944:	2b6b      	cmp	r3, #107	@ 0x6b
 8003946:	d001      	beq.n	800394c <ISM330DHCX_Init+0x28>
  {
    return HAL_ERROR;  /* Wrong device ID */
 8003948:	2301      	movs	r3, #1
 800394a:	e021      	b.n	8003990 <ISM330DHCX_Init+0x6c>
  }

  /* Configure CTRL3_C: Enable BDU (Block Data Update) and auto-increment */
  status = ISM330DHCX_WriteReg(ISM330DHCX_CTRL3_C, 0x44);
 800394c:	2144      	movs	r1, #68	@ 0x44
 800394e:	2012      	movs	r0, #18
 8003950:	f7ff ff96 	bl	8003880 <ISM330DHCX_WriteReg>
 8003954:	4603      	mov	r3, r0
 8003956:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8003958:	79fb      	ldrb	r3, [r7, #7]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d001      	beq.n	8003962 <ISM330DHCX_Init+0x3e>
  {
    return status;
 800395e:	79fb      	ldrb	r3, [r7, #7]
 8003960:	e016      	b.n	8003990 <ISM330DHCX_Init+0x6c>

  /* Configure CTRL1_XL: Accelerometer
   * ODR = 208 Hz (0110), FS = 4g (10), LPF2_XL_EN = 0
   * Binary: 01101000 = 0x68
   */
  status = ISM330DHCX_WriteReg(ISM330DHCX_CTRL1_XL, 0x68);
 8003962:	2168      	movs	r1, #104	@ 0x68
 8003964:	2010      	movs	r0, #16
 8003966:	f7ff ff8b 	bl	8003880 <ISM330DHCX_WriteReg>
 800396a:	4603      	mov	r3, r0
 800396c:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 800396e:	79fb      	ldrb	r3, [r7, #7]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d001      	beq.n	8003978 <ISM330DHCX_Init+0x54>
  {
    return status;
 8003974:	79fb      	ldrb	r3, [r7, #7]
 8003976:	e00b      	b.n	8003990 <ISM330DHCX_Init+0x6c>

  /* Configure CTRL2_G: Gyroscope
   * ODR = 208 Hz (0110), FS = 500 dps (0100)
   * Binary: 01100100 = 0x64
   */
  status = ISM330DHCX_WriteReg(ISM330DHCX_CTRL2_G, 0x64);
 8003978:	2164      	movs	r1, #100	@ 0x64
 800397a:	2011      	movs	r0, #17
 800397c:	f7ff ff80 	bl	8003880 <ISM330DHCX_WriteReg>
 8003980:	4603      	mov	r3, r0
 8003982:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8003984:	79fb      	ldrb	r3, [r7, #7]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d001      	beq.n	800398e <ISM330DHCX_Init+0x6a>
  {
    return status;
 800398a:	79fb      	ldrb	r3, [r7, #7]
 800398c:	e000      	b.n	8003990 <ISM330DHCX_Init+0x6c>
  }

  return HAL_OK;
 800398e:	2300      	movs	r3, #0
}
 8003990:	4618      	mov	r0, r3
 8003992:	3708      	adds	r7, #8
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}

08003998 <ISM330DHCX_ReadAccel>:
  * @brief  Read accelerometer data from ISM330DHCX
  * @param  accel: pointer to store accelerometer data (in g)
  * @retval HAL status
  */
HAL_StatusTypeDef ISM330DHCX_ReadAccel(ISM330DHCX_AxesRaw_t *accel)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b086      	sub	sp, #24
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint8_t buffer[6];
  int16_t raw_x, raw_y, raw_z;

  /* Read 6 bytes starting from OUTX_L_A (auto-increment enabled) */
  status = ISM330DHCX_ReadRegMulti(ISM330DHCX_OUTX_L_A, buffer, 6);
 80039a0:	f107 0308 	add.w	r3, r7, #8
 80039a4:	2206      	movs	r2, #6
 80039a6:	4619      	mov	r1, r3
 80039a8:	2028      	movs	r0, #40	@ 0x28
 80039aa:	f7ff ff9f 	bl	80038ec <ISM330DHCX_ReadRegMulti>
 80039ae:	4603      	mov	r3, r0
 80039b0:	75fb      	strb	r3, [r7, #23]
  if (status != HAL_OK)
 80039b2:	7dfb      	ldrb	r3, [r7, #23]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d001      	beq.n	80039bc <ISM330DHCX_ReadAccel+0x24>
  {
    return status;
 80039b8:	7dfb      	ldrb	r3, [r7, #23]
 80039ba:	e03f      	b.n	8003a3c <ISM330DHCX_ReadAccel+0xa4>
  }

  /* Combine low and high bytes */
  raw_x = (int16_t)((buffer[1] << 8) | buffer[0]);
 80039bc:	7a7b      	ldrb	r3, [r7, #9]
 80039be:	b21b      	sxth	r3, r3
 80039c0:	021b      	lsls	r3, r3, #8
 80039c2:	b21a      	sxth	r2, r3
 80039c4:	7a3b      	ldrb	r3, [r7, #8]
 80039c6:	b21b      	sxth	r3, r3
 80039c8:	4313      	orrs	r3, r2
 80039ca:	82bb      	strh	r3, [r7, #20]
  raw_y = (int16_t)((buffer[3] << 8) | buffer[2]);
 80039cc:	7afb      	ldrb	r3, [r7, #11]
 80039ce:	b21b      	sxth	r3, r3
 80039d0:	021b      	lsls	r3, r3, #8
 80039d2:	b21a      	sxth	r2, r3
 80039d4:	7abb      	ldrb	r3, [r7, #10]
 80039d6:	b21b      	sxth	r3, r3
 80039d8:	4313      	orrs	r3, r2
 80039da:	827b      	strh	r3, [r7, #18]
  raw_z = (int16_t)((buffer[5] << 8) | buffer[4]);
 80039dc:	7b7b      	ldrb	r3, [r7, #13]
 80039de:	b21b      	sxth	r3, r3
 80039e0:	021b      	lsls	r3, r3, #8
 80039e2:	b21a      	sxth	r2, r3
 80039e4:	7b3b      	ldrb	r3, [r7, #12]
 80039e6:	b21b      	sxth	r3, r3
 80039e8:	4313      	orrs	r3, r2
 80039ea:	823b      	strh	r3, [r7, #16]

  /* Convert to g (4g full scale)
   * Sensitivity = 0.122 mg/LSB = 0.000122 g/LSB
   */
  accel->x = (float)raw_x * 0.000122f;
 80039ec:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80039f0:	ee07 3a90 	vmov	s15, r3
 80039f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039f8:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8003a44 <ISM330DHCX_ReadAccel+0xac>
 80039fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	edc3 7a00 	vstr	s15, [r3]
  accel->y = (float)raw_y * 0.000122f;
 8003a06:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003a0a:	ee07 3a90 	vmov	s15, r3
 8003a0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a12:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8003a44 <ISM330DHCX_ReadAccel+0xac>
 8003a16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	edc3 7a01 	vstr	s15, [r3, #4]
  accel->z = (float)raw_z * 0.000122f;
 8003a20:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003a24:	ee07 3a90 	vmov	s15, r3
 8003a28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a2c:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8003a44 <ISM330DHCX_ReadAccel+0xac>
 8003a30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	edc3 7a02 	vstr	s15, [r3, #8]

  return HAL_OK;
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3718      	adds	r7, #24
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}
 8003a44:	38ffda40 	.word	0x38ffda40

08003a48 <ISM330DHCX_ReadGyro>:
  * @brief  Read gyroscope data from ISM330DHCX
  * @param  gyro: pointer to store gyroscope data (in dps)
  * @retval HAL status
  */
HAL_StatusTypeDef ISM330DHCX_ReadGyro(ISM330DHCX_AxesRaw_t *gyro)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b086      	sub	sp, #24
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint8_t buffer[6];
  int16_t raw_x, raw_y, raw_z;

  /* Read 6 bytes starting from OUTX_L_G (auto-increment enabled) */
  status = ISM330DHCX_ReadRegMulti(ISM330DHCX_OUTX_L_G, buffer, 6);
 8003a50:	f107 0308 	add.w	r3, r7, #8
 8003a54:	2206      	movs	r2, #6
 8003a56:	4619      	mov	r1, r3
 8003a58:	2022      	movs	r0, #34	@ 0x22
 8003a5a:	f7ff ff47 	bl	80038ec <ISM330DHCX_ReadRegMulti>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	75fb      	strb	r3, [r7, #23]
  if (status != HAL_OK)
 8003a62:	7dfb      	ldrb	r3, [r7, #23]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d001      	beq.n	8003a6c <ISM330DHCX_ReadGyro+0x24>
  {
    return status;
 8003a68:	7dfb      	ldrb	r3, [r7, #23]
 8003a6a:	e03f      	b.n	8003aec <ISM330DHCX_ReadGyro+0xa4>
  }

  /* Combine low and high bytes */
  raw_x = (int16_t)((buffer[1] << 8) | buffer[0]);
 8003a6c:	7a7b      	ldrb	r3, [r7, #9]
 8003a6e:	b21b      	sxth	r3, r3
 8003a70:	021b      	lsls	r3, r3, #8
 8003a72:	b21a      	sxth	r2, r3
 8003a74:	7a3b      	ldrb	r3, [r7, #8]
 8003a76:	b21b      	sxth	r3, r3
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	82bb      	strh	r3, [r7, #20]
  raw_y = (int16_t)((buffer[3] << 8) | buffer[2]);
 8003a7c:	7afb      	ldrb	r3, [r7, #11]
 8003a7e:	b21b      	sxth	r3, r3
 8003a80:	021b      	lsls	r3, r3, #8
 8003a82:	b21a      	sxth	r2, r3
 8003a84:	7abb      	ldrb	r3, [r7, #10]
 8003a86:	b21b      	sxth	r3, r3
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	827b      	strh	r3, [r7, #18]
  raw_z = (int16_t)((buffer[5] << 8) | buffer[4]);
 8003a8c:	7b7b      	ldrb	r3, [r7, #13]
 8003a8e:	b21b      	sxth	r3, r3
 8003a90:	021b      	lsls	r3, r3, #8
 8003a92:	b21a      	sxth	r2, r3
 8003a94:	7b3b      	ldrb	r3, [r7, #12]
 8003a96:	b21b      	sxth	r3, r3
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	823b      	strh	r3, [r7, #16]

  /* Convert to dps (500 dps full scale)
   * Sensitivity = 17.50 mdps/LSB = 0.0175 dps/LSB
   */
  gyro->x = (float)raw_x * 0.0175f;
 8003a9c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003aa0:	ee07 3a90 	vmov	s15, r3
 8003aa4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003aa8:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8003af4 <ISM330DHCX_ReadGyro+0xac>
 8003aac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	edc3 7a00 	vstr	s15, [r3]
  gyro->y = (float)raw_y * 0.0175f;
 8003ab6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003aba:	ee07 3a90 	vmov	s15, r3
 8003abe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ac2:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8003af4 <ISM330DHCX_ReadGyro+0xac>
 8003ac6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	edc3 7a01 	vstr	s15, [r3, #4]
  gyro->z = (float)raw_z * 0.0175f;
 8003ad0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003ad4:	ee07 3a90 	vmov	s15, r3
 8003ad8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003adc:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8003af4 <ISM330DHCX_ReadGyro+0xac>
 8003ae0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	edc3 7a02 	vstr	s15, [r3, #8]

  return HAL_OK;
 8003aea:	2300      	movs	r3, #0
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3718      	adds	r7, #24
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}
 8003af4:	3c8f5c29 	.word	0x3c8f5c29

08003af8 <LCD_SendCommand>:
  * @brief  Send command to LCD
  * @param  cmd: command byte
  * @retval None
  */
static void LCD_SendCommand(uint8_t cmd)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b086      	sub	sp, #24
 8003afc:	af02      	add	r7, sp, #8
 8003afe:	4603      	mov	r3, r0
 8003b00:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2] = {0x00, cmd}; // Control byte + command
 8003b02:	2300      	movs	r3, #0
 8003b04:	733b      	strb	r3, [r7, #12]
 8003b06:	79fb      	ldrb	r3, [r7, #7]
 8003b08:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(lcd_i2c, LCD_ADDRESS, data, 2, 100);
 8003b0a:	4b07      	ldr	r3, [pc, #28]	@ (8003b28 <LCD_SendCommand+0x30>)
 8003b0c:	6818      	ldr	r0, [r3, #0]
 8003b0e:	f107 020c 	add.w	r2, r7, #12
 8003b12:	2364      	movs	r3, #100	@ 0x64
 8003b14:	9300      	str	r3, [sp, #0]
 8003b16:	2302      	movs	r3, #2
 8003b18:	217c      	movs	r1, #124	@ 0x7c
 8003b1a:	f003 f8e1 	bl	8006ce0 <HAL_I2C_Master_Transmit>
}
 8003b1e:	bf00      	nop
 8003b20:	3710      	adds	r7, #16
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	20009414 	.word	0x20009414

08003b2c <LCD_SendData>:
  * @brief  Send data to LCD
  * @param  data_byte: data byte
  * @retval None
  */
static void LCD_SendData(uint8_t data_byte)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b086      	sub	sp, #24
 8003b30:	af02      	add	r7, sp, #8
 8003b32:	4603      	mov	r3, r0
 8003b34:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2] = {0x40, data_byte}; // RS=1 for data
 8003b36:	2340      	movs	r3, #64	@ 0x40
 8003b38:	733b      	strb	r3, [r7, #12]
 8003b3a:	79fb      	ldrb	r3, [r7, #7]
 8003b3c:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(lcd_i2c, LCD_ADDRESS, data, 2, 100);
 8003b3e:	4b07      	ldr	r3, [pc, #28]	@ (8003b5c <LCD_SendData+0x30>)
 8003b40:	6818      	ldr	r0, [r3, #0]
 8003b42:	f107 020c 	add.w	r2, r7, #12
 8003b46:	2364      	movs	r3, #100	@ 0x64
 8003b48:	9300      	str	r3, [sp, #0]
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	217c      	movs	r1, #124	@ 0x7c
 8003b4e:	f003 f8c7 	bl	8006ce0 <HAL_I2C_Master_Transmit>
}
 8003b52:	bf00      	nop
 8003b54:	3710      	adds	r7, #16
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	20009414 	.word	0x20009414

08003b60 <RGB_Init>:
/**
  * @brief  Initialize RGB backlight controller
  * @retval None
  */
static void RGB_Init(void)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b084      	sub	sp, #16
 8003b64:	af02      	add	r7, sp, #8
    uint8_t data[2];

    HAL_Delay(10);
 8003b66:	200a      	movs	r0, #10
 8003b68:	f002 fbe0 	bl	800632c <HAL_Delay>

    // Mode1 = 0x00 (normal mode)
    data[0] = 0x00;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	713b      	strb	r3, [r7, #4]
    data[1] = 0x00;
 8003b70:	2300      	movs	r3, #0
 8003b72:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(lcd_i2c, RGB_ADDRESS, data, 2, 100);
 8003b74:	4b2c      	ldr	r3, [pc, #176]	@ (8003c28 <RGB_Init+0xc8>)
 8003b76:	6818      	ldr	r0, [r3, #0]
 8003b78:	1d3a      	adds	r2, r7, #4
 8003b7a:	2364      	movs	r3, #100	@ 0x64
 8003b7c:	9300      	str	r3, [sp, #0]
 8003b7e:	2302      	movs	r3, #2
 8003b80:	21c0      	movs	r1, #192	@ 0xc0
 8003b82:	f003 f8ad 	bl	8006ce0 <HAL_I2C_Master_Transmit>
    HAL_Delay(5);
 8003b86:	2005      	movs	r0, #5
 8003b88:	f002 fbd0 	bl	800632c <HAL_Delay>

    // Mode2 = 0x00
    data[0] = 0x01;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	713b      	strb	r3, [r7, #4]
    data[1] = 0x00;
 8003b90:	2300      	movs	r3, #0
 8003b92:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(lcd_i2c, RGB_ADDRESS, data, 2, 100);
 8003b94:	4b24      	ldr	r3, [pc, #144]	@ (8003c28 <RGB_Init+0xc8>)
 8003b96:	6818      	ldr	r0, [r3, #0]
 8003b98:	1d3a      	adds	r2, r7, #4
 8003b9a:	2364      	movs	r3, #100	@ 0x64
 8003b9c:	9300      	str	r3, [sp, #0]
 8003b9e:	2302      	movs	r3, #2
 8003ba0:	21c0      	movs	r1, #192	@ 0xc0
 8003ba2:	f003 f89d 	bl	8006ce0 <HAL_I2C_Master_Transmit>
    HAL_Delay(5);
 8003ba6:	2005      	movs	r0, #5
 8003ba8:	f002 fbc0 	bl	800632c <HAL_Delay>

    // LEDOUT = 0xFF (all LEDs fully on)
    data[0] = 0x08;
 8003bac:	2308      	movs	r3, #8
 8003bae:	713b      	strb	r3, [r7, #4]
    data[1] = 0xFF;
 8003bb0:	23ff      	movs	r3, #255	@ 0xff
 8003bb2:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(lcd_i2c, RGB_ADDRESS, data, 2, 100);
 8003bb4:	4b1c      	ldr	r3, [pc, #112]	@ (8003c28 <RGB_Init+0xc8>)
 8003bb6:	6818      	ldr	r0, [r3, #0]
 8003bb8:	1d3a      	adds	r2, r7, #4
 8003bba:	2364      	movs	r3, #100	@ 0x64
 8003bbc:	9300      	str	r3, [sp, #0]
 8003bbe:	2302      	movs	r3, #2
 8003bc0:	21c0      	movs	r1, #192	@ 0xc0
 8003bc2:	f003 f88d 	bl	8006ce0 <HAL_I2C_Master_Transmit>
    HAL_Delay(5);
 8003bc6:	2005      	movs	r0, #5
 8003bc8:	f002 fbb0 	bl	800632c <HAL_Delay>

    // Force PWM values to maximum (registers 0x02, 0x03, 0x04)
    data[0] = 0x02; data[1] = 0xFF; // Blue
 8003bcc:	2302      	movs	r3, #2
 8003bce:	713b      	strb	r3, [r7, #4]
 8003bd0:	23ff      	movs	r3, #255	@ 0xff
 8003bd2:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(lcd_i2c, RGB_ADDRESS, data, 2, 100);
 8003bd4:	4b14      	ldr	r3, [pc, #80]	@ (8003c28 <RGB_Init+0xc8>)
 8003bd6:	6818      	ldr	r0, [r3, #0]
 8003bd8:	1d3a      	adds	r2, r7, #4
 8003bda:	2364      	movs	r3, #100	@ 0x64
 8003bdc:	9300      	str	r3, [sp, #0]
 8003bde:	2302      	movs	r3, #2
 8003be0:	21c0      	movs	r1, #192	@ 0xc0
 8003be2:	f003 f87d 	bl	8006ce0 <HAL_I2C_Master_Transmit>
    data[0] = 0x03; data[1] = 0xFF; // Green
 8003be6:	2303      	movs	r3, #3
 8003be8:	713b      	strb	r3, [r7, #4]
 8003bea:	23ff      	movs	r3, #255	@ 0xff
 8003bec:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(lcd_i2c, RGB_ADDRESS, data, 2, 100);
 8003bee:	4b0e      	ldr	r3, [pc, #56]	@ (8003c28 <RGB_Init+0xc8>)
 8003bf0:	6818      	ldr	r0, [r3, #0]
 8003bf2:	1d3a      	adds	r2, r7, #4
 8003bf4:	2364      	movs	r3, #100	@ 0x64
 8003bf6:	9300      	str	r3, [sp, #0]
 8003bf8:	2302      	movs	r3, #2
 8003bfa:	21c0      	movs	r1, #192	@ 0xc0
 8003bfc:	f003 f870 	bl	8006ce0 <HAL_I2C_Master_Transmit>
    data[0] = 0x04; data[1] = 0xFF; // Red
 8003c00:	2304      	movs	r3, #4
 8003c02:	713b      	strb	r3, [r7, #4]
 8003c04:	23ff      	movs	r3, #255	@ 0xff
 8003c06:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(lcd_i2c, RGB_ADDRESS, data, 2, 100);
 8003c08:	4b07      	ldr	r3, [pc, #28]	@ (8003c28 <RGB_Init+0xc8>)
 8003c0a:	6818      	ldr	r0, [r3, #0]
 8003c0c:	1d3a      	adds	r2, r7, #4
 8003c0e:	2364      	movs	r3, #100	@ 0x64
 8003c10:	9300      	str	r3, [sp, #0]
 8003c12:	2302      	movs	r3, #2
 8003c14:	21c0      	movs	r1, #192	@ 0xc0
 8003c16:	f003 f863 	bl	8006ce0 <HAL_I2C_Master_Transmit>
    HAL_Delay(10);
 8003c1a:	200a      	movs	r0, #10
 8003c1c:	f002 fb86 	bl	800632c <HAL_Delay>
}
 8003c20:	bf00      	nop
 8003c22:	3708      	adds	r7, #8
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	20009414 	.word	0x20009414

08003c2c <LCD1602_Init>:
  * @brief  Initialize LCD1602
  * @param  hi2c: pointer to I2C handle
  * @retval None
  */
void LCD1602_Init(I2C_HandleTypeDef *hi2c)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b082      	sub	sp, #8
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
    lcd_i2c = hi2c;
 8003c34:	4a20      	ldr	r2, [pc, #128]	@ (8003cb8 <LCD1602_Init+0x8c>)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6013      	str	r3, [r2, #0]
    HAL_Delay(100); // Wait for LCD power-up
 8003c3a:	2064      	movs	r0, #100	@ 0x64
 8003c3c:	f002 fb76 	bl	800632c <HAL_Delay>

    // Function set: 4-bit, 2 lines, 5x8 dots
    LCD_SendCommand(0x28);
 8003c40:	2028      	movs	r0, #40	@ 0x28
 8003c42:	f7ff ff59 	bl	8003af8 <LCD_SendCommand>
    HAL_Delay(5);
 8003c46:	2005      	movs	r0, #5
 8003c48:	f002 fb70 	bl	800632c <HAL_Delay>

    // Display OFF
    LCD_SendCommand(0x08);
 8003c4c:	2008      	movs	r0, #8
 8003c4e:	f7ff ff53 	bl	8003af8 <LCD_SendCommand>
    HAL_Delay(5);
 8003c52:	2005      	movs	r0, #5
 8003c54:	f002 fb6a 	bl	800632c <HAL_Delay>

    // Clear display
    LCD_SendCommand(0x01);
 8003c58:	2001      	movs	r0, #1
 8003c5a:	f7ff ff4d 	bl	8003af8 <LCD_SendCommand>
    HAL_Delay(10);
 8003c5e:	200a      	movs	r0, #10
 8003c60:	f002 fb64 	bl	800632c <HAL_Delay>

    // Entry mode: increment, no shift
    LCD_SendCommand(0x06);
 8003c64:	2006      	movs	r0, #6
 8003c66:	f7ff ff47 	bl	8003af8 <LCD_SendCommand>
    HAL_Delay(5);
 8003c6a:	2005      	movs	r0, #5
 8003c6c:	f002 fb5e 	bl	800632c <HAL_Delay>

    // Display ON, cursor OFF, blink OFF
    LCD_SendCommand(0x0C);
 8003c70:	200c      	movs	r0, #12
 8003c72:	f7ff ff41 	bl	8003af8 <LCD_SendCommand>
    HAL_Delay(5);
 8003c76:	2005      	movs	r0, #5
 8003c78:	f002 fb58 	bl	800632c <HAL_Delay>

    // Initialize RGB backlight
    RGB_Init();
 8003c7c:	f7ff ff70 	bl	8003b60 <RGB_Init>
    HAL_Delay(10);
 8003c80:	200a      	movs	r0, #10
 8003c82:	f002 fb53 	bl	800632c <HAL_Delay>

    // Force backlight white - try multiple times
    LCD1602_SetRGB(255, 255, 255);
 8003c86:	22ff      	movs	r2, #255	@ 0xff
 8003c88:	21ff      	movs	r1, #255	@ 0xff
 8003c8a:	20ff      	movs	r0, #255	@ 0xff
 8003c8c:	f000 f848 	bl	8003d20 <LCD1602_SetRGB>
    HAL_Delay(10);
 8003c90:	200a      	movs	r0, #10
 8003c92:	f002 fb4b 	bl	800632c <HAL_Delay>
    LCD1602_SetRGB(255, 255, 255);
 8003c96:	22ff      	movs	r2, #255	@ 0xff
 8003c98:	21ff      	movs	r1, #255	@ 0xff
 8003c9a:	20ff      	movs	r0, #255	@ 0xff
 8003c9c:	f000 f840 	bl	8003d20 <LCD1602_SetRGB>
    HAL_Delay(10);
 8003ca0:	200a      	movs	r0, #10
 8003ca2:	f002 fb43 	bl	800632c <HAL_Delay>
    LCD1602_SetRGB(255, 255, 255);
 8003ca6:	22ff      	movs	r2, #255	@ 0xff
 8003ca8:	21ff      	movs	r1, #255	@ 0xff
 8003caa:	20ff      	movs	r0, #255	@ 0xff
 8003cac:	f000 f838 	bl	8003d20 <LCD1602_SetRGB>
}
 8003cb0:	bf00      	nop
 8003cb2:	3708      	adds	r7, #8
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	20009414 	.word	0x20009414

08003cbc <LCD1602_SetCursor>:
  * @param  col: column (0-15)
  * @param  row: row (0-1)
  * @retval None
  */
void LCD1602_SetCursor(uint8_t col, uint8_t row)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	460a      	mov	r2, r1
 8003cc6:	71fb      	strb	r3, [r7, #7]
 8003cc8:	4613      	mov	r3, r2
 8003cca:	71bb      	strb	r3, [r7, #6]
    uint8_t addr = (row == 0) ? col : (0x40 + col);
 8003ccc:	79bb      	ldrb	r3, [r7, #6]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d003      	beq.n	8003cda <LCD1602_SetCursor+0x1e>
 8003cd2:	79fb      	ldrb	r3, [r7, #7]
 8003cd4:	3340      	adds	r3, #64	@ 0x40
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	e000      	b.n	8003cdc <LCD1602_SetCursor+0x20>
 8003cda:	79fb      	ldrb	r3, [r7, #7]
 8003cdc:	73fb      	strb	r3, [r7, #15]
    LCD_SendCommand(LCD_SETDDRAMADDR | addr);
 8003cde:	7bfb      	ldrb	r3, [r7, #15]
 8003ce0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f7ff ff06 	bl	8003af8 <LCD_SendCommand>
}
 8003cec:	bf00      	nop
 8003cee:	3710      	adds	r7, #16
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <LCD1602_Print>:
  * @brief  Print string to LCD
  * @param  str: null-terminated string
  * @retval None
  */
void LCD1602_Print(const char *str)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
    while (*str) {
 8003cfc:	e006      	b.n	8003d0c <LCD1602_Print+0x18>
        LCD_SendData(*str++);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	1c5a      	adds	r2, r3, #1
 8003d02:	607a      	str	r2, [r7, #4]
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	4618      	mov	r0, r3
 8003d08:	f7ff ff10 	bl	8003b2c <LCD_SendData>
    while (*str) {
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	781b      	ldrb	r3, [r3, #0]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d1f4      	bne.n	8003cfe <LCD1602_Print+0xa>
    }
}
 8003d14:	bf00      	nop
 8003d16:	bf00      	nop
 8003d18:	3708      	adds	r7, #8
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
	...

08003d20 <LCD1602_SetRGB>:
  * @param  g: green intensity (0-255)
  * @param  b: blue intensity (0-255)
  * @retval None
  */
void LCD1602_SetRGB(uint8_t r, uint8_t g, uint8_t b)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b086      	sub	sp, #24
 8003d24:	af02      	add	r7, sp, #8
 8003d26:	4603      	mov	r3, r0
 8003d28:	71fb      	strb	r3, [r7, #7]
 8003d2a:	460b      	mov	r3, r1
 8003d2c:	71bb      	strb	r3, [r7, #6]
 8003d2e:	4613      	mov	r3, r2
 8003d30:	717b      	strb	r3, [r7, #5]
    uint8_t data[4];
    // Auto-increment from register 0x02
    data[0] = 0x82; // Auto-inc + start at PWM0
 8003d32:	2382      	movs	r3, #130	@ 0x82
 8003d34:	733b      	strb	r3, [r7, #12]
    data[1] = b;    // Blue (PWM0)
 8003d36:	797b      	ldrb	r3, [r7, #5]
 8003d38:	737b      	strb	r3, [r7, #13]
    data[2] = g;    // Green (PWM1)
 8003d3a:	79bb      	ldrb	r3, [r7, #6]
 8003d3c:	73bb      	strb	r3, [r7, #14]
    data[3] = r;    // Red (PWM2)
 8003d3e:	79fb      	ldrb	r3, [r7, #7]
 8003d40:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit(lcd_i2c, RGB_ADDRESS, data, 4, 100);
 8003d42:	4b07      	ldr	r3, [pc, #28]	@ (8003d60 <LCD1602_SetRGB+0x40>)
 8003d44:	6818      	ldr	r0, [r3, #0]
 8003d46:	f107 020c 	add.w	r2, r7, #12
 8003d4a:	2364      	movs	r3, #100	@ 0x64
 8003d4c:	9300      	str	r3, [sp, #0]
 8003d4e:	2304      	movs	r3, #4
 8003d50:	21c0      	movs	r1, #192	@ 0xc0
 8003d52:	f002 ffc5 	bl	8006ce0 <HAL_I2C_Master_Transmit>
}
 8003d56:	bf00      	nop
 8003d58:	3710      	adds	r7, #16
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	20009414 	.word	0x20009414

08003d64 <LCD1602_UpdateLine1>:
  * @param  temp: temperature in C
  * @param  humidity: humidity in %
  * @retval None
  */
void LCD1602_UpdateLine1(float temp, float humidity)
{
 8003d64:	b5b0      	push	{r4, r5, r7, lr}
 8003d66:	b08c      	sub	sp, #48	@ 0x30
 8003d68:	af04      	add	r7, sp, #16
 8003d6a:	ed87 0a01 	vstr	s0, [r7, #4]
 8003d6e:	edc7 0a00 	vstr	s1, [r7]
    char buf[17];  // 16 chars + null terminator

    LCD1602_SetCursor(0, 0);
 8003d72:	2100      	movs	r1, #0
 8003d74:	2000      	movs	r0, #0
 8003d76:	f7ff ffa1 	bl	8003cbc <LCD1602_SetCursor>
    snprintf(buf, sizeof(buf), "T:%.1fC H:%.1f%%  ", temp, humidity);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f7fc fd06 	bl	800078c <__aeabi_f2d>
 8003d80:	4604      	mov	r4, r0
 8003d82:	460d      	mov	r5, r1
 8003d84:	6838      	ldr	r0, [r7, #0]
 8003d86:	f7fc fd01 	bl	800078c <__aeabi_f2d>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	f107 000c 	add.w	r0, r7, #12
 8003d92:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d96:	e9cd 4500 	strd	r4, r5, [sp]
 8003d9a:	4a06      	ldr	r2, [pc, #24]	@ (8003db4 <LCD1602_UpdateLine1+0x50>)
 8003d9c:	2111      	movs	r1, #17
 8003d9e:	f011 ffe7 	bl	8015d70 <sniprintf>
    LCD1602_Print(buf);
 8003da2:	f107 030c 	add.w	r3, r7, #12
 8003da6:	4618      	mov	r0, r3
 8003da8:	f7ff ffa4 	bl	8003cf4 <LCD1602_Print>
}
 8003dac:	bf00      	nop
 8003dae:	3720      	adds	r7, #32
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bdb0      	pop	{r4, r5, r7, pc}
 8003db4:	080189dc 	.word	0x080189dc

08003db8 <LCD1602_UpdateLine2>:
  * @param  tof_dist: distance in mm
  * @param  speed: speed in km/h
  * @retval None
  */
void LCD1602_UpdateLine2(uint16_t tof_dist, float speed)
{
 8003db8:	b5b0      	push	{r4, r5, r7, lr}
 8003dba:	b08c      	sub	sp, #48	@ 0x30
 8003dbc:	af04      	add	r7, sp, #16
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	ed87 0a00 	vstr	s0, [r7]
 8003dc4:	80fb      	strh	r3, [r7, #6]
    char buf[17];  // 16 chars + null terminator
    float speed_mh = speed * 1000.0f;  // Convert km/h to m/h
 8003dc6:	edd7 7a00 	vldr	s15, [r7]
 8003dca:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8003e54 <LCD1602_UpdateLine2+0x9c>
 8003dce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003dd2:	edc7 7a07 	vstr	s15, [r7, #28]

    LCD1602_SetCursor(0, 1);
 8003dd6:	2101      	movs	r1, #1
 8003dd8:	2000      	movs	r0, #0
 8003dda:	f7ff ff6f 	bl	8003cbc <LCD1602_SetCursor>
    if (tof_dist < 1000) {
 8003dde:	88fb      	ldrh	r3, [r7, #6]
 8003de0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003de4:	d20f      	bcs.n	8003e06 <LCD1602_UpdateLine2+0x4e>
        // Show distance in mm if less than 1m
        snprintf(buf, sizeof(buf), "D:%dmm S:%.0fm  ", tof_dist, speed_mh);
 8003de6:	88fc      	ldrh	r4, [r7, #6]
 8003de8:	69f8      	ldr	r0, [r7, #28]
 8003dea:	f7fc fccf 	bl	800078c <__aeabi_f2d>
 8003dee:	4602      	mov	r2, r0
 8003df0:	460b      	mov	r3, r1
 8003df2:	f107 0008 	add.w	r0, r7, #8
 8003df6:	e9cd 2300 	strd	r2, r3, [sp]
 8003dfa:	4623      	mov	r3, r4
 8003dfc:	4a16      	ldr	r2, [pc, #88]	@ (8003e58 <LCD1602_UpdateLine2+0xa0>)
 8003dfe:	2111      	movs	r1, #17
 8003e00:	f011 ffb6 	bl	8015d70 <sniprintf>
 8003e04:	e01d      	b.n	8003e42 <LCD1602_UpdateLine2+0x8a>
    } else {
        // Show distance in meters if >= 1m
        snprintf(buf, sizeof(buf), "D:%.1fm S:%.0fm  ", tof_dist / 1000.0f, speed_mh);
 8003e06:	88fb      	ldrh	r3, [r7, #6]
 8003e08:	ee07 3a90 	vmov	s15, r3
 8003e0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e10:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8003e54 <LCD1602_UpdateLine2+0x9c>
 8003e14:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003e18:	ee16 0a90 	vmov	r0, s13
 8003e1c:	f7fc fcb6 	bl	800078c <__aeabi_f2d>
 8003e20:	4604      	mov	r4, r0
 8003e22:	460d      	mov	r5, r1
 8003e24:	69f8      	ldr	r0, [r7, #28]
 8003e26:	f7fc fcb1 	bl	800078c <__aeabi_f2d>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	460b      	mov	r3, r1
 8003e2e:	f107 0008 	add.w	r0, r7, #8
 8003e32:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e36:	e9cd 4500 	strd	r4, r5, [sp]
 8003e3a:	4a08      	ldr	r2, [pc, #32]	@ (8003e5c <LCD1602_UpdateLine2+0xa4>)
 8003e3c:	2111      	movs	r1, #17
 8003e3e:	f011 ff97 	bl	8015d70 <sniprintf>
    }
    LCD1602_Print(buf);
 8003e42:	f107 0308 	add.w	r3, r7, #8
 8003e46:	4618      	mov	r0, r3
 8003e48:	f7ff ff54 	bl	8003cf4 <LCD1602_Print>
}
 8003e4c:	bf00      	nop
 8003e4e:	3720      	adds	r7, #32
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bdb0      	pop	{r4, r5, r7, pc}
 8003e54:	447a0000 	.word	0x447a0000
 8003e58:	080189f0 	.word	0x080189f0
 8003e5c:	08018a04 	.word	0x08018a04

08003e60 <LPS22HH_WriteReg>:
  * @param  reg: register address
  * @param  value: value to write
  * @retval HAL status
  */
static HAL_StatusTypeDef LPS22HH_WriteReg(uint8_t reg, uint8_t value)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b086      	sub	sp, #24
 8003e64:	af04      	add	r7, sp, #16
 8003e66:	4603      	mov	r3, r0
 8003e68:	460a      	mov	r2, r1
 8003e6a:	71fb      	strb	r3, [r7, #7]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	71bb      	strb	r3, [r7, #6]
  return HAL_I2C_Mem_Write(&hi2c2, LPS22HH_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 100);
 8003e70:	79fb      	ldrb	r3, [r7, #7]
 8003e72:	b29a      	uxth	r2, r3
 8003e74:	2364      	movs	r3, #100	@ 0x64
 8003e76:	9302      	str	r3, [sp, #8]
 8003e78:	2301      	movs	r3, #1
 8003e7a:	9301      	str	r3, [sp, #4]
 8003e7c:	1dbb      	adds	r3, r7, #6
 8003e7e:	9300      	str	r3, [sp, #0]
 8003e80:	2301      	movs	r3, #1
 8003e82:	21ba      	movs	r1, #186	@ 0xba
 8003e84:	4803      	ldr	r0, [pc, #12]	@ (8003e94 <LPS22HH_WriteReg+0x34>)
 8003e86:	f003 f915 	bl	80070b4 <HAL_I2C_Mem_Write>
 8003e8a:	4603      	mov	r3, r0
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3708      	adds	r7, #8
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	200093c0 	.word	0x200093c0

08003e98 <LPS22HH_ReadReg>:
  * @param  reg: register address
  * @param  value: pointer to store the read value
  * @retval HAL status
  */
static HAL_StatusTypeDef LPS22HH_ReadReg(uint8_t reg, uint8_t *value)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b086      	sub	sp, #24
 8003e9c:	af04      	add	r7, sp, #16
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	6039      	str	r1, [r7, #0]
 8003ea2:	71fb      	strb	r3, [r7, #7]
  return HAL_I2C_Mem_Read(&hi2c2, LPS22HH_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, value, 1, 100);
 8003ea4:	79fb      	ldrb	r3, [r7, #7]
 8003ea6:	b29a      	uxth	r2, r3
 8003ea8:	2364      	movs	r3, #100	@ 0x64
 8003eaa:	9302      	str	r3, [sp, #8]
 8003eac:	2301      	movs	r3, #1
 8003eae:	9301      	str	r3, [sp, #4]
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	9300      	str	r3, [sp, #0]
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	21ba      	movs	r1, #186	@ 0xba
 8003eb8:	4803      	ldr	r0, [pc, #12]	@ (8003ec8 <LPS22HH_ReadReg+0x30>)
 8003eba:	f003 fa0f 	bl	80072dc <HAL_I2C_Mem_Read>
 8003ebe:	4603      	mov	r3, r0
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3708      	adds	r7, #8
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	200093c0 	.word	0x200093c0

08003ecc <LPS22HH_ReadRegMulti>:
  * @param  buffer: pointer to buffer to store the read values
  * @param  length: number of bytes to read
  * @retval HAL status
  */
static HAL_StatusTypeDef LPS22HH_ReadRegMulti(uint8_t reg, uint8_t *buffer, uint16_t length)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b086      	sub	sp, #24
 8003ed0:	af04      	add	r7, sp, #16
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	6039      	str	r1, [r7, #0]
 8003ed6:	71fb      	strb	r3, [r7, #7]
 8003ed8:	4613      	mov	r3, r2
 8003eda:	80bb      	strh	r3, [r7, #4]
  return HAL_I2C_Mem_Read(&hi2c2, LPS22HH_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, buffer, length, 100);
 8003edc:	79fb      	ldrb	r3, [r7, #7]
 8003ede:	b29a      	uxth	r2, r3
 8003ee0:	2364      	movs	r3, #100	@ 0x64
 8003ee2:	9302      	str	r3, [sp, #8]
 8003ee4:	88bb      	ldrh	r3, [r7, #4]
 8003ee6:	9301      	str	r3, [sp, #4]
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	9300      	str	r3, [sp, #0]
 8003eec:	2301      	movs	r3, #1
 8003eee:	21ba      	movs	r1, #186	@ 0xba
 8003ef0:	4803      	ldr	r0, [pc, #12]	@ (8003f00 <LPS22HH_ReadRegMulti+0x34>)
 8003ef2:	f003 f9f3 	bl	80072dc <HAL_I2C_Mem_Read>
 8003ef6:	4603      	mov	r3, r0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3708      	adds	r7, #8
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	200093c0 	.word	0x200093c0

08003f04 <LPS22HH_Init>:
/**
  * @brief  Initialize the LPS22HH sensor
  * @retval HAL status
  */
HAL_StatusTypeDef LPS22HH_Init(void)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b082      	sub	sp, #8
 8003f08:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;
  uint8_t whoami;

  /* Check WHO_AM_I register */
  status = LPS22HH_ReadReg(LPS22HH_WHO_AM_I, &whoami);
 8003f0a:	1dbb      	adds	r3, r7, #6
 8003f0c:	4619      	mov	r1, r3
 8003f0e:	200f      	movs	r0, #15
 8003f10:	f7ff ffc2 	bl	8003e98 <LPS22HH_ReadReg>
 8003f14:	4603      	mov	r3, r0
 8003f16:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8003f18:	79fb      	ldrb	r3, [r7, #7]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <LPS22HH_Init+0x1e>
  {
    return status;
 8003f1e:	79fb      	ldrb	r3, [r7, #7]
 8003f20:	e01b      	b.n	8003f5a <LPS22HH_Init+0x56>
  }

  if (whoami != LPS22HH_ID)
 8003f22:	79bb      	ldrb	r3, [r7, #6]
 8003f24:	2bb3      	cmp	r3, #179	@ 0xb3
 8003f26:	d001      	beq.n	8003f2c <LPS22HH_Init+0x28>
  {
    return HAL_ERROR;  /* Wrong device ID */
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e016      	b.n	8003f5a <LPS22HH_Init+0x56>
  }

  /* Configure CTRL_REG1: ODR = 10 Hz, Low-pass filter enabled */
  /* ODR[2:0] = 011 (10 Hz), EN_LPFP = 1 */
  status = LPS22HH_WriteReg(LPS22HH_CTRL_REG1, 0x3A);
 8003f2c:	213a      	movs	r1, #58	@ 0x3a
 8003f2e:	2010      	movs	r0, #16
 8003f30:	f7ff ff96 	bl	8003e60 <LPS22HH_WriteReg>
 8003f34:	4603      	mov	r3, r0
 8003f36:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8003f38:	79fb      	ldrb	r3, [r7, #7]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d001      	beq.n	8003f42 <LPS22HH_Init+0x3e>
  {
    return status;
 8003f3e:	79fb      	ldrb	r3, [r7, #7]
 8003f40:	e00b      	b.n	8003f5a <LPS22HH_Init+0x56>
  }

  /* Configure CTRL_REG2: One-shot disabled, I2C enabled */
  status = LPS22HH_WriteReg(LPS22HH_CTRL_REG2, 0x10);
 8003f42:	2110      	movs	r1, #16
 8003f44:	2011      	movs	r0, #17
 8003f46:	f7ff ff8b 	bl	8003e60 <LPS22HH_WriteReg>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8003f4e:	79fb      	ldrb	r3, [r7, #7]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d001      	beq.n	8003f58 <LPS22HH_Init+0x54>
  {
    return status;
 8003f54:	79fb      	ldrb	r3, [r7, #7]
 8003f56:	e000      	b.n	8003f5a <LPS22HH_Init+0x56>
  }

  return HAL_OK;
 8003f58:	2300      	movs	r3, #0
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3708      	adds	r7, #8
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
	...

08003f64 <LPS22HH_ReadTemperature>:
  * @brief  Read temperature from LPS22HH
  * @param  temperature: pointer to store temperature in degrees Celsius
  * @retval HAL status
  */
HAL_StatusTypeDef LPS22HH_ReadTemperature(float *temperature)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b084      	sub	sp, #16
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint8_t buffer[2];
  int16_t temp_raw;

  /* Read temperature registers (TEMP_OUT_L and TEMP_OUT_H) */
  status = LPS22HH_ReadRegMulti(LPS22HH_TEMP_OUT_L, buffer, 2);
 8003f6c:	f107 0308 	add.w	r3, r7, #8
 8003f70:	2202      	movs	r2, #2
 8003f72:	4619      	mov	r1, r3
 8003f74:	202b      	movs	r0, #43	@ 0x2b
 8003f76:	f7ff ffa9 	bl	8003ecc <LPS22HH_ReadRegMulti>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	73fb      	strb	r3, [r7, #15]
  if (status != HAL_OK)
 8003f7e:	7bfb      	ldrb	r3, [r7, #15]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d001      	beq.n	8003f88 <LPS22HH_ReadTemperature+0x24>
  {
    return status;
 8003f84:	7bfb      	ldrb	r3, [r7, #15]
 8003f86:	e015      	b.n	8003fb4 <LPS22HH_ReadTemperature+0x50>
  }

  /* Combine low and high bytes */
  temp_raw = (int16_t)((buffer[1] << 8) | buffer[0]);
 8003f88:	7a7b      	ldrb	r3, [r7, #9]
 8003f8a:	b21b      	sxth	r3, r3
 8003f8c:	021b      	lsls	r3, r3, #8
 8003f8e:	b21a      	sxth	r2, r3
 8003f90:	7a3b      	ldrb	r3, [r7, #8]
 8003f92:	b21b      	sxth	r3, r3
 8003f94:	4313      	orrs	r3, r2
 8003f96:	81bb      	strh	r3, [r7, #12]

  /* Convert to degrees Celsius */
  /* Temperature in C = raw_value / 100 */
  *temperature = (float)temp_raw / 100.0f;
 8003f98:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003f9c:	ee07 3a90 	vmov	s15, r3
 8003fa0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003fa4:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8003fbc <LPS22HH_ReadTemperature+0x58>
 8003fa8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	edc3 7a00 	vstr	s15, [r3]

  return HAL_OK;
 8003fb2:	2300      	movs	r3, #0
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3710      	adds	r7, #16
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	42c80000 	.word	0x42c80000

08003fc0 <LPS22HH_ReadPressure>:
  * @brief  Read pressure from LPS22HH
  * @param  pressure: pointer to store pressure in hPa (mbar)
  * @retval HAL status
  */
HAL_StatusTypeDef LPS22HH_ReadPressure(float *pressure)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b084      	sub	sp, #16
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint8_t buffer[3];
  int32_t press_raw;

  /* Read pressure registers (PRESS_OUT_XL, PRESS_OUT_L, PRESS_OUT_H) */
  status = LPS22HH_ReadRegMulti(LPS22HH_PRESS_OUT_XL, buffer, 3);
 8003fc8:	f107 0308 	add.w	r3, r7, #8
 8003fcc:	2203      	movs	r2, #3
 8003fce:	4619      	mov	r1, r3
 8003fd0:	2028      	movs	r0, #40	@ 0x28
 8003fd2:	f7ff ff7b 	bl	8003ecc <LPS22HH_ReadRegMulti>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	72fb      	strb	r3, [r7, #11]
  if (status != HAL_OK)
 8003fda:	7afb      	ldrb	r3, [r7, #11]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d001      	beq.n	8003fe4 <LPS22HH_ReadPressure+0x24>
  {
    return status;
 8003fe0:	7afb      	ldrb	r3, [r7, #11]
 8003fe2:	e01d      	b.n	8004020 <LPS22HH_ReadPressure+0x60>
  }

  /* Combine three bytes */
  press_raw = (int32_t)((buffer[2] << 16) | (buffer[1] << 8) | buffer[0]);
 8003fe4:	7abb      	ldrb	r3, [r7, #10]
 8003fe6:	041a      	lsls	r2, r3, #16
 8003fe8:	7a7b      	ldrb	r3, [r7, #9]
 8003fea:	021b      	lsls	r3, r3, #8
 8003fec:	4313      	orrs	r3, r2
 8003fee:	7a3a      	ldrb	r2, [r7, #8]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	60fb      	str	r3, [r7, #12]

  /* Sign extend if negative (24-bit to 32-bit) */
  if (press_raw & 0x00800000)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d003      	beq.n	8004006 <LPS22HH_ReadPressure+0x46>
  {
    press_raw |= 0xFF000000;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004004:	60fb      	str	r3, [r7, #12]
  }

  /* Convert to hPa (mbar) */
  /* Pressure in hPa = raw_value / 4096 */
  *pressure = (float)press_raw / 4096.0f;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	ee07 3a90 	vmov	s15, r3
 800400c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004010:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8004028 <LPS22HH_ReadPressure+0x68>
 8004014:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	edc3 7a00 	vstr	s15, [r3]

  return HAL_OK;
 800401e:	2300      	movs	r3, #0
}
 8004020:	4618      	mov	r0, r3
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}
 8004028:	45800000 	.word	0x45800000

0800402c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004030:	f002 f92c 	bl	800628c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 8004034:	f000 f8a0 	bl	8004178 <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 8004038:	f000 f83a 	bl	80040b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800403c:	f7fe fece 	bl	8002ddc <MX_GPIO_Init>
  MX_ADF1_Init();
 8004040:	f000 fabe 	bl	80045c0 <MX_ADF1_Init>
  MX_I2C1_Init();
 8004044:	f7ff f9ec 	bl	8003420 <MX_I2C1_Init>
  MX_I2C2_Init();
 8004048:	f7ff fa2a 	bl	80034a0 <MX_I2C2_Init>
  MX_ICACHE_Init();
 800404c:	f7ff fb22 	bl	8003694 <MX_ICACHE_Init>
  MX_OCTOSPI1_Init();
 8004050:	f000 fc48 	bl	80048e4 <MX_OCTOSPI1_Init>
  MX_OCTOSPI2_Init();
 8004054:	f000 fcc0 	bl	80049d8 <MX_OCTOSPI2_Init>
  MX_SPI2_Init();
 8004058:	f001 f9b6 	bl	80053c8 <MX_SPI2_Init>
  MX_UART4_Init();
 800405c:	f001 fe3a 	bl	8005cd4 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8004060:	f001 fe84 	bl	8005d6c <MX_USART1_UART_Init>
  MX_UCPD1_Init();
 8004064:	f001 fe00 	bl	8005c68 <MX_UCPD1_Init>
  MX_USB_OTG_FS_PCD_Init();
 8004068:	f001 ff84 	bl	8005f74 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI1_Init();
 800406c:	f001 f93c 	bl	80052e8 <MX_SPI1_Init>
  MX_TIM1_Init();
 8004070:	f001 fcb2 	bl	80059d8 <MX_TIM1_Init>
    HAL_Delay(1000);
  }
*/

  // Inicia o PWM no TIM1_CH1 (PA8)
  printf("Iniciando PWM para servo motor em PA8 (TIM1_CH1)...\r\n");
 8004074:	480b      	ldr	r0, [pc, #44]	@ (80040a4 <main+0x78>)
 8004076:	f011 fe73 	bl	8015d60 <puts>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800407a:	2100      	movs	r1, #0
 800407c:	480a      	ldr	r0, [pc, #40]	@ (80040a8 <main+0x7c>)
 800407e:	f00a fa0d 	bl	800e49c <HAL_TIM_PWM_Start>

  // Posiciona servo na posio central no incio
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, SERVO_MID_PULSE);
 8004082:	4b09      	ldr	r3, [pc, #36]	@ (80040a8 <main+0x7c>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800408a:	635a      	str	r2, [r3, #52]	@ 0x34
  printf("Servo posicionado na posio central (90).\r\n\r\n");
 800408c:	4807      	ldr	r0, [pc, #28]	@ (80040ac <main+0x80>)
 800408e:	f011 fe67 	bl	8015d60 <puts>

  HAL_Delay(500);
 8004092:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004096:	f002 f949 	bl	800632c <HAL_Delay>



  /* USER CODE END 2 */

  MX_ThreadX_Init();
 800409a:	f7fd f995 	bl	80013c8 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800409e:	bf00      	nop
 80040a0:	e7fd      	b.n	800409e <main+0x72>
 80040a2:	bf00      	nop
 80040a4:	08018a18 	.word	0x08018a18
 80040a8:	2000972c 	.word	0x2000972c
 80040ac:	08018a50 	.word	0x08018a50

080040b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b09e      	sub	sp, #120	@ 0x78
 80040b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80040b6:	f107 0318 	add.w	r3, r7, #24
 80040ba:	2260      	movs	r2, #96	@ 0x60
 80040bc:	2100      	movs	r1, #0
 80040be:	4618      	mov	r0, r3
 80040c0:	f011 ff64 	bl	8015f8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80040c4:	463b      	mov	r3, r7
 80040c6:	2200      	movs	r2, #0
 80040c8:	601a      	str	r2, [r3, #0]
 80040ca:	605a      	str	r2, [r3, #4]
 80040cc:	609a      	str	r2, [r3, #8]
 80040ce:	60da      	str	r2, [r3, #12]
 80040d0:	611a      	str	r2, [r3, #16]
 80040d2:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80040d4:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 80040d8:	f005 f890 	bl	80091fc <HAL_PWREx_ControlVoltageScaling>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d001      	beq.n	80040e6 <SystemClock_Config+0x36>
  {
    Error_Handler();
 80040e2:	f000 f869 	bl	80041b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 80040e6:	2332      	movs	r3, #50	@ 0x32
 80040e8:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80040ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80040ee:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80040f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80040f4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80040f6:	2310      	movs	r3, #16
 80040f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80040fa:	2301      	movs	r3, #1
 80040fc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80040fe:	2310      	movs	r3, #16
 8004100:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 8004102:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004106:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004108:	2302      	movs	r3, #2
 800410a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800410c:	2301      	movs	r3, #1
 800410e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 8004110:	2300      	movs	r3, #0
 8004112:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004114:	2301      	movs	r3, #1
 8004116:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 80;
 8004118:	2350      	movs	r3, #80	@ 0x50
 800411a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 800411c:	2302      	movs	r3, #2
 800411e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004120:	2302      	movs	r3, #2
 8004122:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004124:	2302      	movs	r3, #2
 8004126:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 8004128:	2300      	movs	r3, #0
 800412a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800412c:	2300      	movs	r3, #0
 800412e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004130:	f107 0318 	add.w	r3, r7, #24
 8004134:	4618      	mov	r0, r3
 8004136:	f005 f95d 	bl	80093f4 <HAL_RCC_OscConfig>
 800413a:	4603      	mov	r3, r0
 800413c:	2b00      	cmp	r3, #0
 800413e:	d001      	beq.n	8004144 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004140:	f000 f83a 	bl	80041b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004144:	231f      	movs	r3, #31
 8004146:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004148:	2303      	movs	r3, #3
 800414a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800414c:	2300      	movs	r3, #0
 800414e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004150:	2300      	movs	r3, #0
 8004152:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004154:	2300      	movs	r3, #0
 8004156:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8004158:	2300      	movs	r3, #0
 800415a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800415c:	463b      	mov	r3, r7
 800415e:	2104      	movs	r1, #4
 8004160:	4618      	mov	r0, r3
 8004162:	f006 f823 	bl	800a1ac <HAL_RCC_ClockConfig>
 8004166:	4603      	mov	r3, r0
 8004168:	2b00      	cmp	r3, #0
 800416a:	d001      	beq.n	8004170 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800416c:	f000 f824 	bl	80041b8 <Error_Handler>
  }
}
 8004170:	bf00      	nop
 8004172:	3778      	adds	r7, #120	@ 0x78
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 800417c:	f005 f92a 	bl	80093d4 <HAL_PWREx_EnableVddIO2>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8004180:	2002      	movs	r0, #2
 8004182:	f005 f8c7 	bl	8009314 <HAL_PWREx_ConfigSupply>
 8004186:	4603      	mov	r3, r0
 8004188:	2b00      	cmp	r3, #0
 800418a:	d001      	beq.n	8004190 <SystemPower_Config+0x18>
  {
    Error_Handler();
 800418c:	f000 f814 	bl	80041b8 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8004190:	bf00      	nop
 8004192:	bd80      	pop	{r7, pc}

08004194 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b082      	sub	sp, #8
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a04      	ldr	r2, [pc, #16]	@ (80041b4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d101      	bne.n	80041aa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80041a6:	f002 f8a1 	bl	80062ec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80041aa:	bf00      	nop
 80041ac:	3708      	adds	r7, #8
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}
 80041b2:	bf00      	nop
 80041b4:	40001000 	.word	0x40001000

080041b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80041b8:	b480      	push	{r7}
 80041ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80041bc:	b672      	cpsid	i
}
 80041be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80041c0:	bf00      	nop
 80041c2:	e7fd      	b.n	80041c0 <Error_Handler+0x8>

080041c4 <MCP2515_Reset>:

// ----------------------------------------
// Send MCP2515 Reset Command
// ----------------------------------------
void MCP2515_Reset(void)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b082      	sub	sp, #8
 80041c8:	af00      	add	r7, sp, #0
    uint8_t cmd = MCP_RESET;
 80041ca:	23c0      	movs	r3, #192	@ 0xc0
 80041cc:	71fb      	strb	r3, [r7, #7]
    MCP_CS_L();
 80041ce:	2200      	movs	r2, #0
 80041d0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80041d4:	480b      	ldr	r0, [pc, #44]	@ (8004204 <MCP2515_Reset+0x40>)
 80041d6:	f002 fc79 	bl	8006acc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 80041da:	1df9      	adds	r1, r7, #7
 80041dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80041e0:	2201      	movs	r2, #1
 80041e2:	4809      	ldr	r0, [pc, #36]	@ (8004208 <MCP2515_Reset+0x44>)
 80041e4:	f009 f9e0 	bl	800d5a8 <HAL_SPI_Transmit>
    MCP_CS_H();
 80041e8:	2201      	movs	r2, #1
 80041ea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80041ee:	4805      	ldr	r0, [pc, #20]	@ (8004204 <MCP2515_Reset+0x40>)
 80041f0:	f002 fc6c 	bl	8006acc <HAL_GPIO_WritePin>

    //HAL_Delay(10);  // Give some time to reset
    tx_thread_sleep(1);
 80041f4:	2001      	movs	r0, #1
 80041f6:	f00f ffe3 	bl	80141c0 <_tx_thread_sleep>
}
 80041fa:	bf00      	nop
 80041fc:	3708      	adds	r7, #8
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
 8004202:	bf00      	nop
 8004204:	42021000 	.word	0x42021000
 8004208:	200095bc 	.word	0x200095bc

0800420c <MCP2515_ReadRegister>:

// ----------------------------------------
// Read a single register
// ----------------------------------------
uint8_t MCP2515_ReadRegister(uint8_t reg)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	4603      	mov	r3, r0
 8004214:	71fb      	strb	r3, [r7, #7]
    uint8_t cmd[2];
    uint8_t val;

    cmd[0] = MCP_READ;
 8004216:	2303      	movs	r3, #3
 8004218:	733b      	strb	r3, [r7, #12]
    cmd[1] = reg;
 800421a:	79fb      	ldrb	r3, [r7, #7]
 800421c:	737b      	strb	r3, [r7, #13]

    MCP_CS_L();
 800421e:	2200      	movs	r2, #0
 8004220:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004224:	480e      	ldr	r0, [pc, #56]	@ (8004260 <MCP2515_ReadRegister+0x54>)
 8004226:	f002 fc51 	bl	8006acc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, cmd, 2, HAL_MAX_DELAY);
 800422a:	f107 010c 	add.w	r1, r7, #12
 800422e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004232:	2202      	movs	r2, #2
 8004234:	480b      	ldr	r0, [pc, #44]	@ (8004264 <MCP2515_ReadRegister+0x58>)
 8004236:	f009 f9b7 	bl	800d5a8 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, &val, 1, HAL_MAX_DELAY);
 800423a:	f107 010b 	add.w	r1, r7, #11
 800423e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004242:	2201      	movs	r2, #1
 8004244:	4807      	ldr	r0, [pc, #28]	@ (8004264 <MCP2515_ReadRegister+0x58>)
 8004246:	f009 fbc3 	bl	800d9d0 <HAL_SPI_Receive>
    MCP_CS_H();
 800424a:	2201      	movs	r2, #1
 800424c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004250:	4803      	ldr	r0, [pc, #12]	@ (8004260 <MCP2515_ReadRegister+0x54>)
 8004252:	f002 fc3b 	bl	8006acc <HAL_GPIO_WritePin>

    return val;
 8004256:	7afb      	ldrb	r3, [r7, #11]
}
 8004258:	4618      	mov	r0, r3
 800425a:	3710      	adds	r7, #16
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}
 8004260:	42021000 	.word	0x42021000
 8004264:	200095bc 	.word	0x200095bc

08004268 <MCP2515_WriteRegister>:

// ----------------------------------------
// Write a single register
// ----------------------------------------
void MCP2515_WriteRegister(uint8_t reg, uint8_t val)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	4603      	mov	r3, r0
 8004270:	460a      	mov	r2, r1
 8004272:	71fb      	strb	r3, [r7, #7]
 8004274:	4613      	mov	r3, r2
 8004276:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[3];

    buf[0] = MCP_WRITE;
 8004278:	2302      	movs	r3, #2
 800427a:	733b      	strb	r3, [r7, #12]
    buf[1] = reg;
 800427c:	79fb      	ldrb	r3, [r7, #7]
 800427e:	737b      	strb	r3, [r7, #13]
    buf[2] = val;
 8004280:	79bb      	ldrb	r3, [r7, #6]
 8004282:	73bb      	strb	r3, [r7, #14]

    MCP_CS_L();
 8004284:	2200      	movs	r2, #0
 8004286:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800428a:	480a      	ldr	r0, [pc, #40]	@ (80042b4 <MCP2515_WriteRegister+0x4c>)
 800428c:	f002 fc1e 	bl	8006acc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, buf, 3, HAL_MAX_DELAY);
 8004290:	f107 010c 	add.w	r1, r7, #12
 8004294:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004298:	2203      	movs	r2, #3
 800429a:	4807      	ldr	r0, [pc, #28]	@ (80042b8 <MCP2515_WriteRegister+0x50>)
 800429c:	f009 f984 	bl	800d5a8 <HAL_SPI_Transmit>
    MCP_CS_H();
 80042a0:	2201      	movs	r2, #1
 80042a2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80042a6:	4803      	ldr	r0, [pc, #12]	@ (80042b4 <MCP2515_WriteRegister+0x4c>)
 80042a8:	f002 fc10 	bl	8006acc <HAL_GPIO_WritePin>
}
 80042ac:	bf00      	nop
 80042ae:	3710      	adds	r7, #16
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	42021000 	.word	0x42021000
 80042b8:	200095bc 	.word	0x200095bc

080042bc <MCP2515_BitModify>:

// ----------------------------------------
// Modify specific bits in a register
// ----------------------------------------
void MCP2515_BitModify(uint8_t reg, uint8_t mask, uint8_t val)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	4603      	mov	r3, r0
 80042c4:	71fb      	strb	r3, [r7, #7]
 80042c6:	460b      	mov	r3, r1
 80042c8:	71bb      	strb	r3, [r7, #6]
 80042ca:	4613      	mov	r3, r2
 80042cc:	717b      	strb	r3, [r7, #5]
    uint8_t buf[4];
    buf[0] = MCP_BIT_MODIFY;
 80042ce:	2305      	movs	r3, #5
 80042d0:	733b      	strb	r3, [r7, #12]
    buf[1] = reg;
 80042d2:	79fb      	ldrb	r3, [r7, #7]
 80042d4:	737b      	strb	r3, [r7, #13]
    buf[2] = mask;
 80042d6:	79bb      	ldrb	r3, [r7, #6]
 80042d8:	73bb      	strb	r3, [r7, #14]
    buf[3] = val;
 80042da:	797b      	ldrb	r3, [r7, #5]
 80042dc:	73fb      	strb	r3, [r7, #15]

    MCP_CS_L();
 80042de:	2200      	movs	r2, #0
 80042e0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80042e4:	480a      	ldr	r0, [pc, #40]	@ (8004310 <MCP2515_BitModify+0x54>)
 80042e6:	f002 fbf1 	bl	8006acc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, buf, 4, HAL_MAX_DELAY);
 80042ea:	f107 010c 	add.w	r1, r7, #12
 80042ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80042f2:	2204      	movs	r2, #4
 80042f4:	4807      	ldr	r0, [pc, #28]	@ (8004314 <MCP2515_BitModify+0x58>)
 80042f6:	f009 f957 	bl	800d5a8 <HAL_SPI_Transmit>
    MCP_CS_H();
 80042fa:	2201      	movs	r2, #1
 80042fc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004300:	4803      	ldr	r0, [pc, #12]	@ (8004310 <MCP2515_BitModify+0x54>)
 8004302:	f002 fbe3 	bl	8006acc <HAL_GPIO_WritePin>
}
 8004306:	bf00      	nop
 8004308:	3710      	adds	r7, #16
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
 800430e:	bf00      	nop
 8004310:	42021000 	.word	0x42021000
 8004314:	200095bc 	.word	0x200095bc

08004318 <mcp_init>:
        // Error handling: could not set normal mode
    }
}

void mcp_init(void)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b082      	sub	sp, #8
 800431c:	af00      	add	r7, sp, #0
	uint8_t test_val;

	tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 800431e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004322:	4855      	ldr	r0, [pc, #340]	@ (8004478 <mcp_init+0x160>)
 8004324:	f010 fd82 	bl	8014e2c <_txe_mutex_get>
	printf("[MCP2515] Iniciando...\r\n");
 8004328:	4854      	ldr	r0, [pc, #336]	@ (800447c <mcp_init+0x164>)
 800432a:	f011 fd19 	bl	8015d60 <puts>
	tx_mutex_put(&printf_mutex);
 800432e:	4852      	ldr	r0, [pc, #328]	@ (8004478 <mcp_init+0x160>)
 8004330:	f010 fdc8 	bl	8014ec4 <_txe_mutex_put>

	// Reset MCP2515
	MCP2515_Reset();
 8004334:	f7ff ff46 	bl	80041c4 <MCP2515_Reset>
	tx_thread_sleep(10);  // Wait after reset
 8004338:	200a      	movs	r0, #10
 800433a:	f00f ff41 	bl	80141c0 <_tx_thread_sleep>

	// Test SPI communication - read CANSTAT after reset
	test_val = MCP2515_ReadRegister(REG_CANSTAT);
 800433e:	200e      	movs	r0, #14
 8004340:	f7ff ff64 	bl	800420c <MCP2515_ReadRegister>
 8004344:	4603      	mov	r3, r0
 8004346:	71fb      	strb	r3, [r7, #7]
	tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 8004348:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800434c:	484a      	ldr	r0, [pc, #296]	@ (8004478 <mcp_init+0x160>)
 800434e:	f010 fd6d 	bl	8014e2c <_txe_mutex_get>
	printf("[MCP2515] CANSTAT aps reset: 0x%02X (esperado: 0x80)\r\n", test_val);
 8004352:	79fb      	ldrb	r3, [r7, #7]
 8004354:	4619      	mov	r1, r3
 8004356:	484a      	ldr	r0, [pc, #296]	@ (8004480 <mcp_init+0x168>)
 8004358:	f011 fc9a 	bl	8015c90 <iprintf>
	tx_mutex_put(&printf_mutex);
 800435c:	4846      	ldr	r0, [pc, #280]	@ (8004478 <mcp_init+0x160>)
 800435e:	f010 fdb1 	bl	8014ec4 <_txe_mutex_put>

	// Enter config mode
	MCP2515_WriteRegister(REG_CANCTRL, 0x80); // Config mode
 8004362:	2180      	movs	r1, #128	@ 0x80
 8004364:	200f      	movs	r0, #15
 8004366:	f7ff ff7f 	bl	8004268 <MCP2515_WriteRegister>
	tx_thread_sleep(5);
 800436a:	2005      	movs	r0, #5
 800436c:	f00f ff28 	bl	80141c0 <_tx_thread_sleep>

	// Verify config mode
	test_val = MCP2515_ReadRegister(REG_CANCTRL);
 8004370:	200f      	movs	r0, #15
 8004372:	f7ff ff4b 	bl	800420c <MCP2515_ReadRegister>
 8004376:	4603      	mov	r3, r0
 8004378:	71fb      	strb	r3, [r7, #7]
	tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 800437a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800437e:	483e      	ldr	r0, [pc, #248]	@ (8004478 <mcp_init+0x160>)
 8004380:	f010 fd54 	bl	8014e2c <_txe_mutex_get>
	printf("[MCP2515] CANCTRL aps config: 0x%02X (esperado: 0x87)\r\n", test_val);
 8004384:	79fb      	ldrb	r3, [r7, #7]
 8004386:	4619      	mov	r1, r3
 8004388:	483e      	ldr	r0, [pc, #248]	@ (8004484 <mcp_init+0x16c>)
 800438a:	f011 fc81 	bl	8015c90 <iprintf>
	tx_mutex_put(&printf_mutex);
 800438e:	483a      	ldr	r0, [pc, #232]	@ (8004478 <mcp_init+0x160>)
 8004390:	f010 fd98 	bl	8014ec4 <_txe_mutex_put>

    // MCP2515 with 8 MHz crystal  500 kbps
	MCP2515_WriteRegister(REG_CNF1, 0x00); // BRP = 1  (TQ = 2*1/8MHz = 250ns)
 8004394:	2100      	movs	r1, #0
 8004396:	202a      	movs	r0, #42	@ 0x2a
 8004398:	f7ff ff66 	bl	8004268 <MCP2515_WriteRegister>
	MCP2515_WriteRegister(REG_CNF2, 0x90); // BTLMODE=1, SAM=0, PHSEG1=4, PRSEG=1
 800439c:	2190      	movs	r1, #144	@ 0x90
 800439e:	2029      	movs	r0, #41	@ 0x29
 80043a0:	f7ff ff62 	bl	8004268 <MCP2515_WriteRegister>
	MCP2515_WriteRegister(REG_CNF3, 0x02); // PHSEG2=6
 80043a4:	2102      	movs	r1, #2
 80043a6:	2028      	movs	r0, #40	@ 0x28
 80043a8:	f7ff ff5e 	bl	8004268 <MCP2515_WriteRegister>

	tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 80043ac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80043b0:	4831      	ldr	r0, [pc, #196]	@ (8004478 <mcp_init+0x160>)
 80043b2:	f010 fd3b 	bl	8014e2c <_txe_mutex_get>
	printf("[MCP2515] Bitrate 500 kbps configurado\r\n");
 80043b6:	4834      	ldr	r0, [pc, #208]	@ (8004488 <mcp_init+0x170>)
 80043b8:	f011 fcd2 	bl	8015d60 <puts>
	tx_mutex_put(&printf_mutex);
 80043bc:	482e      	ldr	r0, [pc, #184]	@ (8004478 <mcp_init+0x160>)
 80043be:	f010 fd81 	bl	8014ec4 <_txe_mutex_put>

	MCP2515_WriteRegister(0X60, 0x60); //RXB0CTRL
 80043c2:	2160      	movs	r1, #96	@ 0x60
 80043c4:	2060      	movs	r0, #96	@ 0x60
 80043c6:	f7ff ff4f 	bl	8004268 <MCP2515_WriteRegister>
	MCP2515_WriteRegister(0X70, 0x60); //RXB1CTRL
 80043ca:	2160      	movs	r1, #96	@ 0x60
 80043cc:	2070      	movs	r0, #112	@ 0x70
 80043ce:	f7ff ff4b 	bl	8004268 <MCP2515_WriteRegister>

	//Mask = 0 (accept all)
	MCP2515_WriteRegister(0X20, 0x00);
 80043d2:	2100      	movs	r1, #0
 80043d4:	2020      	movs	r0, #32
 80043d6:	f7ff ff47 	bl	8004268 <MCP2515_WriteRegister>
	MCP2515_WriteRegister(0X21, 0x00);
 80043da:	2100      	movs	r1, #0
 80043dc:	2021      	movs	r0, #33	@ 0x21
 80043de:	f7ff ff43 	bl	8004268 <MCP2515_WriteRegister>
	MCP2515_WriteRegister(0X24, 0x00);
 80043e2:	2100      	movs	r1, #0
 80043e4:	2024      	movs	r0, #36	@ 0x24
 80043e6:	f7ff ff3f 	bl	8004268 <MCP2515_WriteRegister>
	MCP2515_WriteRegister(0X25, 0x00);
 80043ea:	2100      	movs	r1, #0
 80043ec:	2025      	movs	r0, #37	@ 0x25
 80043ee:	f7ff ff3b 	bl	8004268 <MCP2515_WriteRegister>

	//Clear interrupt flags
	MCP2515_WriteRegister(0X2C, 0x00);
 80043f2:	2100      	movs	r1, #0
 80043f4:	202c      	movs	r0, #44	@ 0x2c
 80043f6:	f7ff ff37 	bl	8004268 <MCP2515_WriteRegister>

	//Enable RX0IE + RX1IE
	MCP2515_WriteRegister(0x2B, 0x03);
 80043fa:	2103      	movs	r1, #3
 80043fc:	202b      	movs	r0, #43	@ 0x2b
 80043fe:	f7ff ff33 	bl	8004268 <MCP2515_WriteRegister>

	// Enter normal mode
	MCP2515_WriteRegister(REG_CANCTRL, 0x00); // Normal mode
 8004402:	2100      	movs	r1, #0
 8004404:	200f      	movs	r0, #15
 8004406:	f7ff ff2f 	bl	8004268 <MCP2515_WriteRegister>
	tx_thread_sleep(5);
 800440a:	2005      	movs	r0, #5
 800440c:	f00f fed8 	bl	80141c0 <_tx_thread_sleep>

	// Verify normal mode
	test_val = MCP2515_ReadRegister(REG_CANCTRL);
 8004410:	200f      	movs	r0, #15
 8004412:	f7ff fefb 	bl	800420c <MCP2515_ReadRegister>
 8004416:	4603      	mov	r3, r0
 8004418:	71fb      	strb	r3, [r7, #7]
	tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 800441a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800441e:	4816      	ldr	r0, [pc, #88]	@ (8004478 <mcp_init+0x160>)
 8004420:	f010 fd04 	bl	8014e2c <_txe_mutex_get>
	printf("[MCP2515] CANCTRL em normal mode: 0x%02X (esperado: 0x00 ou 0x07)\r\n", test_val);
 8004424:	79fb      	ldrb	r3, [r7, #7]
 8004426:	4619      	mov	r1, r3
 8004428:	4818      	ldr	r0, [pc, #96]	@ (800448c <mcp_init+0x174>)
 800442a:	f011 fc31 	bl	8015c90 <iprintf>
	tx_mutex_put(&printf_mutex);
 800442e:	4812      	ldr	r0, [pc, #72]	@ (8004478 <mcp_init+0x160>)
 8004430:	f010 fd48 	bl	8014ec4 <_txe_mutex_put>

	// Read CANSTAT to check mode
	test_val = MCP2515_ReadRegister(REG_CANSTAT);
 8004434:	200e      	movs	r0, #14
 8004436:	f7ff fee9 	bl	800420c <MCP2515_ReadRegister>
 800443a:	4603      	mov	r3, r0
 800443c:	71fb      	strb	r3, [r7, #7]
	tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 800443e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004442:	480d      	ldr	r0, [pc, #52]	@ (8004478 <mcp_init+0x160>)
 8004444:	f010 fcf2 	bl	8014e2c <_txe_mutex_get>
	printf("[MCP2515] CANSTAT em normal mode: 0x%02X\r\n", test_val);
 8004448:	79fb      	ldrb	r3, [r7, #7]
 800444a:	4619      	mov	r1, r3
 800444c:	4810      	ldr	r0, [pc, #64]	@ (8004490 <mcp_init+0x178>)
 800444e:	f011 fc1f 	bl	8015c90 <iprintf>
	if ((test_val & 0xE0) == 0x00)
 8004452:	79fb      	ldrb	r3, [r7, #7]
 8004454:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d103      	bne.n	8004464 <mcp_init+0x14c>
	{
		printf("[MCP2515]  Inicializao OK - Modo Normal Ativo!\r\n");
 800445c:	480d      	ldr	r0, [pc, #52]	@ (8004494 <mcp_init+0x17c>)
 800445e:	f011 fc7f 	bl	8015d60 <puts>
 8004462:	e002      	b.n	800446a <mcp_init+0x152>
	}
	else
	{
		printf("[MCP2515]  ERRO: MCP2515 no entrou em modo normal!\r\n");
 8004464:	480c      	ldr	r0, [pc, #48]	@ (8004498 <mcp_init+0x180>)
 8004466:	f011 fc7b 	bl	8015d60 <puts>
	}
	tx_mutex_put(&printf_mutex);
 800446a:	4803      	ldr	r0, [pc, #12]	@ (8004478 <mcp_init+0x160>)
 800446c:	f010 fd2a 	bl	8014ec4 <_txe_mutex_put>
}
 8004470:	bf00      	nop
 8004472:	3708      	adds	r7, #8
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}
 8004478:	20009300 	.word	0x20009300
 800447c:	08018a84 	.word	0x08018a84
 8004480:	08018a9c 	.word	0x08018a9c
 8004484:	08018ad8 	.word	0x08018ad8
 8004488:	08018b14 	.word	0x08018b14
 800448c:	08018b3c 	.word	0x08018b3c
 8004490:	08018b80 	.word	0x08018b80
 8004494:	08018bac 	.word	0x08018bac
 8004498:	08018be4 	.word	0x08018be4

0800449c <MCP2515_CheckReceive>:

// ----------------------------------------
// Check if a CAN message is available
// ----------------------------------------
uint8_t MCP2515_CheckReceive(void)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b082      	sub	sp, #8
 80044a0:	af00      	add	r7, sp, #0
    uint8_t status = MCP2515_ReadRegister(REG_CANINTF);
 80044a2:	202c      	movs	r0, #44	@ 0x2c
 80044a4:	f7ff feb2 	bl	800420c <MCP2515_ReadRegister>
 80044a8:	4603      	mov	r3, r0
 80044aa:	71fb      	strb	r3, [r7, #7]
    return (status & 0x03);  // Check RX0IF (bit 0) or RX1IF (bit 1)
 80044ac:	79fb      	ldrb	r3, [r7, #7]
 80044ae:	f003 0303 	and.w	r3, r3, #3
 80044b2:	b2db      	uxtb	r3, r3
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3708      	adds	r7, #8
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}

080044bc <MCP2515_ReadMessage>:

// ----------------------------------------
// Read a CAN message from RX buffer
// ----------------------------------------
uint8_t MCP2515_ReadMessage(CAN_Message_t *msg)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b088      	sub	sp, #32
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
    uint8_t status = MCP2515_ReadRegister(REG_CANINTF);
 80044c4:	202c      	movs	r0, #44	@ 0x2c
 80044c6:	f7ff fea1 	bl	800420c <MCP2515_ReadRegister>
 80044ca:	4603      	mov	r3, r0
 80044cc:	77bb      	strb	r3, [r7, #30]
    uint8_t buf[13];  // Buffer to hold entire RX message
    uint8_t cmd;

    if (status & 0x01)  // RX0IF set (message in RXB0)
 80044ce:	7fbb      	ldrb	r3, [r7, #30]
 80044d0:	f003 0301 	and.w	r3, r3, #1
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d002      	beq.n	80044de <MCP2515_ReadMessage+0x22>
    {
        cmd = MCP_READ_RX;  // Read RX buffer 0 command (0x90)
 80044d8:	2390      	movs	r3, #144	@ 0x90
 80044da:	73fb      	strb	r3, [r7, #15]
 80044dc:	e009      	b.n	80044f2 <MCP2515_ReadMessage+0x36>
    }
    else if (status & 0x02)  // RX1IF set (message in RXB1)
 80044de:	7fbb      	ldrb	r3, [r7, #30]
 80044e0:	f003 0302 	and.w	r3, r3, #2
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d002      	beq.n	80044ee <MCP2515_ReadMessage+0x32>
    {
        cmd = 0x94;  // Read RX buffer 1 command
 80044e8:	2394      	movs	r3, #148	@ 0x94
 80044ea:	73fb      	strb	r3, [r7, #15]
 80044ec:	e001      	b.n	80044f2 <MCP2515_ReadMessage+0x36>
    }
    else
    {
        return 0;  // No message available
 80044ee:	2300      	movs	r3, #0
 80044f0:	e05e      	b.n	80045b0 <MCP2515_ReadMessage+0xf4>
    }

    // Read entire RX buffer via SPI
    MCP_CS_L();
 80044f2:	2200      	movs	r2, #0
 80044f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80044f8:	482f      	ldr	r0, [pc, #188]	@ (80045b8 <MCP2515_ReadMessage+0xfc>)
 80044fa:	f002 fae7 	bl	8006acc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 80044fe:	f107 010f 	add.w	r1, r7, #15
 8004502:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004506:	2201      	movs	r2, #1
 8004508:	482c      	ldr	r0, [pc, #176]	@ (80045bc <MCP2515_ReadMessage+0x100>)
 800450a:	f009 f84d 	bl	800d5a8 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, buf, 13, HAL_MAX_DELAY);
 800450e:	f107 0110 	add.w	r1, r7, #16
 8004512:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004516:	220d      	movs	r2, #13
 8004518:	4828      	ldr	r0, [pc, #160]	@ (80045bc <MCP2515_ReadMessage+0x100>)
 800451a:	f009 fa59 	bl	800d9d0 <HAL_SPI_Receive>
    MCP_CS_H();
 800451e:	2201      	movs	r2, #1
 8004520:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004524:	4824      	ldr	r0, [pc, #144]	@ (80045b8 <MCP2515_ReadMessage+0xfc>)
 8004526:	f002 fad1 	bl	8006acc <HAL_GPIO_WritePin>

    // Parse message
    // buf[0] = SIDH, buf[1] = SIDL, buf[2] = EID8, buf[3] = EID0, buf[4] = DLC

    msg->id = ((uint16_t)buf[0] << 3) | (buf[1] >> 5);
 800452a:	7c3b      	ldrb	r3, [r7, #16]
 800452c:	b21b      	sxth	r3, r3
 800452e:	00db      	lsls	r3, r3, #3
 8004530:	b21a      	sxth	r2, r3
 8004532:	7c7b      	ldrb	r3, [r7, #17]
 8004534:	095b      	lsrs	r3, r3, #5
 8004536:	b2db      	uxtb	r3, r3
 8004538:	b21b      	sxth	r3, r3
 800453a:	4313      	orrs	r3, r2
 800453c:	b21b      	sxth	r3, r3
 800453e:	b29a      	uxth	r2, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	801a      	strh	r2, [r3, #0]
    msg->dlc = buf[4] & 0x0F;
 8004544:	7d3b      	ldrb	r3, [r7, #20]
 8004546:	f003 030f 	and.w	r3, r3, #15
 800454a:	b2da      	uxtb	r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	709a      	strb	r2, [r3, #2]

    // Copy data bytes
    for (uint8_t i = 0; i < msg->dlc && i < 8; i++)
 8004550:	2300      	movs	r3, #0
 8004552:	77fb      	strb	r3, [r7, #31]
 8004554:	e00d      	b.n	8004572 <MCP2515_ReadMessage+0xb6>
    {
        msg->data[i] = buf[5 + i];
 8004556:	7ffb      	ldrb	r3, [r7, #31]
 8004558:	1d5a      	adds	r2, r3, #5
 800455a:	7ffb      	ldrb	r3, [r7, #31]
 800455c:	3220      	adds	r2, #32
 800455e:	443a      	add	r2, r7
 8004560:	f812 1c10 	ldrb.w	r1, [r2, #-16]
 8004564:	687a      	ldr	r2, [r7, #4]
 8004566:	4413      	add	r3, r2
 8004568:	460a      	mov	r2, r1
 800456a:	70da      	strb	r2, [r3, #3]
    for (uint8_t i = 0; i < msg->dlc && i < 8; i++)
 800456c:	7ffb      	ldrb	r3, [r7, #31]
 800456e:	3301      	adds	r3, #1
 8004570:	77fb      	strb	r3, [r7, #31]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	789b      	ldrb	r3, [r3, #2]
 8004576:	7ffa      	ldrb	r2, [r7, #31]
 8004578:	429a      	cmp	r2, r3
 800457a:	d202      	bcs.n	8004582 <MCP2515_ReadMessage+0xc6>
 800457c:	7ffb      	ldrb	r3, [r7, #31]
 800457e:	2b07      	cmp	r3, #7
 8004580:	d9e9      	bls.n	8004556 <MCP2515_ReadMessage+0x9a>
    }

    // Clear interrupt flags - limpar RX0IF/RX1IF e tambm flags de erro
    MCP2515_BitModify(REG_CANINTF, (status & 0x03), 0x00);
 8004582:	7fbb      	ldrb	r3, [r7, #30]
 8004584:	f003 0303 	and.w	r3, r3, #3
 8004588:	b2db      	uxtb	r3, r3
 800458a:	2200      	movs	r2, #0
 800458c:	4619      	mov	r1, r3
 800458e:	202c      	movs	r0, #44	@ 0x2c
 8004590:	f7ff fe94 	bl	80042bc <MCP2515_BitModify>

    // Limpar tambm flags de erro (ERRIF bit 5, MERRF bit 7) se estiverem ativas
    uint8_t error_flags = status & 0xA0;  // Bits 5 e 7
 8004594:	7fbb      	ldrb	r3, [r7, #30]
 8004596:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800459a:	777b      	strb	r3, [r7, #29]
    if (error_flags)
 800459c:	7f7b      	ldrb	r3, [r7, #29]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d005      	beq.n	80045ae <MCP2515_ReadMessage+0xf2>
    {
        MCP2515_BitModify(REG_CANINTF, error_flags, 0x00);
 80045a2:	7f7b      	ldrb	r3, [r7, #29]
 80045a4:	2200      	movs	r2, #0
 80045a6:	4619      	mov	r1, r3
 80045a8:	202c      	movs	r0, #44	@ 0x2c
 80045aa:	f7ff fe87 	bl	80042bc <MCP2515_BitModify>
    }

    return 1;  // Message received successfully
 80045ae:	2301      	movs	r3, #1
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3720      	adds	r7, #32
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	42021000 	.word	0x42021000
 80045bc:	200095bc 	.word	0x200095bc

080045c0 <MX_ADF1_Init>:
MDF_HandleTypeDef AdfHandle0;
MDF_FilterConfigTypeDef AdfFilterConfig0;

/* ADF1 init function */
void MX_ADF1_Init(void)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	af00      	add	r7, sp, #0
  /* USER CODE END ADF1_Init 1 */

  /**
    AdfHandle0 structure initialization and HAL_MDF_Init function call
  */
  AdfHandle0.Instance = ADF1_Filter0;
 80045c4:	4b22      	ldr	r3, [pc, #136]	@ (8004650 <MX_ADF1_Init+0x90>)
 80045c6:	4a23      	ldr	r2, [pc, #140]	@ (8004654 <MX_ADF1_Init+0x94>)
 80045c8:	601a      	str	r2, [r3, #0]
  AdfHandle0.Init.CommonParam.ProcClockDivider = 1;
 80045ca:	4b21      	ldr	r3, [pc, #132]	@ (8004650 <MX_ADF1_Init+0x90>)
 80045cc:	2201      	movs	r2, #1
 80045ce:	609a      	str	r2, [r3, #8]
  AdfHandle0.Init.CommonParam.OutputClock.Activation = DISABLE;
 80045d0:	4b1f      	ldr	r3, [pc, #124]	@ (8004650 <MX_ADF1_Init+0x90>)
 80045d2:	2200      	movs	r2, #0
 80045d4:	731a      	strb	r2, [r3, #12]
  AdfHandle0.Init.SerialInterface.Activation = ENABLE;
 80045d6:	4b1e      	ldr	r3, [pc, #120]	@ (8004650 <MX_ADF1_Init+0x90>)
 80045d8:	2201      	movs	r2, #1
 80045da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  AdfHandle0.Init.SerialInterface.Mode = MDF_SITF_LF_MASTER_SPI_MODE;
 80045de:	4b1c      	ldr	r3, [pc, #112]	@ (8004650 <MX_ADF1_Init+0x90>)
 80045e0:	2200      	movs	r2, #0
 80045e2:	629a      	str	r2, [r3, #40]	@ 0x28
  AdfHandle0.Init.SerialInterface.ClockSource = MDF_SITF_CCK0_SOURCE;
 80045e4:	4b1a      	ldr	r3, [pc, #104]	@ (8004650 <MX_ADF1_Init+0x90>)
 80045e6:	2200      	movs	r2, #0
 80045e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  AdfHandle0.Init.SerialInterface.Threshold = 4;
 80045ea:	4b19      	ldr	r3, [pc, #100]	@ (8004650 <MX_ADF1_Init+0x90>)
 80045ec:	2204      	movs	r2, #4
 80045ee:	631a      	str	r2, [r3, #48]	@ 0x30
  AdfHandle0.Init.FilterBistream = MDF_BITSTREAM0_FALLING;
 80045f0:	4b17      	ldr	r3, [pc, #92]	@ (8004650 <MX_ADF1_Init+0x90>)
 80045f2:	2201      	movs	r2, #1
 80045f4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_MDF_Init(&AdfHandle0) != HAL_OK)
 80045f6:	4816      	ldr	r0, [pc, #88]	@ (8004650 <MX_ADF1_Init+0x90>)
 80045f8:	f003 fba0 	bl	8007d3c <HAL_MDF_Init>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d001      	beq.n	8004606 <MX_ADF1_Init+0x46>
  {
    Error_Handler();
 8004602:	f7ff fdd9 	bl	80041b8 <Error_Handler>
  /**
    AdfFilterConfig0 structure initialization

    WARNING : only structure is filled, no specific init function call for filter
  */
  AdfFilterConfig0.DataSource = MDF_DATA_SOURCE_BSMX;
 8004606:	4b14      	ldr	r3, [pc, #80]	@ (8004658 <MX_ADF1_Init+0x98>)
 8004608:	2200      	movs	r2, #0
 800460a:	601a      	str	r2, [r3, #0]
  AdfFilterConfig0.Delay = 0;
 800460c:	4b12      	ldr	r3, [pc, #72]	@ (8004658 <MX_ADF1_Init+0x98>)
 800460e:	2200      	movs	r2, #0
 8004610:	605a      	str	r2, [r3, #4]
  AdfFilterConfig0.CicMode = MDF_ONE_FILTER_SINC4;
 8004612:	4b11      	ldr	r3, [pc, #68]	@ (8004658 <MX_ADF1_Init+0x98>)
 8004614:	2240      	movs	r2, #64	@ 0x40
 8004616:	609a      	str	r2, [r3, #8]
  AdfFilterConfig0.DecimationRatio = 2;
 8004618:	4b0f      	ldr	r3, [pc, #60]	@ (8004658 <MX_ADF1_Init+0x98>)
 800461a:	2202      	movs	r2, #2
 800461c:	60da      	str	r2, [r3, #12]
  AdfFilterConfig0.Gain = 0;
 800461e:	4b0e      	ldr	r3, [pc, #56]	@ (8004658 <MX_ADF1_Init+0x98>)
 8004620:	2200      	movs	r2, #0
 8004622:	615a      	str	r2, [r3, #20]
  AdfFilterConfig0.ReshapeFilter.Activation = DISABLE;
 8004624:	4b0c      	ldr	r3, [pc, #48]	@ (8004658 <MX_ADF1_Init+0x98>)
 8004626:	2200      	movs	r2, #0
 8004628:	761a      	strb	r2, [r3, #24]
  AdfFilterConfig0.HighPassFilter.Activation = DISABLE;
 800462a:	4b0b      	ldr	r3, [pc, #44]	@ (8004658 <MX_ADF1_Init+0x98>)
 800462c:	2200      	movs	r2, #0
 800462e:	f883 2020 	strb.w	r2, [r3, #32]
  AdfFilterConfig0.SoundActivity.Activation = DISABLE;
 8004632:	4b09      	ldr	r3, [pc, #36]	@ (8004658 <MX_ADF1_Init+0x98>)
 8004634:	2200      	movs	r2, #0
 8004636:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  AdfFilterConfig0.AcquisitionMode = MDF_MODE_ASYNC_CONT;
 800463a:	4b07      	ldr	r3, [pc, #28]	@ (8004658 <MX_ADF1_Init+0x98>)
 800463c:	2200      	movs	r2, #0
 800463e:	665a      	str	r2, [r3, #100]	@ 0x64
  AdfFilterConfig0.FifoThreshold = MDF_FIFO_THRESHOLD_NOT_EMPTY;
 8004640:	4b05      	ldr	r3, [pc, #20]	@ (8004658 <MX_ADF1_Init+0x98>)
 8004642:	2200      	movs	r2, #0
 8004644:	669a      	str	r2, [r3, #104]	@ 0x68
  AdfFilterConfig0.DiscardSamples = 0;
 8004646:	4b04      	ldr	r3, [pc, #16]	@ (8004658 <MX_ADF1_Init+0x98>)
 8004648:	2200      	movs	r2, #0
 800464a:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* USER CODE BEGIN ADF1_Init 2 */

  /* USER CODE END ADF1_Init 2 */

}
 800464c:	bf00      	nop
 800464e:	bd80      	pop	{r7, pc}
 8004650:	20009418 	.word	0x20009418
 8004654:	46024080 	.word	0x46024080
 8004658:	2000945c 	.word	0x2000945c

0800465c <HAL_MDF_MspInit>:

void HAL_MDF_MspInit(MDF_HandleTypeDef* mdfHandle)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b0bc      	sub	sp, #240	@ 0xf0
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004664:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004668:	2200      	movs	r2, #0
 800466a:	601a      	str	r2, [r3, #0]
 800466c:	605a      	str	r2, [r3, #4]
 800466e:	609a      	str	r2, [r3, #8]
 8004670:	60da      	str	r2, [r3, #12]
 8004672:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004674:	f107 0310 	add.w	r3, r7, #16
 8004678:	22c8      	movs	r2, #200	@ 0xc8
 800467a:	2100      	movs	r1, #0
 800467c:	4618      	mov	r0, r3
 800467e:	f011 fc85 	bl	8015f8c <memset>
  if(IS_ADF_INSTANCE(mdfHandle->Instance))
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a27      	ldr	r2, [pc, #156]	@ (8004724 <HAL_MDF_MspInit+0xc8>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d146      	bne.n	800471a <HAL_MDF_MspInit+0xbe>

  /* USER CODE END ADF1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADF1;
 800468c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004690:	f04f 0300 	mov.w	r3, #0
 8004694:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Adf1ClockSelection = RCC_ADF1CLKSOURCE_HCLK;
 8004698:	2300      	movs	r3, #0
 800469a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800469e:	f107 0310 	add.w	r3, r7, #16
 80046a2:	4618      	mov	r0, r3
 80046a4:	f006 f98a 	bl	800a9bc <HAL_RCCEx_PeriphCLKConfig>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d001      	beq.n	80046b2 <HAL_MDF_MspInit+0x56>
    {
      Error_Handler();
 80046ae:	f7ff fd83 	bl	80041b8 <Error_Handler>
    }

    /* ADF1 clock enable */
    __HAL_RCC_ADF1_CLK_ENABLE();
 80046b2:	4b1d      	ldr	r3, [pc, #116]	@ (8004728 <HAL_MDF_MspInit+0xcc>)
 80046b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046b8:	4a1b      	ldr	r2, [pc, #108]	@ (8004728 <HAL_MDF_MspInit+0xcc>)
 80046ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80046be:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80046c2:	4b19      	ldr	r3, [pc, #100]	@ (8004728 <HAL_MDF_MspInit+0xcc>)
 80046c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046cc:	60fb      	str	r3, [r7, #12]
 80046ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80046d0:	4b15      	ldr	r3, [pc, #84]	@ (8004728 <HAL_MDF_MspInit+0xcc>)
 80046d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046d6:	4a14      	ldr	r2, [pc, #80]	@ (8004728 <HAL_MDF_MspInit+0xcc>)
 80046d8:	f043 0310 	orr.w	r3, r3, #16
 80046dc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80046e0:	4b11      	ldr	r3, [pc, #68]	@ (8004728 <HAL_MDF_MspInit+0xcc>)
 80046e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046e6:	f003 0310 	and.w	r3, r3, #16
 80046ea:	60bb      	str	r3, [r7, #8]
 80046ec:	68bb      	ldr	r3, [r7, #8]
    /**ADF1 GPIO Configuration
    PE10     ------> ADF1_SDI0
    PE9     ------> ADF1_CCK0
    */
    GPIO_InitStruct.Pin = MIC_SDINx_Pin|MIC_CCK0_Pin;
 80046ee:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80046f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046f6:	2302      	movs	r3, #2
 80046f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046fc:	2300      	movs	r3, #0
 80046fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004702:	2300      	movs	r3, #0
 8004704:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF3_ADF1;
 8004708:	2303      	movs	r3, #3
 800470a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800470e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004712:	4619      	mov	r1, r3
 8004714:	4805      	ldr	r0, [pc, #20]	@ (800472c <HAL_MDF_MspInit+0xd0>)
 8004716:	f001 ffe1 	bl	80066dc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADF1_MspInit 1 */

  /* USER CODE END ADF1_MspInit 1 */
  }
}
 800471a:	bf00      	nop
 800471c:	37f0      	adds	r7, #240	@ 0xf0
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop
 8004724:	46024080 	.word	0x46024080
 8004728:	46020c00 	.word	0x46020c00
 800472c:	42021000 	.word	0x42021000

08004730 <Motor_SendCommand>:
  * @param  channel: motor channel (MOTOR_CHA or MOTOR_CHB)
  * @param  speed: motor speed (0-255)
  * @retval HAL status
  */
static HAL_StatusTypeDef Motor_SendCommand(uint8_t cmd, uint8_t channel, uint8_t speed)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b086      	sub	sp, #24
 8004734:	af02      	add	r7, sp, #8
 8004736:	4603      	mov	r3, r0
 8004738:	71fb      	strb	r3, [r7, #7]
 800473a:	460b      	mov	r3, r1
 800473c:	71bb      	strb	r3, [r7, #6]
 800473e:	4613      	mov	r3, r2
 8004740:	717b      	strb	r3, [r7, #5]
    uint8_t data[3] = {cmd, channel, speed};
 8004742:	79fb      	ldrb	r3, [r7, #7]
 8004744:	733b      	strb	r3, [r7, #12]
 8004746:	79bb      	ldrb	r3, [r7, #6]
 8004748:	737b      	strb	r3, [r7, #13]
 800474a:	797b      	ldrb	r3, [r7, #5]
 800474c:	73bb      	strb	r3, [r7, #14]
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(motor_i2c, MOTOR_I2C_ADDR, data, 3, 100);
 800474e:	4b0a      	ldr	r3, [pc, #40]	@ (8004778 <Motor_SendCommand+0x48>)
 8004750:	6818      	ldr	r0, [r3, #0]
 8004752:	f107 020c 	add.w	r2, r7, #12
 8004756:	2364      	movs	r3, #100	@ 0x64
 8004758:	9300      	str	r3, [sp, #0]
 800475a:	2303      	movs	r3, #3
 800475c:	2128      	movs	r1, #40	@ 0x28
 800475e:	f002 fabf 	bl	8006ce0 <HAL_I2C_Master_Transmit>
 8004762:	4603      	mov	r3, r0
 8004764:	73fb      	strb	r3, [r7, #15]
    printf("[MOTOR_I2C] Cmd=0x%02X, Ch=%d, Speed=%d -> Status=%d\r\n",
           cmd, channel, speed, status);
    tx_mutex_put(&printf_mutex);
#endif

    HAL_Delay(10); // Increased delay for ATmega8 processing
 8004766:	200a      	movs	r0, #10
 8004768:	f001 fde0 	bl	800632c <HAL_Delay>
    return status;
 800476c:	7bfb      	ldrb	r3, [r7, #15]
}
 800476e:	4618      	mov	r0, r3
 8004770:	3710      	adds	r7, #16
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	200094d8 	.word	0x200094d8

0800477c <Motor_Init>:
  * @param  hi2c: pointer to I2C handle
  * @retval HAL status
  * @note   Simplified init - just store I2C handle, no commands sent
  */
HAL_StatusTypeDef Motor_Init(I2C_HandleTypeDef *hi2c)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b082      	sub	sp, #8
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
    motor_i2c = hi2c;
 8004784:	4a06      	ldr	r2, [pc, #24]	@ (80047a0 <Motor_Init+0x24>)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6013      	str	r3, [r2, #0]
    current_speed = 0;
 800478a:	4b06      	ldr	r3, [pc, #24]	@ (80047a4 <Motor_Init+0x28>)
 800478c:	2200      	movs	r2, #0
 800478e:	701a      	strb	r2, [r3, #0]

    HAL_Delay(100); // Wait for motor driver power-up
 8004790:	2064      	movs	r0, #100	@ 0x64
 8004792:	f001 fdcb 	bl	800632c <HAL_Delay>

    // Note: Do NOT send NOT_STANDBY or initial BRAKE - they interfere!
    // Module is ready to receive motor commands directly

    return HAL_OK;
 8004796:	2300      	movs	r3, #0
}
 8004798:	4618      	mov	r0, r3
 800479a:	3708      	adds	r7, #8
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	200094d8 	.word	0x200094d8
 80047a4:	200094dc 	.word	0x200094dc

080047a8 <Motor_Stop>:
/**
  * @brief  Stop both motors (Grove protocol - BRAKE command)
  * @retval HAL status
  */
HAL_StatusTypeDef Motor_Stop(void)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b082      	sub	sp, #8
 80047ac:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    // Send BRAKE command to Motor A (immediate stop)
    status = Motor_SendCommand(MOTOR_CMD_BRAKE, MOTOR_CHA, 0);
 80047ae:	2200      	movs	r2, #0
 80047b0:	2100      	movs	r1, #0
 80047b2:	2000      	movs	r0, #0
 80047b4:	f7ff ffbc 	bl	8004730 <Motor_SendCommand>
 80047b8:	4603      	mov	r3, r0
 80047ba:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return status;
 80047bc:	79fb      	ldrb	r3, [r7, #7]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d001      	beq.n	80047c6 <Motor_Stop+0x1e>
 80047c2:	79fb      	ldrb	r3, [r7, #7]
 80047c4:	e00f      	b.n	80047e6 <Motor_Stop+0x3e>

    // Send BRAKE command to Motor B (immediate stop)
    status = Motor_SendCommand(MOTOR_CMD_BRAKE, MOTOR_CHB, 0);
 80047c6:	2200      	movs	r2, #0
 80047c8:	2101      	movs	r1, #1
 80047ca:	2000      	movs	r0, #0
 80047cc:	f7ff ffb0 	bl	8004730 <Motor_SendCommand>
 80047d0:	4603      	mov	r3, r0
 80047d2:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return status;
 80047d4:	79fb      	ldrb	r3, [r7, #7]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d001      	beq.n	80047de <Motor_Stop+0x36>
 80047da:	79fb      	ldrb	r3, [r7, #7]
 80047dc:	e003      	b.n	80047e6 <Motor_Stop+0x3e>

    current_speed = 0;
 80047de:	4b04      	ldr	r3, [pc, #16]	@ (80047f0 <Motor_Stop+0x48>)
 80047e0:	2200      	movs	r2, #0
 80047e2:	701a      	strb	r2, [r3, #0]
    return HAL_OK;
 80047e4:	2300      	movs	r3, #0
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3708      	adds	r7, #8
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	200094dc 	.word	0x200094dc

080047f4 <Motor_Forward>:
  * @brief  Move motors forward (Grove protocol: CW command)
  * @param  speed: motor speed (0-100%)
  * @retval HAL status
  */
HAL_StatusTypeDef Motor_Forward(uint8_t speed)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	4603      	mov	r3, r0
 80047fc:	71fb      	strb	r3, [r7, #7]
    HAL_StatusTypeDef status;

    // Limit speed to 100%
    if (speed > 100) speed = 100;
 80047fe:	79fb      	ldrb	r3, [r7, #7]
 8004800:	2b64      	cmp	r3, #100	@ 0x64
 8004802:	d901      	bls.n	8004808 <Motor_Forward+0x14>
 8004804:	2364      	movs	r3, #100	@ 0x64
 8004806:	71fb      	strb	r3, [r7, #7]

    // Convert percentage to 0-255
    uint8_t pwm_value = (uint8_t)((speed * 255) / 100);
 8004808:	79fa      	ldrb	r2, [r7, #7]
 800480a:	4613      	mov	r3, r2
 800480c:	021b      	lsls	r3, r3, #8
 800480e:	1a9b      	subs	r3, r3, r2
 8004810:	4a14      	ldr	r2, [pc, #80]	@ (8004864 <Motor_Forward+0x70>)
 8004812:	fb82 1203 	smull	r1, r2, r2, r3
 8004816:	1152      	asrs	r2, r2, #5
 8004818:	17db      	asrs	r3, r3, #31
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	73fb      	strb	r3, [r7, #15]

    // Send CW (clockwise/forward) command to Motor A
    status = Motor_SendCommand(MOTOR_CMD_CW, MOTOR_CHA, pwm_value);
 800481e:	7bfb      	ldrb	r3, [r7, #15]
 8004820:	461a      	mov	r2, r3
 8004822:	2100      	movs	r1, #0
 8004824:	2002      	movs	r0, #2
 8004826:	f7ff ff83 	bl	8004730 <Motor_SendCommand>
 800482a:	4603      	mov	r3, r0
 800482c:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 800482e:	7bbb      	ldrb	r3, [r7, #14]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d001      	beq.n	8004838 <Motor_Forward+0x44>
 8004834:	7bbb      	ldrb	r3, [r7, #14]
 8004836:	e010      	b.n	800485a <Motor_Forward+0x66>

    // Send CW (clockwise/forward) command to Motor B
    status = Motor_SendCommand(MOTOR_CMD_CW, MOTOR_CHB, pwm_value);
 8004838:	7bfb      	ldrb	r3, [r7, #15]
 800483a:	461a      	mov	r2, r3
 800483c:	2101      	movs	r1, #1
 800483e:	2002      	movs	r0, #2
 8004840:	f7ff ff76 	bl	8004730 <Motor_SendCommand>
 8004844:	4603      	mov	r3, r0
 8004846:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 8004848:	7bbb      	ldrb	r3, [r7, #14]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d001      	beq.n	8004852 <Motor_Forward+0x5e>
 800484e:	7bbb      	ldrb	r3, [r7, #14]
 8004850:	e003      	b.n	800485a <Motor_Forward+0x66>

    current_speed = speed;
 8004852:	4a05      	ldr	r2, [pc, #20]	@ (8004868 <Motor_Forward+0x74>)
 8004854:	79fb      	ldrb	r3, [r7, #7]
 8004856:	7013      	strb	r3, [r2, #0]
    return HAL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3710      	adds	r7, #16
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	51eb851f 	.word	0x51eb851f
 8004868:	200094dc 	.word	0x200094dc

0800486c <Motor_Backward>:
  * @brief  Move motors backward (Grove protocol: CCW command)
  * @param  speed: motor speed (0-100%)
  * @retval HAL status
  */
HAL_StatusTypeDef Motor_Backward(uint8_t speed)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b084      	sub	sp, #16
 8004870:	af00      	add	r7, sp, #0
 8004872:	4603      	mov	r3, r0
 8004874:	71fb      	strb	r3, [r7, #7]
    HAL_StatusTypeDef status;

    // Limit speed to 100%
    if (speed > 100) speed = 100;
 8004876:	79fb      	ldrb	r3, [r7, #7]
 8004878:	2b64      	cmp	r3, #100	@ 0x64
 800487a:	d901      	bls.n	8004880 <Motor_Backward+0x14>
 800487c:	2364      	movs	r3, #100	@ 0x64
 800487e:	71fb      	strb	r3, [r7, #7]

    // Convert percentage to 0-255
    uint8_t pwm_value = (uint8_t)((speed * 255) / 100);
 8004880:	79fa      	ldrb	r2, [r7, #7]
 8004882:	4613      	mov	r3, r2
 8004884:	021b      	lsls	r3, r3, #8
 8004886:	1a9b      	subs	r3, r3, r2
 8004888:	4a14      	ldr	r2, [pc, #80]	@ (80048dc <Motor_Backward+0x70>)
 800488a:	fb82 1203 	smull	r1, r2, r2, r3
 800488e:	1152      	asrs	r2, r2, #5
 8004890:	17db      	asrs	r3, r3, #31
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	73fb      	strb	r3, [r7, #15]

    // Send CCW (counter-clockwise/backward) command to Motor A
    status = Motor_SendCommand(MOTOR_CMD_CCW, MOTOR_CHA, pwm_value);
 8004896:	7bfb      	ldrb	r3, [r7, #15]
 8004898:	461a      	mov	r2, r3
 800489a:	2100      	movs	r1, #0
 800489c:	2003      	movs	r0, #3
 800489e:	f7ff ff47 	bl	8004730 <Motor_SendCommand>
 80048a2:	4603      	mov	r3, r0
 80048a4:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 80048a6:	7bbb      	ldrb	r3, [r7, #14]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d001      	beq.n	80048b0 <Motor_Backward+0x44>
 80048ac:	7bbb      	ldrb	r3, [r7, #14]
 80048ae:	e010      	b.n	80048d2 <Motor_Backward+0x66>

    // Send CCW (counter-clockwise/backward) command to Motor B
    status = Motor_SendCommand(MOTOR_CMD_CCW, MOTOR_CHB, pwm_value);
 80048b0:	7bfb      	ldrb	r3, [r7, #15]
 80048b2:	461a      	mov	r2, r3
 80048b4:	2101      	movs	r1, #1
 80048b6:	2003      	movs	r0, #3
 80048b8:	f7ff ff3a 	bl	8004730 <Motor_SendCommand>
 80048bc:	4603      	mov	r3, r0
 80048be:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 80048c0:	7bbb      	ldrb	r3, [r7, #14]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d001      	beq.n	80048ca <Motor_Backward+0x5e>
 80048c6:	7bbb      	ldrb	r3, [r7, #14]
 80048c8:	e003      	b.n	80048d2 <Motor_Backward+0x66>

    current_speed = speed;
 80048ca:	4a05      	ldr	r2, [pc, #20]	@ (80048e0 <Motor_Backward+0x74>)
 80048cc:	79fb      	ldrb	r3, [r7, #7]
 80048ce:	7013      	strb	r3, [r2, #0]
    return HAL_OK;
 80048d0:	2300      	movs	r3, #0
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3710      	adds	r7, #16
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
 80048da:	bf00      	nop
 80048dc:	51eb851f 	.word	0x51eb851f
 80048e0:	200094dc 	.word	0x200094dc

080048e4 <MX_OCTOSPI1_Init>:
OSPI_HandleTypeDef hospi1;
OSPI_HandleTypeDef hospi2;

/* OCTOSPI1 init function */
void MX_OCTOSPI1_Init(void)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b088      	sub	sp, #32
 80048e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 80048ea:	f107 0308 	add.w	r3, r7, #8
 80048ee:	2200      	movs	r2, #0
 80048f0:	601a      	str	r2, [r3, #0]
 80048f2:	605a      	str	r2, [r3, #4]
 80048f4:	609a      	str	r2, [r3, #8]
 80048f6:	60da      	str	r2, [r3, #12]
 80048f8:	611a      	str	r2, [r3, #16]
 80048fa:	615a      	str	r2, [r3, #20]
  HAL_OSPI_DLYB_CfgTypeDef HAL_OSPI_DLYB_Cfg_Struct = {0};
 80048fc:	463b      	mov	r3, r7
 80048fe:	2200      	movs	r2, #0
 8004900:	601a      	str	r2, [r3, #0]
 8004902:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  hospi1.Instance = OCTOSPI1;
 8004904:	4b31      	ldr	r3, [pc, #196]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 8004906:	4a32      	ldr	r2, [pc, #200]	@ (80049d0 <MX_OCTOSPI1_Init+0xec>)
 8004908:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 800490a:	4b30      	ldr	r3, [pc, #192]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 800490c:	2201      	movs	r2, #1
 800490e:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8004910:	4b2e      	ldr	r3, [pc, #184]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 8004912:	2200      	movs	r2, #0
 8004914:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_APMEMORY;
 8004916:	4b2d      	ldr	r3, [pc, #180]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 8004918:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800491c:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 23;
 800491e:	4b2b      	ldr	r3, [pc, #172]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 8004920:	2217      	movs	r2, #23
 8004922:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8004924:	4b29      	ldr	r3, [pc, #164]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 8004926:	2201      	movs	r2, #1
 8004928:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 800492a:	4b28      	ldr	r3, [pc, #160]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 800492c:	2200      	movs	r2, #0
 800492e:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8004930:	4b26      	ldr	r3, [pc, #152]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 8004932:	2200      	movs	r2, #0
 8004934:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 8004936:	4b25      	ldr	r3, [pc, #148]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 8004938:	2200      	movs	r2, #0
 800493a:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 2;
 800493c:	4b23      	ldr	r3, [pc, #140]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 800493e:	2202      	movs	r2, #2
 8004940:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8004942:	4b22      	ldr	r3, [pc, #136]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 8004944:	2200      	movs	r2, #0
 8004946:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8004948:	4b20      	ldr	r3, [pc, #128]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 800494a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800494e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 10;
 8004950:	4b1e      	ldr	r3, [pc, #120]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 8004952:	220a      	movs	r2, #10
 8004954:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_USED;
 8004956:	4b1d      	ldr	r3, [pc, #116]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 8004958:	2200      	movs	r2, #0
 800495a:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
 800495c:	4b1b      	ldr	r3, [pc, #108]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 800495e:	2200      	movs	r2, #0
 8004960:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 100;
 8004962:	4b1a      	ldr	r3, [pc, #104]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 8004964:	2264      	movs	r2, #100	@ 0x64
 8004966:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8004968:	4818      	ldr	r0, [pc, #96]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 800496a:	f003 fb93 	bl	8008094 <HAL_OSPI_Init>
 800496e:	4603      	mov	r3, r0
 8004970:	2b00      	cmp	r3, #0
 8004972:	d001      	beq.n	8004978 <MX_OCTOSPI1_Init+0x94>
  {
    Error_Handler();
 8004974:	f7ff fc20 	bl	80041b8 <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 8004978:	2301      	movs	r3, #1
 800497a:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.DQSPort = 1;
 800497c:	2301      	movs	r3, #1
 800497e:	60fb      	str	r3, [r7, #12]
  sOspiManagerCfg.NCSPort = 1;
 8004980:	2301      	movs	r3, #1
 8004982:	613b      	str	r3, [r7, #16]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8004984:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8004988:	617b      	str	r3, [r7, #20]
  sOspiManagerCfg.IOHighPort = HAL_OSPIM_IOPORT_1_HIGH;
 800498a:	4b12      	ldr	r3, [pc, #72]	@ (80049d4 <MX_OCTOSPI1_Init+0xf0>)
 800498c:	61bb      	str	r3, [r7, #24]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800498e:	f107 0308 	add.w	r3, r7, #8
 8004992:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004996:	4619      	mov	r1, r3
 8004998:	480c      	ldr	r0, [pc, #48]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 800499a:	f003 fcbb 	bl	8008314 <HAL_OSPIM_Config>
 800499e:	4603      	mov	r3, r0
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d001      	beq.n	80049a8 <MX_OCTOSPI1_Init+0xc4>
  {
    Error_Handler();
 80049a4:	f7ff fc08 	bl	80041b8 <Error_Handler>
  }
  HAL_OSPI_DLYB_Cfg_Struct.Units = 0;
 80049a8:	2300      	movs	r3, #0
 80049aa:	603b      	str	r3, [r7, #0]
  HAL_OSPI_DLYB_Cfg_Struct.PhaseSel = 0;
 80049ac:	2300      	movs	r3, #0
 80049ae:	607b      	str	r3, [r7, #4]
  if (HAL_OSPI_DLYB_SetConfig(&hospi1, &HAL_OSPI_DLYB_Cfg_Struct) != HAL_OK)
 80049b0:	463b      	mov	r3, r7
 80049b2:	4619      	mov	r1, r3
 80049b4:	4805      	ldr	r0, [pc, #20]	@ (80049cc <MX_OCTOSPI1_Init+0xe8>)
 80049b6:	f004 fa9d 	bl	8008ef4 <HAL_OSPI_DLYB_SetConfig>
 80049ba:	4603      	mov	r3, r0
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d001      	beq.n	80049c4 <MX_OCTOSPI1_Init+0xe0>
  {
    Error_Handler();
 80049c0:	f7ff fbfa 	bl	80041b8 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 80049c4:	bf00      	nop
 80049c6:	3720      	adds	r7, #32
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	200094e0 	.word	0x200094e0
 80049d0:	420d1400 	.word	0x420d1400
 80049d4:	01000001 	.word	0x01000001

080049d8 <MX_OCTOSPI2_Init>:
/* OCTOSPI2 init function */
void MX_OCTOSPI2_Init(void)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b088      	sub	sp, #32
 80049dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI2_Init 0 */

  /* USER CODE END OCTOSPI2_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 80049de:	f107 0308 	add.w	r3, r7, #8
 80049e2:	2200      	movs	r2, #0
 80049e4:	601a      	str	r2, [r3, #0]
 80049e6:	605a      	str	r2, [r3, #4]
 80049e8:	609a      	str	r2, [r3, #8]
 80049ea:	60da      	str	r2, [r3, #12]
 80049ec:	611a      	str	r2, [r3, #16]
 80049ee:	615a      	str	r2, [r3, #20]
  HAL_OSPI_DLYB_CfgTypeDef HAL_OSPI_DLYB_Cfg_Struct = {0};
 80049f0:	463b      	mov	r3, r7
 80049f2:	2200      	movs	r2, #0
 80049f4:	601a      	str	r2, [r3, #0]
 80049f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN OCTOSPI2_Init 1 */

  /* USER CODE END OCTOSPI2_Init 1 */
  hospi2.Instance = OCTOSPI2;
 80049f8:	4b31      	ldr	r3, [pc, #196]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 80049fa:	4a32      	ldr	r2, [pc, #200]	@ (8004ac4 <MX_OCTOSPI2_Init+0xec>)
 80049fc:	601a      	str	r2, [r3, #0]
  hospi2.Init.FifoThreshold = 4;
 80049fe:	4b30      	ldr	r3, [pc, #192]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 8004a00:	2204      	movs	r2, #4
 8004a02:	605a      	str	r2, [r3, #4]
  hospi2.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8004a04:	4b2e      	ldr	r3, [pc, #184]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 8004a06:	2200      	movs	r2, #0
 8004a08:	609a      	str	r2, [r3, #8]
  hospi2.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 8004a0a:	4b2d      	ldr	r3, [pc, #180]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 8004a0c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004a10:	60da      	str	r2, [r3, #12]
  hospi2.Init.DeviceSize = 26;
 8004a12:	4b2b      	ldr	r3, [pc, #172]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 8004a14:	221a      	movs	r2, #26
 8004a16:	611a      	str	r2, [r3, #16]
  hospi2.Init.ChipSelectHighTime = 2;
 8004a18:	4b29      	ldr	r3, [pc, #164]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 8004a1a:	2202      	movs	r2, #2
 8004a1c:	615a      	str	r2, [r3, #20]
  hospi2.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8004a1e:	4b28      	ldr	r3, [pc, #160]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 8004a20:	2200      	movs	r2, #0
 8004a22:	619a      	str	r2, [r3, #24]
  hospi2.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8004a24:	4b26      	ldr	r3, [pc, #152]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 8004a26:	2200      	movs	r2, #0
 8004a28:	61da      	str	r2, [r3, #28]
  hospi2.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 8004a2a:	4b25      	ldr	r3, [pc, #148]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	621a      	str	r2, [r3, #32]
  hospi2.Init.ClockPrescaler = 4;
 8004a30:	4b23      	ldr	r3, [pc, #140]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 8004a32:	2204      	movs	r2, #4
 8004a34:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi2.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8004a36:	4b22      	ldr	r3, [pc, #136]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 8004a38:	2200      	movs	r2, #0
 8004a3a:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi2.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8004a3c:	4b20      	ldr	r3, [pc, #128]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 8004a3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a42:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi2.Init.ChipSelectBoundary = 0;
 8004a44:	4b1e      	ldr	r3, [pc, #120]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 8004a46:	2200      	movs	r2, #0
 8004a48:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi2.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_USED;
 8004a4a:	4b1d      	ldr	r3, [pc, #116]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi2.Init.MaxTran = 0;
 8004a50:	4b1b      	ldr	r3, [pc, #108]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 8004a52:	2200      	movs	r2, #0
 8004a54:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi2.Init.Refresh = 0;
 8004a56:	4b1a      	ldr	r3, [pc, #104]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 8004a58:	2200      	movs	r2, #0
 8004a5a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi2) != HAL_OK)
 8004a5c:	4818      	ldr	r0, [pc, #96]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 8004a5e:	f003 fb19 	bl	8008094 <HAL_OSPI_Init>
 8004a62:	4603      	mov	r3, r0
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d001      	beq.n	8004a6c <MX_OCTOSPI2_Init+0x94>
  {
    Error_Handler();
 8004a68:	f7ff fba6 	bl	80041b8 <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 2;
 8004a6c:	2302      	movs	r3, #2
 8004a6e:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.DQSPort = 2;
 8004a70:	2302      	movs	r3, #2
 8004a72:	60fb      	str	r3, [r7, #12]
  sOspiManagerCfg.NCSPort = 2;
 8004a74:	2302      	movs	r3, #2
 8004a76:	613b      	str	r3, [r7, #16]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_2_LOW;
 8004a78:	4b13      	ldr	r3, [pc, #76]	@ (8004ac8 <MX_OCTOSPI2_Init+0xf0>)
 8004a7a:	617b      	str	r3, [r7, #20]
  sOspiManagerCfg.IOHighPort = HAL_OSPIM_IOPORT_2_HIGH;
 8004a7c:	4b13      	ldr	r3, [pc, #76]	@ (8004acc <MX_OCTOSPI2_Init+0xf4>)
 8004a7e:	61bb      	str	r3, [r7, #24]
  if (HAL_OSPIM_Config(&hospi2, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8004a80:	f107 0308 	add.w	r3, r7, #8
 8004a84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a88:	4619      	mov	r1, r3
 8004a8a:	480d      	ldr	r0, [pc, #52]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 8004a8c:	f003 fc42 	bl	8008314 <HAL_OSPIM_Config>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d001      	beq.n	8004a9a <MX_OCTOSPI2_Init+0xc2>
  {
    Error_Handler();
 8004a96:	f7ff fb8f 	bl	80041b8 <Error_Handler>
  }
  HAL_OSPI_DLYB_Cfg_Struct.Units = 0;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	603b      	str	r3, [r7, #0]
  HAL_OSPI_DLYB_Cfg_Struct.PhaseSel = 0;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	607b      	str	r3, [r7, #4]
  if (HAL_OSPI_DLYB_SetConfig(&hospi2, &HAL_OSPI_DLYB_Cfg_Struct) != HAL_OK)
 8004aa2:	463b      	mov	r3, r7
 8004aa4:	4619      	mov	r1, r3
 8004aa6:	4806      	ldr	r0, [pc, #24]	@ (8004ac0 <MX_OCTOSPI2_Init+0xe8>)
 8004aa8:	f004 fa24 	bl	8008ef4 <HAL_OSPI_DLYB_SetConfig>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d001      	beq.n	8004ab6 <MX_OCTOSPI2_Init+0xde>
  {
    Error_Handler();
 8004ab2:	f7ff fb81 	bl	80041b8 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI2_Init 2 */

  /* USER CODE END OCTOSPI2_Init 2 */

}
 8004ab6:	bf00      	nop
 8004ab8:	3720      	adds	r7, #32
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}
 8004abe:	bf00      	nop
 8004ac0:	2000953c 	.word	0x2000953c
 8004ac4:	420d2400 	.word	0x420d2400
 8004ac8:	00010002 	.word	0x00010002
 8004acc:	01000002 	.word	0x01000002

08004ad0 <HAL_OSPI_MspInit>:

static uint32_t HAL_RCC_OSPIM_CLK_ENABLED=0;

void HAL_OSPI_MspInit(OSPI_HandleTypeDef* ospiHandle)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b0c8      	sub	sp, #288	@ 0x120
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004ada:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004ade:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ae0:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	601a      	str	r2, [r3, #0]
 8004ae8:	605a      	str	r2, [r3, #4]
 8004aea:	609a      	str	r2, [r3, #8]
 8004aec:	60da      	str	r2, [r3, #12]
 8004aee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004af0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004af4:	22c8      	movs	r2, #200	@ 0xc8
 8004af6:	2100      	movs	r1, #0
 8004af8:	4618      	mov	r0, r3
 8004afa:	f011 fa47 	bl	8015f8c <memset>
  if(ospiHandle->Instance==OCTOSPI1)
 8004afe:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004b02:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4aa6      	ldr	r2, [pc, #664]	@ (8004da4 <HAL_OSPI_MspInit+0x2d4>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	f040 815d 	bne.w	8004dcc <HAL_OSPI_MspInit+0x2fc>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8004b12:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004b16:	f04f 0300 	mov.w	r3, #0
 8004b1a:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b24:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f005 ff47 	bl	800a9bc <HAL_RCCEx_PeriphCLKConfig>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d001      	beq.n	8004b38 <HAL_OSPI_MspInit+0x68>
    {
      Error_Handler();
 8004b34:	f7ff fb40 	bl	80041b8 <Error_Handler>
    }

    /* OCTOSPI1 clock enable */
    HAL_RCC_OSPIM_CLK_ENABLED++;
 8004b38:	4b9b      	ldr	r3, [pc, #620]	@ (8004da8 <HAL_OSPI_MspInit+0x2d8>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	3301      	adds	r3, #1
 8004b3e:	4a9a      	ldr	r2, [pc, #616]	@ (8004da8 <HAL_OSPI_MspInit+0x2d8>)
 8004b40:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_OSPIM_CLK_ENABLED==1){
 8004b42:	4b99      	ldr	r3, [pc, #612]	@ (8004da8 <HAL_OSPI_MspInit+0x2d8>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d10e      	bne.n	8004b68 <HAL_OSPI_MspInit+0x98>
      __HAL_RCC_OSPIM_CLK_ENABLE();
 8004b4a:	4b98      	ldr	r3, [pc, #608]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004b4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b50:	4a96      	ldr	r2, [pc, #600]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004b52:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004b56:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004b5a:	4b94      	ldr	r3, [pc, #592]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004b5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    }
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8004b68:	4b90      	ldr	r3, [pc, #576]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b6e:	4a8f      	ldr	r2, [pc, #572]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004b70:	f043 0310 	orr.w	r3, r3, #16
 8004b74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b78:	4b8c      	ldr	r3, [pc, #560]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b7e:	f003 0310 	and.w	r3, r3, #16
 8004b82:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004b86:	4b89      	ldr	r3, [pc, #548]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004b88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b8c:	4a87      	ldr	r2, [pc, #540]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004b8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b92:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004b96:	4b85      	ldr	r3, [pc, #532]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004b98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ba0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ba2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004ba4:	4b81      	ldr	r3, [pc, #516]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004ba6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004baa:	4a80      	ldr	r2, [pc, #512]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004bac:	f043 0310 	orr.w	r3, r3, #16
 8004bb0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004bb4:	4b7d      	ldr	r3, [pc, #500]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004bb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bba:	f003 0310 	and.w	r3, r3, #16
 8004bbe:	633b      	str	r3, [r7, #48]	@ 0x30
 8004bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004bc2:	4b7a      	ldr	r3, [pc, #488]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004bc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bc8:	4a78      	ldr	r2, [pc, #480]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004bca:	f043 0308 	orr.w	r3, r3, #8
 8004bce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004bd2:	4b76      	ldr	r3, [pc, #472]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004bd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bd8:	f003 0308 	and.w	r3, r3, #8
 8004bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004be0:	4b72      	ldr	r3, [pc, #456]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004be2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004be6:	4a71      	ldr	r2, [pc, #452]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004be8:	f043 0320 	orr.w	r3, r3, #32
 8004bec:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004bf0:	4b6e      	ldr	r3, [pc, #440]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004bf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bf6:	f003 0320 	and.w	r3, r3, #32
 8004bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004bfe:	4b6b      	ldr	r3, [pc, #428]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004c00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c04:	4a69      	ldr	r2, [pc, #420]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004c06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c0a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004c0e:	4b67      	ldr	r3, [pc, #412]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004c10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c18:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c1c:	4b63      	ldr	r3, [pc, #396]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004c1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c22:	4a62      	ldr	r2, [pc, #392]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004c24:	f043 0304 	orr.w	r3, r3, #4
 8004c28:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004c2c:	4b5f      	ldr	r3, [pc, #380]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004c2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c32:	f003 0204 	and.w	r2, r3, #4
 8004c36:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004c3a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004c3e:	601a      	str	r2, [r3, #0]
 8004c40:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004c44:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004c48:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c4a:	4b58      	ldr	r3, [pc, #352]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004c4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c50:	4a56      	ldr	r2, [pc, #344]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004c52:	f043 0302 	orr.w	r3, r3, #2
 8004c56:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004c5a:	4b54      	ldr	r3, [pc, #336]	@ (8004dac <HAL_OSPI_MspInit+0x2dc>)
 8004c5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c60:	f003 0202 	and.w	r2, r3, #2
 8004c64:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004c68:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004c6c:	601a      	str	r2, [r3, #0]
 8004c6e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004c72:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004c76:	681b      	ldr	r3, [r3, #0]
    PF6     ------> OCTOSPIM_P1_IO3
    PC3     ------> OCTOSPIM_P1_IO6
    PB10     ------> OCTOSPIM_P1_CLK
    PB11     ------> OCTOSPIM_P1_NCS
    */
    GPIO_InitStruct.Pin = OCTOSPI_R_IO5_Pin;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c7e:	2302      	movs	r3, #2
 8004c80:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c84:	2300      	movs	r3, #0
 8004c86:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8004c90:	2303      	movs	r3, #3
 8004c92:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO5_GPIO_Port, &GPIO_InitStruct);
 8004c96:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8004c9a:	4619      	mov	r1, r3
 8004c9c:	4844      	ldr	r0, [pc, #272]	@ (8004db0 <HAL_OSPI_MspInit+0x2e0>)
 8004c9e:	f001 fd1d 	bl	80066dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_DQS_Pin;
 8004ca2:	2308      	movs	r3, #8
 8004ca4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ca8:	2302      	movs	r3, #2
 8004caa:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_DQS_GPIO_Port, &GPIO_InitStruct);
 8004cc0:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8004cc4:	4619      	mov	r1, r3
 8004cc6:	483b      	ldr	r0, [pc, #236]	@ (8004db4 <HAL_OSPI_MspInit+0x2e4>)
 8004cc8:	f001 fd08 	bl	80066dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO7_Pin;
 8004ccc:	2380      	movs	r3, #128	@ 0x80
 8004cce:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cd2:	2302      	movs	r3, #2
 8004cd4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8004ce4:	230a      	movs	r3, #10
 8004ce6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO7_GPIO_Port, &GPIO_InitStruct);
 8004cea:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8004cee:	4619      	mov	r1, r3
 8004cf0:	4831      	ldr	r0, [pc, #196]	@ (8004db8 <HAL_OSPI_MspInit+0x2e8>)
 8004cf2:	f001 fcf3 	bl	80066dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO0_Pin|OCTOSPI_R_IO2_Pin|OCTOSPI_R_IO1_Pin|OCTOSPI_R_IO3_Pin;
 8004cf6:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8004cfa:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cfe:	2302      	movs	r3, #2
 8004d00:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d04:	2300      	movs	r3, #0
 8004d06:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8004d10:	230a      	movs	r3, #10
 8004d12:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004d16:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	4827      	ldr	r0, [pc, #156]	@ (8004dbc <HAL_OSPI_MspInit+0x2ec>)
 8004d1e:	f001 fcdd 	bl	80066dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO4_Pin;
 8004d22:	2304      	movs	r3, #4
 8004d24:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d28:	2302      	movs	r3, #2
 8004d2a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d34:	2303      	movs	r3, #3
 8004d36:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO4_GPIO_Port, &GPIO_InitStruct);
 8004d40:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8004d44:	4619      	mov	r1, r3
 8004d46:	481e      	ldr	r0, [pc, #120]	@ (8004dc0 <HAL_OSPI_MspInit+0x2f0>)
 8004d48:	f001 fcc8 	bl	80066dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO6_Pin;
 8004d4c:	2308      	movs	r3, #8
 8004d4e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d52:	2302      	movs	r3, #2
 8004d54:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8004d64:	230a      	movs	r3, #10
 8004d66:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO6_GPIO_Port, &GPIO_InitStruct);
 8004d6a:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8004d6e:	4619      	mov	r1, r3
 8004d70:	4814      	ldr	r0, [pc, #80]	@ (8004dc4 <HAL_OSPI_MspInit+0x2f4>)
 8004d72:	f001 fcb3 	bl	80066dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_CLK_P_Pin|OCTOSPI_R_NCS_Pin;
 8004d76:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004d7a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d7e:	2302      	movs	r3, #2
 8004d80:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d84:	2300      	movs	r3, #0
 8004d86:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8004d90:	230a      	movs	r3, #10
 8004d92:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d96:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8004d9a:	4619      	mov	r1, r3
 8004d9c:	480a      	ldr	r0, [pc, #40]	@ (8004dc8 <HAL_OSPI_MspInit+0x2f8>)
 8004d9e:	f001 fc9d 	bl	80066dc <HAL_GPIO_Init>

  /* USER CODE BEGIN OCTOSPI2_MspInit 1 */

  /* USER CODE END OCTOSPI2_MspInit 1 */
  }
}
 8004da2:	e0ed      	b.n	8004f80 <HAL_OSPI_MspInit+0x4b0>
 8004da4:	420d1400 	.word	0x420d1400
 8004da8:	20009598 	.word	0x20009598
 8004dac:	46020c00 	.word	0x46020c00
 8004db0:	42022000 	.word	0x42022000
 8004db4:	42021000 	.word	0x42021000
 8004db8:	42020c00 	.word	0x42020c00
 8004dbc:	42021400 	.word	0x42021400
 8004dc0:	42021c00 	.word	0x42021c00
 8004dc4:	42020800 	.word	0x42020800
 8004dc8:	42020400 	.word	0x42020400
  else if(ospiHandle->Instance==OCTOSPI2)
 8004dcc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004dd0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a6c      	ldr	r2, [pc, #432]	@ (8004f8c <HAL_OSPI_MspInit+0x4bc>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	f040 80d0 	bne.w	8004f80 <HAL_OSPI_MspInit+0x4b0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8004de0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004de4:	f04f 0300 	mov.w	r3, #0
 8004de8:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8004dec:	2300      	movs	r3, #0
 8004dee:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004df2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004df6:	4618      	mov	r0, r3
 8004df8:	f005 fde0 	bl	800a9bc <HAL_RCCEx_PeriphCLKConfig>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d001      	beq.n	8004e06 <HAL_OSPI_MspInit+0x336>
      Error_Handler();
 8004e02:	f7ff f9d9 	bl	80041b8 <Error_Handler>
    HAL_RCC_OSPIM_CLK_ENABLED++;
 8004e06:	4b62      	ldr	r3, [pc, #392]	@ (8004f90 <HAL_OSPI_MspInit+0x4c0>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	3301      	adds	r3, #1
 8004e0c:	4a60      	ldr	r2, [pc, #384]	@ (8004f90 <HAL_OSPI_MspInit+0x4c0>)
 8004e0e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_OSPIM_CLK_ENABLED==1){
 8004e10:	4b5f      	ldr	r3, [pc, #380]	@ (8004f90 <HAL_OSPI_MspInit+0x4c0>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d116      	bne.n	8004e46 <HAL_OSPI_MspInit+0x376>
      __HAL_RCC_OSPIM_CLK_ENABLE();
 8004e18:	4b5e      	ldr	r3, [pc, #376]	@ (8004f94 <HAL_OSPI_MspInit+0x4c4>)
 8004e1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e1e:	4a5d      	ldr	r2, [pc, #372]	@ (8004f94 <HAL_OSPI_MspInit+0x4c4>)
 8004e20:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004e24:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004e28:	4b5a      	ldr	r3, [pc, #360]	@ (8004f94 <HAL_OSPI_MspInit+0x4c4>)
 8004e2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e2e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8004e32:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004e36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e3a:	601a      	str	r2, [r3, #0]
 8004e3c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004e40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e44:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_OSPI2_CLK_ENABLE();
 8004e46:	4b53      	ldr	r3, [pc, #332]	@ (8004f94 <HAL_OSPI_MspInit+0x4c4>)
 8004e48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e4c:	4a51      	ldr	r2, [pc, #324]	@ (8004f94 <HAL_OSPI_MspInit+0x4c4>)
 8004e4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e56:	4b4f      	ldr	r3, [pc, #316]	@ (8004f94 <HAL_OSPI_MspInit+0x4c4>)
 8004e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e5c:	f403 7280 	and.w	r2, r3, #256	@ 0x100
 8004e60:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004e64:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004e68:	601a      	str	r2, [r3, #0]
 8004e6a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004e6e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004e72:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004e74:	4b47      	ldr	r3, [pc, #284]	@ (8004f94 <HAL_OSPI_MspInit+0x4c4>)
 8004e76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e7a:	4a46      	ldr	r2, [pc, #280]	@ (8004f94 <HAL_OSPI_MspInit+0x4c4>)
 8004e7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e80:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004e84:	4b43      	ldr	r3, [pc, #268]	@ (8004f94 <HAL_OSPI_MspInit+0x4c4>)
 8004e86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e8a:	f403 7280 	and.w	r2, r3, #256	@ 0x100
 8004e8e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004e92:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004e96:	601a      	str	r2, [r3, #0]
 8004e98:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004e9c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004ea0:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004ea2:	4b3c      	ldr	r3, [pc, #240]	@ (8004f94 <HAL_OSPI_MspInit+0x4c4>)
 8004ea4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ea8:	4a3a      	ldr	r2, [pc, #232]	@ (8004f94 <HAL_OSPI_MspInit+0x4c4>)
 8004eaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004eae:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004eb2:	4b38      	ldr	r3, [pc, #224]	@ (8004f94 <HAL_OSPI_MspInit+0x4c4>)
 8004eb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004eb8:	f003 0280 	and.w	r2, r3, #128	@ 0x80
 8004ebc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004ec0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004ec4:	601a      	str	r2, [r3, #0]
 8004ec6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004eca:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004ece:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004ed0:	4b30      	ldr	r3, [pc, #192]	@ (8004f94 <HAL_OSPI_MspInit+0x4c4>)
 8004ed2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ed6:	4a2f      	ldr	r2, [pc, #188]	@ (8004f94 <HAL_OSPI_MspInit+0x4c4>)
 8004ed8:	f043 0320 	orr.w	r3, r3, #32
 8004edc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004ee0:	4b2c      	ldr	r3, [pc, #176]	@ (8004f94 <HAL_OSPI_MspInit+0x4c4>)
 8004ee2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ee6:	f003 0220 	and.w	r2, r3, #32
 8004eea:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004eee:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004ef2:	601a      	str	r2, [r3, #0]
 8004ef4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004ef8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004efc:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = OCTOSPI_F_NCS_Pin;
 8004efe:	2320      	movs	r3, #32
 8004f00:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f04:	2302      	movs	r3, #2
 8004f06:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f10:	2303      	movs	r3, #3
 8004f12:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8004f16:	2305      	movs	r3, #5
 8004f18:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_F_NCS_GPIO_Port, &GPIO_InitStruct);
 8004f1c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8004f20:	4619      	mov	r1, r3
 8004f22:	481d      	ldr	r0, [pc, #116]	@ (8004f98 <HAL_OSPI_MspInit+0x4c8>)
 8004f24:	f001 fbda 	bl	80066dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OCTOSPI_F_IO7_Pin|OCTOSPI_F_IO5_Pin|OCTOSPI_F_IO6_Pin|OCTOSPI_F_IO4_Pin;
 8004f28:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8004f2c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f30:	2302      	movs	r3, #2
 8004f32:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f36:	2300      	movs	r3, #0
 8004f38:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8004f42:	2305      	movs	r3, #5
 8004f44:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004f48:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8004f4c:	4619      	mov	r1, r3
 8004f4e:	4813      	ldr	r0, [pc, #76]	@ (8004f9c <HAL_OSPI_MspInit+0x4cc>)
 8004f50:	f001 fbc4 	bl	80066dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OCTOSPI_F_IO0_Pin|OCTOSPI_F_IO1_Pin|OCTOSPI_F_IO2_Pin|OCTOSPI_F_IO3_Pin
 8004f54:	f241 031f 	movw	r3, #4127	@ 0x101f
 8004f58:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f5c:	2302      	movs	r3, #2
 8004f5e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f62:	2300      	movs	r3, #0
 8004f64:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f68:	2303      	movs	r3, #3
 8004f6a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8004f6e:	2305      	movs	r3, #5
 8004f70:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004f74:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8004f78:	4619      	mov	r1, r3
 8004f7a:	4809      	ldr	r0, [pc, #36]	@ (8004fa0 <HAL_OSPI_MspInit+0x4d0>)
 8004f7c:	f001 fbae 	bl	80066dc <HAL_GPIO_Init>
}
 8004f80:	bf00      	nop
 8004f82:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	420d2400 	.word	0x420d2400
 8004f90:	20009598 	.word	0x20009598
 8004f94:	46020c00 	.word	0x46020c00
 8004f98:	42022000 	.word	0x42022000
 8004f9c:	42021c00 	.word	0x42021c00
 8004fa0:	42021400 	.word	0x42021400

08004fa4 <__io_putchar>:
  * @brief  Sends a character to USART1 (VCP)
  * @param  ch: character to send
  * @retval character sent
  */
int __io_putchar(int ch)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  /* Send character via UART */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8004fac:	1d39      	adds	r1, r7, #4
 8004fae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	4803      	ldr	r0, [pc, #12]	@ (8004fc4 <__io_putchar+0x20>)
 8004fb6:	f00a ff43 	bl	800fe40 <HAL_UART_Transmit>
  return ch;
 8004fba:	687b      	ldr	r3, [r7, #4]
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3708      	adds	r7, #8
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}
 8004fc4:	2000980c 	.word	0x2000980c

08004fc8 <__io_getchar>:
/**
  * @brief  Receives a character from USART1 (not implemented)
  * @retval 0
  */
int __io_getchar(void)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b082      	sub	sp, #8
 8004fcc:	af00      	add	r7, sp, #0
  uint8_t ch = 0;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	71fb      	strb	r3, [r7, #7]
  HAL_UART_Receive(&huart1, &ch, 1, HAL_MAX_DELAY);
 8004fd2:	1df9      	adds	r1, r7, #7
 8004fd4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004fd8:	2201      	movs	r2, #1
 8004fda:	4804      	ldr	r0, [pc, #16]	@ (8004fec <__io_getchar+0x24>)
 8004fdc:	f00a ffce 	bl	800ff7c <HAL_UART_Receive>
  return ch;
 8004fe0:	79fb      	ldrb	r3, [r7, #7]
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3708      	adds	r7, #8
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	2000980c 	.word	0x2000980c

08004ff0 <Servo_Init>:
 * @note   Assumes TIM is configured for:
 *         - Prescaler to get 1MHz (1us tick)
 *         - Auto-reload for 20ms period (20000 ticks at 1MHz)
 */
HAL_StatusTypeDef Servo_Init(TIM_HandleTypeDef *htim, uint32_t channel)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b082      	sub	sp, #8
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
 8004ff8:	6039      	str	r1, [r7, #0]
  if (htim == NULL) {
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d101      	bne.n	8005004 <Servo_Init+0x14>
    return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e030      	b.n	8005066 <Servo_Init+0x76>
  }

  servo_htim = htim;
 8005004:	4a1a      	ldr	r2, [pc, #104]	@ (8005070 <Servo_Init+0x80>)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6013      	str	r3, [r2, #0]
  servo_channel = channel;
 800500a:	4a1a      	ldr	r2, [pc, #104]	@ (8005074 <Servo_Init+0x84>)
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	6013      	str	r3, [r2, #0]

  /* Get timer period (ARR value) */
  timer_period = __HAL_TIM_GET_AUTORELOAD(servo_htim);
 8005010:	4b17      	ldr	r3, [pc, #92]	@ (8005070 <Servo_Init+0x80>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005018:	4a17      	ldr	r2, [pc, #92]	@ (8005078 <Servo_Init+0x88>)
 800501a:	6013      	str	r3, [r2, #0]

  /* CRITICAL: For Advanced Timers (TIM1, TIM8), enable Main Output Enable (MOE) */
  __HAL_TIM_MOE_ENABLE(servo_htim);
 800501c:	4b14      	ldr	r3, [pc, #80]	@ (8005070 <Servo_Init+0x80>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005024:	4b12      	ldr	r3, [pc, #72]	@ (8005070 <Servo_Init+0x80>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800502e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Start PWM */
  if (HAL_TIM_PWM_Start(servo_htim, servo_channel) != HAL_OK) {
 8005030:	4b0f      	ldr	r3, [pc, #60]	@ (8005070 <Servo_Init+0x80>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a0f      	ldr	r2, [pc, #60]	@ (8005074 <Servo_Init+0x84>)
 8005036:	6812      	ldr	r2, [r2, #0]
 8005038:	4611      	mov	r1, r2
 800503a:	4618      	mov	r0, r3
 800503c:	f009 fa2e 	bl	800e49c <HAL_TIM_PWM_Start>
 8005040:	4603      	mov	r3, r0
 8005042:	2b00      	cmp	r3, #0
 8005044:	d004      	beq.n	8005050 <Servo_Init+0x60>
    printf("[SERVO] Erro ao iniciar PWM\r\n");
 8005046:	480d      	ldr	r0, [pc, #52]	@ (800507c <Servo_Init+0x8c>)
 8005048:	f010 fe8a 	bl	8015d60 <puts>
    return HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e00a      	b.n	8005066 <Servo_Init+0x76>
  }

  /* Set to center position */
  Servo_Center();
 8005050:	f000 f88a 	bl	8005168 <Servo_Center>

  printf("[SERVO] MG996R inicializado (Canal=%lu, Period=%lu, MOE=ON)\r\n",
 8005054:	4b07      	ldr	r3, [pc, #28]	@ (8005074 <Servo_Init+0x84>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a07      	ldr	r2, [pc, #28]	@ (8005078 <Servo_Init+0x88>)
 800505a:	6812      	ldr	r2, [r2, #0]
 800505c:	4619      	mov	r1, r3
 800505e:	4808      	ldr	r0, [pc, #32]	@ (8005080 <Servo_Init+0x90>)
 8005060:	f010 fe16 	bl	8015c90 <iprintf>
         servo_channel, timer_period);

  return HAL_OK;
 8005064:	2300      	movs	r3, #0
}
 8005066:	4618      	mov	r0, r3
 8005068:	3708      	adds	r7, #8
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	2000959c 	.word	0x2000959c
 8005074:	200095a0 	.word	0x200095a0
 8005078:	200095a4 	.word	0x200095a4
 800507c:	08018c20 	.word	0x08018c20
 8005080:	08018c40 	.word	0x08018c40

08005084 <Servo_SetAngle>:
 * @param  angle: Desired angle in degrees (0-180)
 * @note   Converts angle to pulse width:
 *         0 = 1000us, 90 = 1500us, 180 = 2000us
 */
HAL_StatusTypeDef Servo_SetAngle(uint8_t angle)
{
 8005084:	b480      	push	{r7}
 8005086:	b085      	sub	sp, #20
 8005088:	af00      	add	r7, sp, #0
 800508a:	4603      	mov	r3, r0
 800508c:	71fb      	strb	r3, [r7, #7]
  if (servo_htim == NULL) {
 800508e:	4b31      	ldr	r3, [pc, #196]	@ (8005154 <Servo_SetAngle+0xd0>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d101      	bne.n	800509a <Servo_SetAngle+0x16>
    return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e056      	b.n	8005148 <Servo_SetAngle+0xc4>
  }

  /* Clamp angle to valid range */
  if (angle > SERVO_MAX_ANGLE) {
 800509a:	79fb      	ldrb	r3, [r7, #7]
 800509c:	2bb4      	cmp	r3, #180	@ 0xb4
 800509e:	d901      	bls.n	80050a4 <Servo_SetAngle+0x20>
    angle = SERVO_MAX_ANGLE;
 80050a0:	23b4      	movs	r3, #180	@ 0xb4
 80050a2:	71fb      	strb	r3, [r7, #7]

  /* Calculate pulse width in microseconds
   * Linear interpolation: pulse = 1000 + (angle / 180) * 1000
   */
  uint32_t pulse_us = SERVO_PULSE_MIN_US +
                      ((uint32_t)angle * (SERVO_PULSE_MAX_US - SERVO_PULSE_MIN_US)) / SERVO_MAX_ANGLE;
 80050a4:	79fb      	ldrb	r3, [r7, #7]
 80050a6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80050aa:	fb02 f303 	mul.w	r3, r2, r3
 80050ae:	089b      	lsrs	r3, r3, #2
 80050b0:	4a29      	ldr	r2, [pc, #164]	@ (8005158 <Servo_SetAngle+0xd4>)
 80050b2:	fba2 2303 	umull	r2, r3, r2, r3
 80050b6:	089b      	lsrs	r3, r3, #2
  uint32_t pulse_us = SERVO_PULSE_MIN_US +
 80050b8:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80050bc:	60bb      	str	r3, [r7, #8]

  /* Convert to timer compare value
   * Assuming timer configured with 1us tick (1MHz)
   * CCR = pulse_us
   */
  uint32_t ccr_value = pulse_us;
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	60fb      	str	r3, [r7, #12]

  /* Safety check: ensure CCR doesn't exceed period */
  if (ccr_value > timer_period) {
 80050c2:	4b26      	ldr	r3, [pc, #152]	@ (800515c <Servo_SetAngle+0xd8>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d902      	bls.n	80050d2 <Servo_SetAngle+0x4e>
    ccr_value = timer_period;
 80050cc:	4b23      	ldr	r3, [pc, #140]	@ (800515c <Servo_SetAngle+0xd8>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	60fb      	str	r3, [r7, #12]
  }

  /* Set PWM duty cycle */
  __HAL_TIM_SET_COMPARE(servo_htim, servo_channel, ccr_value);
 80050d2:	4b23      	ldr	r3, [pc, #140]	@ (8005160 <Servo_SetAngle+0xdc>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d105      	bne.n	80050e6 <Servo_SetAngle+0x62>
 80050da:	4b1e      	ldr	r3, [pc, #120]	@ (8005154 <Servo_SetAngle+0xd0>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	68fa      	ldr	r2, [r7, #12]
 80050e2:	635a      	str	r2, [r3, #52]	@ 0x34
 80050e4:	e02c      	b.n	8005140 <Servo_SetAngle+0xbc>
 80050e6:	4b1e      	ldr	r3, [pc, #120]	@ (8005160 <Servo_SetAngle+0xdc>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2b04      	cmp	r3, #4
 80050ec:	d105      	bne.n	80050fa <Servo_SetAngle+0x76>
 80050ee:	4b19      	ldr	r3, [pc, #100]	@ (8005154 <Servo_SetAngle+0xd0>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6393      	str	r3, [r2, #56]	@ 0x38
 80050f8:	e022      	b.n	8005140 <Servo_SetAngle+0xbc>
 80050fa:	4b19      	ldr	r3, [pc, #100]	@ (8005160 <Servo_SetAngle+0xdc>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	2b08      	cmp	r3, #8
 8005100:	d105      	bne.n	800510e <Servo_SetAngle+0x8a>
 8005102:	4b14      	ldr	r3, [pc, #80]	@ (8005154 <Servo_SetAngle+0xd0>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800510c:	e018      	b.n	8005140 <Servo_SetAngle+0xbc>
 800510e:	4b14      	ldr	r3, [pc, #80]	@ (8005160 <Servo_SetAngle+0xdc>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	2b0c      	cmp	r3, #12
 8005114:	d105      	bne.n	8005122 <Servo_SetAngle+0x9e>
 8005116:	4b0f      	ldr	r3, [pc, #60]	@ (8005154 <Servo_SetAngle+0xd0>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6413      	str	r3, [r2, #64]	@ 0x40
 8005120:	e00e      	b.n	8005140 <Servo_SetAngle+0xbc>
 8005122:	4b0f      	ldr	r3, [pc, #60]	@ (8005160 <Servo_SetAngle+0xdc>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	2b10      	cmp	r3, #16
 8005128:	d105      	bne.n	8005136 <Servo_SetAngle+0xb2>
 800512a:	4b0a      	ldr	r3, [pc, #40]	@ (8005154 <Servo_SetAngle+0xd0>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6493      	str	r3, [r2, #72]	@ 0x48
 8005134:	e004      	b.n	8005140 <Servo_SetAngle+0xbc>
 8005136:	4b07      	ldr	r3, [pc, #28]	@ (8005154 <Servo_SetAngle+0xd0>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	64d3      	str	r3, [r2, #76]	@ 0x4c

  current_angle = angle;
 8005140:	4a08      	ldr	r2, [pc, #32]	@ (8005164 <Servo_SetAngle+0xe0>)
 8005142:	79fb      	ldrb	r3, [r7, #7]
 8005144:	7013      	strb	r3, [r2, #0]

  return HAL_OK;
 8005146:	2300      	movs	r3, #0
}
 8005148:	4618      	mov	r0, r3
 800514a:	3714      	adds	r7, #20
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr
 8005154:	2000959c 	.word	0x2000959c
 8005158:	16c16c17 	.word	0x16c16c17
 800515c:	200095a4 	.word	0x200095a4
 8005160:	200095a0 	.word	0x200095a0
 8005164:	20000001 	.word	0x20000001

08005168 <Servo_Center>:

/**
 * @brief  Set servo to center position (90)
 */
HAL_StatusTypeDef Servo_Center(void)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	af00      	add	r7, sp, #0
  return Servo_SetAngle(SERVO_CENTER_ANGLE);
 800516c:	205a      	movs	r0, #90	@ 0x5a
 800516e:	f7ff ff89 	bl	8005084 <Servo_SetAngle>
 8005172:	4603      	mov	r3, r0
}
 8005174:	4618      	mov	r0, r3
 8005176:	bd80      	pop	{r7, pc}

08005178 <Speedometer_Init>:
/**
  * @brief  Initialize speedometer
  * @retval None
  */
void Speedometer_Init(void)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	af00      	add	r7, sp, #0
    pulse_count = 0;
 800517c:	4b12      	ldr	r3, [pc, #72]	@ (80051c8 <Speedometer_Init+0x50>)
 800517e:	2200      	movs	r2, #0
 8005180:	601a      	str	r2, [r3, #0]
    estado_anterior = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6);
 8005182:	2140      	movs	r1, #64	@ 0x40
 8005184:	4811      	ldr	r0, [pc, #68]	@ (80051cc <Speedometer_Init+0x54>)
 8005186:	f001 fc89 	bl	8006a9c <HAL_GPIO_ReadPin>
 800518a:	4603      	mov	r3, r0
 800518c:	461a      	mov	r2, r3
 800518e:	4b10      	ldr	r3, [pc, #64]	@ (80051d0 <Speedometer_Init+0x58>)
 8005190:	701a      	strb	r2, [r3, #0]
    last_calculation_time = HAL_GetTick();
 8005192:	f001 f8bf 	bl	8006314 <HAL_GetTick>
 8005196:	4603      	mov	r3, r0
 8005198:	4a0e      	ldr	r2, [pc, #56]	@ (80051d4 <Speedometer_Init+0x5c>)
 800519a:	6013      	str	r3, [r2, #0]

    tx_mutex_get(&printf_mutex, TX_WAIT_FOREVER);
 800519c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80051a0:	480d      	ldr	r0, [pc, #52]	@ (80051d8 <Speedometer_Init+0x60>)
 80051a2:	f00f fe43 	bl	8014e2c <_txe_mutex_get>
    printf("[Speedometer] Inicializado - Encoder: %d furos, Roda: %.2f mm\r\n",
 80051a6:	a306      	add	r3, pc, #24	@ (adr r3, 80051c0 <Speedometer_Init+0x48>)
 80051a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ac:	2112      	movs	r1, #18
 80051ae:	480b      	ldr	r0, [pc, #44]	@ (80051dc <Speedometer_Init+0x64>)
 80051b0:	f010 fd6e 	bl	8015c90 <iprintf>
           ENCODER_HOLES, WHEEL_DIAMETER * 1000);
    tx_mutex_put(&printf_mutex);
 80051b4:	4808      	ldr	r0, [pc, #32]	@ (80051d8 <Speedometer_Init+0x60>)
 80051b6:	f00f fe85 	bl	8014ec4 <_txe_mutex_put>
}
 80051ba:	bf00      	nop
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	00000000 	.word	0x00000000
 80051c4:	4050b000 	.word	0x4050b000
 80051c8:	200095a8 	.word	0x200095a8
 80051cc:	42020400 	.word	0x42020400
 80051d0:	200095ac 	.word	0x200095ac
 80051d4:	200095b8 	.word	0x200095b8
 80051d8:	20009300 	.word	0x20009300
 80051dc:	08018c98 	.word	0x08018c98

080051e0 <Speedometer_CountPulse>:
/**
  * @brief  Count pulses from encoder (call this frequently!)
  * @retval None
  */
void Speedometer_CountPulse(void)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b082      	sub	sp, #8
 80051e4:	af00      	add	r7, sp, #0
    GPIO_PinState estado_atual = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6);
 80051e6:	2140      	movs	r1, #64	@ 0x40
 80051e8:	480b      	ldr	r0, [pc, #44]	@ (8005218 <Speedometer_CountPulse+0x38>)
 80051ea:	f001 fc57 	bl	8006a9c <HAL_GPIO_ReadPin>
 80051ee:	4603      	mov	r3, r0
 80051f0:	71fb      	strb	r3, [r7, #7]

    // Rising Edge (0 -> 1)
    if (estado_atual == GPIO_PIN_SET && estado_anterior == GPIO_PIN_RESET)
 80051f2:	79fb      	ldrb	r3, [r7, #7]
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d108      	bne.n	800520a <Speedometer_CountPulse+0x2a>
 80051f8:	4b08      	ldr	r3, [pc, #32]	@ (800521c <Speedometer_CountPulse+0x3c>)
 80051fa:	781b      	ldrb	r3, [r3, #0]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d104      	bne.n	800520a <Speedometer_CountPulse+0x2a>
    {
        pulse_count++;
 8005200:	4b07      	ldr	r3, [pc, #28]	@ (8005220 <Speedometer_CountPulse+0x40>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	3301      	adds	r3, #1
 8005206:	4a06      	ldr	r2, [pc, #24]	@ (8005220 <Speedometer_CountPulse+0x40>)
 8005208:	6013      	str	r3, [r2, #0]
    }

    estado_anterior = estado_atual;
 800520a:	4a04      	ldr	r2, [pc, #16]	@ (800521c <Speedometer_CountPulse+0x3c>)
 800520c:	79fb      	ldrb	r3, [r7, #7]
 800520e:	7013      	strb	r3, [r2, #0]
}
 8005210:	bf00      	nop
 8005212:	3708      	adds	r7, #8
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}
 8005218:	42020400 	.word	0x42020400
 800521c:	200095ac 	.word	0x200095ac
 8005220:	200095a8 	.word	0x200095a8

08005224 <Speedometer_CalculateSpeed>:
/**
  * @brief  Calculate speed based on pulses (call every 1 second)
  * @retval None
  */
void Speedometer_CalculateSpeed(void)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
    // Constants
    float wheel_perimeter = PI * WHEEL_DIAMETER;
 800522a:	4b1a      	ldr	r3, [pc, #104]	@ (8005294 <Speedometer_CalculateSpeed+0x70>)
 800522c:	60fb      	str	r3, [r7, #12]

    // Calculations
    float rps = (float)pulse_count / ENCODER_HOLES;  // Rotations per second
 800522e:	4b1a      	ldr	r3, [pc, #104]	@ (8005298 <Speedometer_CalculateSpeed+0x74>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	ee07 3a90 	vmov	s15, r3
 8005236:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800523a:	eef3 6a02 	vmov.f32	s13, #50	@ 0x41900000  18.0
 800523e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005242:	edc7 7a02 	vstr	s15, [r7, #8]
    current_rpm = rps * 60.0f;                       // RPM
 8005246:	edd7 7a02 	vldr	s15, [r7, #8]
 800524a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800529c <Speedometer_CalculateSpeed+0x78>
 800524e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005252:	4b13      	ldr	r3, [pc, #76]	@ (80052a0 <Speedometer_CalculateSpeed+0x7c>)
 8005254:	edc3 7a00 	vstr	s15, [r3]
    float speed_ms = rps * wheel_perimeter;          // Speed in m/s
 8005258:	ed97 7a02 	vldr	s14, [r7, #8]
 800525c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005260:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005264:	edc7 7a01 	vstr	s15, [r7, #4]
    current_speed_kmh = speed_ms * 3.6f;             // Speed in km/h
 8005268:	edd7 7a01 	vldr	s15, [r7, #4]
 800526c:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80052a4 <Speedometer_CalculateSpeed+0x80>
 8005270:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005274:	4b0c      	ldr	r3, [pc, #48]	@ (80052a8 <Speedometer_CalculateSpeed+0x84>)
 8005276:	edc3 7a00 	vstr	s15, [r3]

    // Reset pulse count for next second
    pulse_count = 0;
 800527a:	4b07      	ldr	r3, [pc, #28]	@ (8005298 <Speedometer_CalculateSpeed+0x74>)
 800527c:	2200      	movs	r2, #0
 800527e:	601a      	str	r2, [r3, #0]
    last_calculation_time = HAL_GetTick();
 8005280:	f001 f848 	bl	8006314 <HAL_GetTick>
 8005284:	4603      	mov	r3, r0
 8005286:	4a09      	ldr	r2, [pc, #36]	@ (80052ac <Speedometer_CalculateSpeed+0x88>)
 8005288:	6013      	str	r3, [r2, #0]
}
 800528a:	bf00      	nop
 800528c:	3710      	adds	r7, #16
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
 8005292:	bf00      	nop
 8005294:	3e56bbf0 	.word	0x3e56bbf0
 8005298:	200095a8 	.word	0x200095a8
 800529c:	42700000 	.word	0x42700000
 80052a0:	200095b4 	.word	0x200095b4
 80052a4:	40666666 	.word	0x40666666
 80052a8:	200095b0 	.word	0x200095b0
 80052ac:	200095b8 	.word	0x200095b8

080052b0 <Speedometer_GetSpeed>:
/**
  * @brief  Get current speed in km/h
  * @retval Speed in km/h
  */
float Speedometer_GetSpeed(void)
{
 80052b0:	b480      	push	{r7}
 80052b2:	af00      	add	r7, sp, #0
    return current_speed_kmh;
 80052b4:	4b04      	ldr	r3, [pc, #16]	@ (80052c8 <Speedometer_GetSpeed+0x18>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	ee07 3a90 	vmov	s15, r3
}
 80052bc:	eeb0 0a67 	vmov.f32	s0, s15
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr
 80052c8:	200095b0 	.word	0x200095b0

080052cc <Speedometer_GetRPM>:
/**
  * @brief  Get current RPM
  * @retval RPM
  */
float Speedometer_GetRPM(void)
{
 80052cc:	b480      	push	{r7}
 80052ce:	af00      	add	r7, sp, #0
    return current_rpm;
 80052d0:	4b04      	ldr	r3, [pc, #16]	@ (80052e4 <Speedometer_GetRPM+0x18>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	ee07 3a90 	vmov	s15, r3
}
 80052d8:	eeb0 0a67 	vmov.f32	s0, s15
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr
 80052e4:	200095b4 	.word	0x200095b4

080052e8 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b084      	sub	sp, #16
 80052ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 80052ee:	1d3b      	adds	r3, r7, #4
 80052f0:	2200      	movs	r2, #0
 80052f2:	601a      	str	r2, [r3, #0]
 80052f4:	605a      	str	r2, [r3, #4]
 80052f6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80052f8:	4b31      	ldr	r3, [pc, #196]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 80052fa:	4a32      	ldr	r2, [pc, #200]	@ (80053c4 <MX_SPI1_Init+0xdc>)
 80052fc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80052fe:	4b30      	ldr	r3, [pc, #192]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 8005300:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8005304:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005306:	4b2e      	ldr	r3, [pc, #184]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 8005308:	2200      	movs	r2, #0
 800530a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800530c:	4b2c      	ldr	r3, [pc, #176]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 800530e:	2207      	movs	r2, #7
 8005310:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005312:	4b2b      	ldr	r3, [pc, #172]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 8005314:	2200      	movs	r2, #0
 8005316:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005318:	4b29      	ldr	r3, [pc, #164]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 800531a:	2200      	movs	r2, #0
 800531c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800531e:	4b28      	ldr	r3, [pc, #160]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 8005320:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8005324:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8005326:	4b26      	ldr	r3, [pc, #152]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 8005328:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 800532c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800532e:	4b24      	ldr	r3, [pc, #144]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 8005330:	2200      	movs	r2, #0
 8005332:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005334:	4b22      	ldr	r3, [pc, #136]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 8005336:	2200      	movs	r2, #0
 8005338:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800533a:	4b21      	ldr	r3, [pc, #132]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 800533c:	2200      	movs	r2, #0
 800533e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 8005340:	4b1f      	ldr	r3, [pc, #124]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 8005342:	2207      	movs	r2, #7
 8005344:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005346:	4b1e      	ldr	r3, [pc, #120]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 8005348:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800534c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800534e:	4b1c      	ldr	r3, [pc, #112]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 8005350:	2200      	movs	r2, #0
 8005352:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8005354:	4b1a      	ldr	r3, [pc, #104]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 8005356:	2200      	movs	r2, #0
 8005358:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800535a:	4b19      	ldr	r3, [pc, #100]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 800535c:	2200      	movs	r2, #0
 800535e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8005360:	4b17      	ldr	r3, [pc, #92]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 8005362:	2200      	movs	r2, #0
 8005364:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8005366:	4b16      	ldr	r3, [pc, #88]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 8005368:	2200      	movs	r2, #0
 800536a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800536c:	4b14      	ldr	r3, [pc, #80]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 800536e:	2200      	movs	r2, #0
 8005370:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8005372:	4b13      	ldr	r3, [pc, #76]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 8005374:	2200      	movs	r2, #0
 8005376:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8005378:	4b11      	ldr	r3, [pc, #68]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 800537a:	2200      	movs	r2, #0
 800537c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 800537e:	4b10      	ldr	r3, [pc, #64]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 8005380:	2200      	movs	r2, #0
 8005382:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005384:	480e      	ldr	r0, [pc, #56]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 8005386:	f007 fff9 	bl	800d37c <HAL_SPI_Init>
 800538a:	4603      	mov	r3, r0
 800538c:	2b00      	cmp	r3, #0
 800538e:	d001      	beq.n	8005394 <MX_SPI1_Init+0xac>
  {
    Error_Handler();
 8005390:	f7fe ff12 	bl	80041b8 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8005394:	2300      	movs	r3, #0
 8005396:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8005398:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800539c:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 800539e:	2300      	movs	r3, #0
 80053a0:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 80053a2:	1d3b      	adds	r3, r7, #4
 80053a4:	4619      	mov	r1, r3
 80053a6:	4806      	ldr	r0, [pc, #24]	@ (80053c0 <MX_SPI1_Init+0xd8>)
 80053a8:	f008 fedd 	bl	800e166 <HAL_SPIEx_SetConfigAutonomousMode>
 80053ac:	4603      	mov	r3, r0
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d001      	beq.n	80053b6 <MX_SPI1_Init+0xce>
  {
    Error_Handler();
 80053b2:	f7fe ff01 	bl	80041b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80053b6:	bf00      	nop
 80053b8:	3710      	adds	r7, #16
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	bf00      	nop
 80053c0:	200095bc 	.word	0x200095bc
 80053c4:	40013000 	.word	0x40013000

080053c8 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 80053ce:	1d3b      	adds	r3, r7, #4
 80053d0:	2200      	movs	r2, #0
 80053d2:	601a      	str	r2, [r3, #0]
 80053d4:	605a      	str	r2, [r3, #4]
 80053d6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80053d8:	4b30      	ldr	r3, [pc, #192]	@ (800549c <MX_SPI2_Init+0xd4>)
 80053da:	4a31      	ldr	r2, [pc, #196]	@ (80054a0 <MX_SPI2_Init+0xd8>)
 80053dc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80053de:	4b2f      	ldr	r3, [pc, #188]	@ (800549c <MX_SPI2_Init+0xd4>)
 80053e0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80053e4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80053e6:	4b2d      	ldr	r3, [pc, #180]	@ (800549c <MX_SPI2_Init+0xd4>)
 80053e8:	2200      	movs	r2, #0
 80053ea:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80053ec:	4b2b      	ldr	r3, [pc, #172]	@ (800549c <MX_SPI2_Init+0xd4>)
 80053ee:	2203      	movs	r2, #3
 80053f0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80053f2:	4b2a      	ldr	r3, [pc, #168]	@ (800549c <MX_SPI2_Init+0xd4>)
 80053f4:	2200      	movs	r2, #0
 80053f6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80053f8:	4b28      	ldr	r3, [pc, #160]	@ (800549c <MX_SPI2_Init+0xd4>)
 80053fa:	2200      	movs	r2, #0
 80053fc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80053fe:	4b27      	ldr	r3, [pc, #156]	@ (800549c <MX_SPI2_Init+0xd4>)
 8005400:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8005404:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005406:	4b25      	ldr	r3, [pc, #148]	@ (800549c <MX_SPI2_Init+0xd4>)
 8005408:	2200      	movs	r2, #0
 800540a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800540c:	4b23      	ldr	r3, [pc, #140]	@ (800549c <MX_SPI2_Init+0xd4>)
 800540e:	2200      	movs	r2, #0
 8005410:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8005412:	4b22      	ldr	r3, [pc, #136]	@ (800549c <MX_SPI2_Init+0xd4>)
 8005414:	2200      	movs	r2, #0
 8005416:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005418:	4b20      	ldr	r3, [pc, #128]	@ (800549c <MX_SPI2_Init+0xd4>)
 800541a:	2200      	movs	r2, #0
 800541c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 800541e:	4b1f      	ldr	r3, [pc, #124]	@ (800549c <MX_SPI2_Init+0xd4>)
 8005420:	2207      	movs	r2, #7
 8005422:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005424:	4b1d      	ldr	r3, [pc, #116]	@ (800549c <MX_SPI2_Init+0xd4>)
 8005426:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800542a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800542c:	4b1b      	ldr	r3, [pc, #108]	@ (800549c <MX_SPI2_Init+0xd4>)
 800542e:	2200      	movs	r2, #0
 8005430:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8005432:	4b1a      	ldr	r3, [pc, #104]	@ (800549c <MX_SPI2_Init+0xd4>)
 8005434:	2200      	movs	r2, #0
 8005436:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8005438:	4b18      	ldr	r3, [pc, #96]	@ (800549c <MX_SPI2_Init+0xd4>)
 800543a:	2200      	movs	r2, #0
 800543c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800543e:	4b17      	ldr	r3, [pc, #92]	@ (800549c <MX_SPI2_Init+0xd4>)
 8005440:	2200      	movs	r2, #0
 8005442:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8005444:	4b15      	ldr	r3, [pc, #84]	@ (800549c <MX_SPI2_Init+0xd4>)
 8005446:	2200      	movs	r2, #0
 8005448:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800544a:	4b14      	ldr	r3, [pc, #80]	@ (800549c <MX_SPI2_Init+0xd4>)
 800544c:	2200      	movs	r2, #0
 800544e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8005450:	4b12      	ldr	r3, [pc, #72]	@ (800549c <MX_SPI2_Init+0xd4>)
 8005452:	2200      	movs	r2, #0
 8005454:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8005456:	4b11      	ldr	r3, [pc, #68]	@ (800549c <MX_SPI2_Init+0xd4>)
 8005458:	2200      	movs	r2, #0
 800545a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 800545c:	4b0f      	ldr	r3, [pc, #60]	@ (800549c <MX_SPI2_Init+0xd4>)
 800545e:	2200      	movs	r2, #0
 8005460:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005462:	480e      	ldr	r0, [pc, #56]	@ (800549c <MX_SPI2_Init+0xd4>)
 8005464:	f007 ff8a 	bl	800d37c <HAL_SPI_Init>
 8005468:	4603      	mov	r3, r0
 800546a:	2b00      	cmp	r3, #0
 800546c:	d001      	beq.n	8005472 <MX_SPI2_Init+0xaa>
  {
    Error_Handler();
 800546e:	f7fe fea3 	bl	80041b8 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8005472:	2300      	movs	r3, #0
 8005474:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8005476:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800547a:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 800547c:	2300      	movs	r3, #0
 800547e:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8005480:	1d3b      	adds	r3, r7, #4
 8005482:	4619      	mov	r1, r3
 8005484:	4805      	ldr	r0, [pc, #20]	@ (800549c <MX_SPI2_Init+0xd4>)
 8005486:	f008 fe6e 	bl	800e166 <HAL_SPIEx_SetConfigAutonomousMode>
 800548a:	4603      	mov	r3, r0
 800548c:	2b00      	cmp	r3, #0
 800548e:	d001      	beq.n	8005494 <MX_SPI2_Init+0xcc>
  {
    Error_Handler();
 8005490:	f7fe fe92 	bl	80041b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8005494:	bf00      	nop
 8005496:	3710      	adds	r7, #16
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	2000964c 	.word	0x2000964c
 80054a0:	40003800 	.word	0x40003800

080054a4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b0c0      	sub	sp, #256	@ 0x100
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054ac:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80054b0:	2200      	movs	r2, #0
 80054b2:	601a      	str	r2, [r3, #0]
 80054b4:	605a      	str	r2, [r3, #4]
 80054b6:	609a      	str	r2, [r3, #8]
 80054b8:	60da      	str	r2, [r3, #12]
 80054ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80054bc:	f107 0320 	add.w	r3, r7, #32
 80054c0:	22c8      	movs	r2, #200	@ 0xc8
 80054c2:	2100      	movs	r1, #0
 80054c4:	4618      	mov	r0, r3
 80054c6:	f010 fd61 	bl	8015f8c <memset>
  if(spiHandle->Instance==SPI1)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a61      	ldr	r2, [pc, #388]	@ (8005654 <HAL_SPI_MspInit+0x1b0>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d148      	bne.n	8005566 <HAL_SPI_MspInit+0xc2>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80054d4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80054d8:	f04f 0300 	mov.w	r3, #0
 80054dc:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 80054e0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80054e4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80054e8:	f107 0320 	add.w	r3, r7, #32
 80054ec:	4618      	mov	r0, r3
 80054ee:	f005 fa65 	bl	800a9bc <HAL_RCCEx_PeriphCLKConfig>
 80054f2:	4603      	mov	r3, r0
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d001      	beq.n	80054fc <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 80054f8:	f7fe fe5e 	bl	80041b8 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80054fc:	4b56      	ldr	r3, [pc, #344]	@ (8005658 <HAL_SPI_MspInit+0x1b4>)
 80054fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005502:	4a55      	ldr	r2, [pc, #340]	@ (8005658 <HAL_SPI_MspInit+0x1b4>)
 8005504:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005508:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800550c:	4b52      	ldr	r3, [pc, #328]	@ (8005658 <HAL_SPI_MspInit+0x1b4>)
 800550e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005512:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005516:	61fb      	str	r3, [r7, #28]
 8005518:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800551a:	4b4f      	ldr	r3, [pc, #316]	@ (8005658 <HAL_SPI_MspInit+0x1b4>)
 800551c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005520:	4a4d      	ldr	r2, [pc, #308]	@ (8005658 <HAL_SPI_MspInit+0x1b4>)
 8005522:	f043 0310 	orr.w	r3, r3, #16
 8005526:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800552a:	4b4b      	ldr	r3, [pc, #300]	@ (8005658 <HAL_SPI_MspInit+0x1b4>)
 800552c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005530:	f003 0310 	and.w	r3, r3, #16
 8005534:	61bb      	str	r3, [r7, #24]
 8005536:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PE14     ------> SPI1_MISO
    PE13     ------> SPI1_SCK
    PE15     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_15;
 8005538:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800553c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005540:	2302      	movs	r3, #2
 8005542:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005546:	2300      	movs	r3, #0
 8005548:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800554c:	2300      	movs	r3, #0
 800554e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005552:	2305      	movs	r3, #5
 8005554:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005558:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800555c:	4619      	mov	r1, r3
 800555e:	483f      	ldr	r0, [pc, #252]	@ (800565c <HAL_SPI_MspInit+0x1b8>)
 8005560:	f001 f8bc 	bl	80066dc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8005564:	e070      	b.n	8005648 <HAL_SPI_MspInit+0x1a4>
  else if(spiHandle->Instance==SPI2)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a3d      	ldr	r2, [pc, #244]	@ (8005660 <HAL_SPI_MspInit+0x1bc>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d16b      	bne.n	8005648 <HAL_SPI_MspInit+0x1a4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8005570:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005574:	f04f 0300 	mov.w	r3, #0
 8005578:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_SYSCLK;
 800557c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005580:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005584:	f107 0320 	add.w	r3, r7, #32
 8005588:	4618      	mov	r0, r3
 800558a:	f005 fa17 	bl	800a9bc <HAL_RCCEx_PeriphCLKConfig>
 800558e:	4603      	mov	r3, r0
 8005590:	2b00      	cmp	r3, #0
 8005592:	d001      	beq.n	8005598 <HAL_SPI_MspInit+0xf4>
      Error_Handler();
 8005594:	f7fe fe10 	bl	80041b8 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005598:	4b2f      	ldr	r3, [pc, #188]	@ (8005658 <HAL_SPI_MspInit+0x1b4>)
 800559a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800559e:	4a2e      	ldr	r2, [pc, #184]	@ (8005658 <HAL_SPI_MspInit+0x1b4>)
 80055a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80055a4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80055a8:	4b2b      	ldr	r3, [pc, #172]	@ (8005658 <HAL_SPI_MspInit+0x1b4>)
 80055aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80055b2:	617b      	str	r3, [r7, #20]
 80055b4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80055b6:	4b28      	ldr	r3, [pc, #160]	@ (8005658 <HAL_SPI_MspInit+0x1b4>)
 80055b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055bc:	4a26      	ldr	r2, [pc, #152]	@ (8005658 <HAL_SPI_MspInit+0x1b4>)
 80055be:	f043 0308 	orr.w	r3, r3, #8
 80055c2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80055c6:	4b24      	ldr	r3, [pc, #144]	@ (8005658 <HAL_SPI_MspInit+0x1b4>)
 80055c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055cc:	f003 0308 	and.w	r3, r3, #8
 80055d0:	613b      	str	r3, [r7, #16]
 80055d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055d4:	4b20      	ldr	r3, [pc, #128]	@ (8005658 <HAL_SPI_MspInit+0x1b4>)
 80055d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055da:	4a1f      	ldr	r2, [pc, #124]	@ (8005658 <HAL_SPI_MspInit+0x1b4>)
 80055dc:	f043 0302 	orr.w	r3, r3, #2
 80055e0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80055e4:	4b1c      	ldr	r3, [pc, #112]	@ (8005658 <HAL_SPI_MspInit+0x1b4>)
 80055e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055ea:	f003 0302 	and.w	r3, r3, #2
 80055ee:	60fb      	str	r3, [r7, #12]
 80055f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = WRLS_SPI2_MOSI_Pin|WRLS_SPI2_MISO_Pin|WRLS_SPI2_SCK_Pin;
 80055f2:	231a      	movs	r3, #26
 80055f4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055f8:	2302      	movs	r3, #2
 80055fa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055fe:	2300      	movs	r3, #0
 8005600:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005604:	2300      	movs	r3, #0
 8005606:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800560a:	2305      	movs	r3, #5
 800560c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005610:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8005614:	4619      	mov	r1, r3
 8005616:	4813      	ldr	r0, [pc, #76]	@ (8005664 <HAL_SPI_MspInit+0x1c0>)
 8005618:	f001 f860 	bl	80066dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = WRLS_SPI2_NSS_Pin;
 800561c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005620:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005624:	2302      	movs	r3, #2
 8005626:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800562a:	2300      	movs	r3, #0
 800562c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005630:	2300      	movs	r3, #0
 8005632:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005636:	2305      	movs	r3, #5
 8005638:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(WRLS_SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 800563c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8005640:	4619      	mov	r1, r3
 8005642:	4809      	ldr	r0, [pc, #36]	@ (8005668 <HAL_SPI_MspInit+0x1c4>)
 8005644:	f001 f84a 	bl	80066dc <HAL_GPIO_Init>
}
 8005648:	bf00      	nop
 800564a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	40013000 	.word	0x40013000
 8005658:	46020c00 	.word	0x46020c00
 800565c:	42021000 	.word	0x42021000
 8005660:	40003800 	.word	0x40003800
 8005664:	42020c00 	.word	0x42020c00
 8005668:	42020400 	.word	0x42020400

0800566c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b082      	sub	sp, #8
 8005670:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8005672:	4b0b      	ldr	r3, [pc, #44]	@ (80056a0 <HAL_MspInit+0x34>)
 8005674:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005678:	4a09      	ldr	r2, [pc, #36]	@ (80056a0 <HAL_MspInit+0x34>)
 800567a:	f043 0304 	orr.w	r3, r3, #4
 800567e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005682:	4b07      	ldr	r3, [pc, #28]	@ (80056a0 <HAL_MspInit+0x34>)
 8005684:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005688:	f003 0304 	and.w	r3, r3, #4
 800568c:	607b      	str	r3, [r7, #4]
 800568e:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddUSB();
 8005690:	f003 fe90 	bl	80093b4 <HAL_PWREx_EnableVddUSB>
  HAL_PWREx_EnableVddIO2();
 8005694:	f003 fe9e 	bl	80093d4 <HAL_PWREx_EnableVddIO2>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005698:	bf00      	nop
 800569a:	3708      	adds	r7, #8
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	46020c00 	.word	0x46020c00

080056a4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b08e      	sub	sp, #56	@ 0x38
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80056ac:	2300      	movs	r3, #0
 80056ae:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t              uwPrescalerValue = 0;
 80056b0:	2300      	movs	r3, #0
 80056b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80056b4:	4b2e      	ldr	r3, [pc, #184]	@ (8005770 <HAL_InitTick+0xcc>)
 80056b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056ba:	4a2d      	ldr	r2, [pc, #180]	@ (8005770 <HAL_InitTick+0xcc>)
 80056bc:	f043 0310 	orr.w	r3, r3, #16
 80056c0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80056c4:	4b2a      	ldr	r3, [pc, #168]	@ (8005770 <HAL_InitTick+0xcc>)
 80056c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056ca:	f003 0310 	and.w	r3, r3, #16
 80056ce:	60fb      	str	r3, [r7, #12]
 80056d0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80056d2:	f107 0210 	add.w	r2, r7, #16
 80056d6:	f107 0314 	add.w	r3, r7, #20
 80056da:	4611      	mov	r1, r2
 80056dc:	4618      	mov	r0, r3
 80056de:	f005 f8af 	bl	800a840 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80056e2:	f005 f871 	bl	800a7c8 <HAL_RCC_GetPCLK1Freq>
 80056e6:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80056e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ea:	4a22      	ldr	r2, [pc, #136]	@ (8005774 <HAL_InitTick+0xd0>)
 80056ec:	fba2 2303 	umull	r2, r3, r2, r3
 80056f0:	0c9b      	lsrs	r3, r3, #18
 80056f2:	3b01      	subs	r3, #1
 80056f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80056f6:	4b20      	ldr	r3, [pc, #128]	@ (8005778 <HAL_InitTick+0xd4>)
 80056f8:	4a20      	ldr	r2, [pc, #128]	@ (800577c <HAL_InitTick+0xd8>)
 80056fa:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80056fc:	4b1e      	ldr	r3, [pc, #120]	@ (8005778 <HAL_InitTick+0xd4>)
 80056fe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005702:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8005704:	4a1c      	ldr	r2, [pc, #112]	@ (8005778 <HAL_InitTick+0xd4>)
 8005706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005708:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800570a:	4b1b      	ldr	r3, [pc, #108]	@ (8005778 <HAL_InitTick+0xd4>)
 800570c:	2200      	movs	r2, #0
 800570e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005710:	4b19      	ldr	r3, [pc, #100]	@ (8005778 <HAL_InitTick+0xd4>)
 8005712:	2200      	movs	r2, #0
 8005714:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8005716:	4818      	ldr	r0, [pc, #96]	@ (8005778 <HAL_InitTick+0xd4>)
 8005718:	f008 fd66 	bl	800e1e8 <HAL_TIM_Base_Init>
 800571c:	4603      	mov	r3, r0
 800571e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 8005722:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005726:	2b00      	cmp	r3, #0
 8005728:	d118      	bne.n	800575c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800572a:	4813      	ldr	r0, [pc, #76]	@ (8005778 <HAL_InitTick+0xd4>)
 800572c:	f008 fdb4 	bl	800e298 <HAL_TIM_Base_Start_IT>
 8005730:	4603      	mov	r3, r0
 8005732:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 8005736:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800573a:	2b00      	cmp	r3, #0
 800573c:	d10e      	bne.n	800575c <HAL_InitTick+0xb8>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2b0f      	cmp	r3, #15
 8005742:	d808      	bhi.n	8005756 <HAL_InitTick+0xb2>
      {
        /* Enable the TIM6 global Interrupt */
        HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority, 0U);
 8005744:	2200      	movs	r2, #0
 8005746:	6879      	ldr	r1, [r7, #4]
 8005748:	2031      	movs	r0, #49	@ 0x31
 800574a:	f000 fecb 	bl	80064e4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800574e:	4a0c      	ldr	r2, [pc, #48]	@ (8005780 <HAL_InitTick+0xdc>)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6013      	str	r3, [r2, #0]
 8005754:	e002      	b.n	800575c <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
  }

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800575c:	2031      	movs	r0, #49	@ 0x31
 800575e:	f000 fedb 	bl	8006518 <HAL_NVIC_EnableIRQ>

 /* Return function status */
  return status;
 8005762:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8005766:	4618      	mov	r0, r3
 8005768:	3738      	adds	r7, #56	@ 0x38
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	46020c00 	.word	0x46020c00
 8005774:	431bde83 	.word	0x431bde83
 8005778:	200096dc 	.word	0x200096dc
 800577c:	40001000 	.word	0x40001000
 8005780:	2000000c 	.word	0x2000000c

08005784 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005784:	b480      	push	{r7}
 8005786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005788:	bf00      	nop
 800578a:	e7fd      	b.n	8005788 <NMI_Handler+0x4>

0800578c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800578c:	b480      	push	{r7}
 800578e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005790:	bf00      	nop
 8005792:	e7fd      	b.n	8005790 <HardFault_Handler+0x4>

08005794 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005794:	b480      	push	{r7}
 8005796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005798:	bf00      	nop
 800579a:	e7fd      	b.n	8005798 <MemManage_Handler+0x4>

0800579c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800579c:	b480      	push	{r7}
 800579e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80057a0:	bf00      	nop
 80057a2:	e7fd      	b.n	80057a0 <BusFault_Handler+0x4>

080057a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80057a4:	b480      	push	{r7}
 80057a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80057a8:	bf00      	nop
 80057aa:	e7fd      	b.n	80057a8 <UsageFault_Handler+0x4>

080057ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80057ac:	b480      	push	{r7}
 80057ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80057b0:	bf00      	nop
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr

080057ba <EXTI7_IRQHandler>:

/**
  * @brief This function handles EXTI Line7 interrupt.
  */
void EXTI7_IRQHandler(void)
{
 80057ba:	b580      	push	{r7, lr}
 80057bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI7_IRQn 0 */

  /* USER CODE END EXTI7_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MCP_INT_Pin);
 80057be:	2080      	movs	r0, #128	@ 0x80
 80057c0:	f001 f9b6 	bl	8006b30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI7_IRQn 1 */

  /* USER CODE END EXTI7_IRQn 1 */
}
 80057c4:	bf00      	nop
 80057c6:	bd80      	pop	{r7, pc}

080057c8 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80057cc:	4802      	ldr	r0, [pc, #8]	@ (80057d8 <TIM6_IRQHandler+0x10>)
 80057ce:	f008 ffb7 	bl	800e740 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80057d2:	bf00      	nop
 80057d4:	bd80      	pop	{r7, pc}
 80057d6:	bf00      	nop
 80057d8:	200096dc 	.word	0x200096dc

080057dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80057dc:	b480      	push	{r7}
 80057de:	af00      	add	r7, sp, #0
  return 1;
 80057e0:	2301      	movs	r3, #1
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr

080057ec <_kill>:

int _kill(int pid, int sig)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b082      	sub	sp, #8
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
 80057f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80057f6:	f010 fc1b 	bl	8016030 <__errno>
 80057fa:	4603      	mov	r3, r0
 80057fc:	2216      	movs	r2, #22
 80057fe:	601a      	str	r2, [r3, #0]
  return -1;
 8005800:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8005804:	4618      	mov	r0, r3
 8005806:	3708      	adds	r7, #8
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <_exit>:

void _exit (int status)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b082      	sub	sp, #8
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005814:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f7ff ffe7 	bl	80057ec <_kill>
  while (1) {}    /* Make sure we hang here */
 800581e:	bf00      	nop
 8005820:	e7fd      	b.n	800581e <_exit+0x12>

08005822 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005822:	b580      	push	{r7, lr}
 8005824:	b086      	sub	sp, #24
 8005826:	af00      	add	r7, sp, #0
 8005828:	60f8      	str	r0, [r7, #12]
 800582a:	60b9      	str	r1, [r7, #8]
 800582c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800582e:	2300      	movs	r3, #0
 8005830:	617b      	str	r3, [r7, #20]
 8005832:	e00a      	b.n	800584a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005834:	f7ff fbc8 	bl	8004fc8 <__io_getchar>
 8005838:	4601      	mov	r1, r0
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	1c5a      	adds	r2, r3, #1
 800583e:	60ba      	str	r2, [r7, #8]
 8005840:	b2ca      	uxtb	r2, r1
 8005842:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	3301      	adds	r3, #1
 8005848:	617b      	str	r3, [r7, #20]
 800584a:	697a      	ldr	r2, [r7, #20]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	429a      	cmp	r2, r3
 8005850:	dbf0      	blt.n	8005834 <_read+0x12>
  }

  return len;
 8005852:	687b      	ldr	r3, [r7, #4]
}
 8005854:	4618      	mov	r0, r3
 8005856:	3718      	adds	r7, #24
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}

0800585c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b086      	sub	sp, #24
 8005860:	af00      	add	r7, sp, #0
 8005862:	60f8      	str	r0, [r7, #12]
 8005864:	60b9      	str	r1, [r7, #8]
 8005866:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005868:	2300      	movs	r3, #0
 800586a:	617b      	str	r3, [r7, #20]
 800586c:	e009      	b.n	8005882 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	1c5a      	adds	r2, r3, #1
 8005872:	60ba      	str	r2, [r7, #8]
 8005874:	781b      	ldrb	r3, [r3, #0]
 8005876:	4618      	mov	r0, r3
 8005878:	f7ff fb94 	bl	8004fa4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	3301      	adds	r3, #1
 8005880:	617b      	str	r3, [r7, #20]
 8005882:	697a      	ldr	r2, [r7, #20]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	429a      	cmp	r2, r3
 8005888:	dbf1      	blt.n	800586e <_write+0x12>
  }
  return len;
 800588a:	687b      	ldr	r3, [r7, #4]
}
 800588c:	4618      	mov	r0, r3
 800588e:	3718      	adds	r7, #24
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}

08005894 <_close>:

int _close(int file)
{
 8005894:	b480      	push	{r7}
 8005896:	b083      	sub	sp, #12
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800589c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	370c      	adds	r7, #12
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr

080058ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80058bc:	605a      	str	r2, [r3, #4]
  return 0;
 80058be:	2300      	movs	r3, #0
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <_isatty>:

int _isatty(int file)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80058d4:	2301      	movs	r3, #1
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	370c      	adds	r7, #12
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr

080058e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80058e2:	b480      	push	{r7}
 80058e4:	b085      	sub	sp, #20
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	60f8      	str	r0, [r7, #12]
 80058ea:	60b9      	str	r1, [r7, #8]
 80058ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80058ee:	2300      	movs	r3, #0
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	3714      	adds	r7, #20
 80058f4:	46bd      	mov	sp, r7
 80058f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fa:	4770      	bx	lr

080058fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b086      	sub	sp, #24
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005904:	4a14      	ldr	r2, [pc, #80]	@ (8005958 <_sbrk+0x5c>)
 8005906:	4b15      	ldr	r3, [pc, #84]	@ (800595c <_sbrk+0x60>)
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005910:	4b13      	ldr	r3, [pc, #76]	@ (8005960 <_sbrk+0x64>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d102      	bne.n	800591e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005918:	4b11      	ldr	r3, [pc, #68]	@ (8005960 <_sbrk+0x64>)
 800591a:	4a12      	ldr	r2, [pc, #72]	@ (8005964 <_sbrk+0x68>)
 800591c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800591e:	4b10      	ldr	r3, [pc, #64]	@ (8005960 <_sbrk+0x64>)
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4413      	add	r3, r2
 8005926:	693a      	ldr	r2, [r7, #16]
 8005928:	429a      	cmp	r2, r3
 800592a:	d207      	bcs.n	800593c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800592c:	f010 fb80 	bl	8016030 <__errno>
 8005930:	4603      	mov	r3, r0
 8005932:	220c      	movs	r2, #12
 8005934:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005936:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800593a:	e009      	b.n	8005950 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800593c:	4b08      	ldr	r3, [pc, #32]	@ (8005960 <_sbrk+0x64>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005942:	4b07      	ldr	r3, [pc, #28]	@ (8005960 <_sbrk+0x64>)
 8005944:	681a      	ldr	r2, [r3, #0]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4413      	add	r3, r2
 800594a:	4a05      	ldr	r2, [pc, #20]	@ (8005960 <_sbrk+0x64>)
 800594c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800594e:	68fb      	ldr	r3, [r7, #12]
}
 8005950:	4618      	mov	r0, r3
 8005952:	3718      	adds	r7, #24
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}
 8005958:	200c0000 	.word	0x200c0000
 800595c:	00000400 	.word	0x00000400
 8005960:	20009728 	.word	0x20009728
 8005964:	2000ab30 	.word	0x2000ab30

08005968 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005968:	b480      	push	{r7}
 800596a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800596c:	4b18      	ldr	r3, [pc, #96]	@ (80059d0 <SystemInit+0x68>)
 800596e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005972:	4a17      	ldr	r2, [pc, #92]	@ (80059d0 <SystemInit+0x68>)
 8005974:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005978:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 800597c:	4b15      	ldr	r3, [pc, #84]	@ (80059d4 <SystemInit+0x6c>)
 800597e:	2201      	movs	r2, #1
 8005980:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8005982:	4b14      	ldr	r3, [pc, #80]	@ (80059d4 <SystemInit+0x6c>)
 8005984:	2200      	movs	r2, #0
 8005986:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8005988:	4b12      	ldr	r3, [pc, #72]	@ (80059d4 <SystemInit+0x6c>)
 800598a:	2200      	movs	r2, #0
 800598c:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 800598e:	4b11      	ldr	r3, [pc, #68]	@ (80059d4 <SystemInit+0x6c>)
 8005990:	2200      	movs	r2, #0
 8005992:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8005994:	4b0f      	ldr	r3, [pc, #60]	@ (80059d4 <SystemInit+0x6c>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a0e      	ldr	r2, [pc, #56]	@ (80059d4 <SystemInit+0x6c>)
 800599a:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 800599e:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80059a2:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80059a4:	4b0b      	ldr	r3, [pc, #44]	@ (80059d4 <SystemInit+0x6c>)
 80059a6:	2200      	movs	r2, #0
 80059a8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80059aa:	4b0a      	ldr	r3, [pc, #40]	@ (80059d4 <SystemInit+0x6c>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a09      	ldr	r2, [pc, #36]	@ (80059d4 <SystemInit+0x6c>)
 80059b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80059b4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80059b6:	4b07      	ldr	r3, [pc, #28]	@ (80059d4 <SystemInit+0x6c>)
 80059b8:	2200      	movs	r2, #0
 80059ba:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80059bc:	4b04      	ldr	r3, [pc, #16]	@ (80059d0 <SystemInit+0x68>)
 80059be:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80059c2:	609a      	str	r2, [r3, #8]
  #endif
}
 80059c4:	bf00      	nop
 80059c6:	46bd      	mov	sp, r7
 80059c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059cc:	4770      	bx	lr
 80059ce:	bf00      	nop
 80059d0:	e000ed00 	.word	0xe000ed00
 80059d4:	46020c00 	.word	0x46020c00

080059d8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b09c      	sub	sp, #112	@ 0x70
 80059dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80059de:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80059e2:	2200      	movs	r2, #0
 80059e4:	601a      	str	r2, [r3, #0]
 80059e6:	605a      	str	r2, [r3, #4]
 80059e8:	609a      	str	r2, [r3, #8]
 80059ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80059ec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80059f0:	2200      	movs	r2, #0
 80059f2:	601a      	str	r2, [r3, #0]
 80059f4:	605a      	str	r2, [r3, #4]
 80059f6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80059f8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80059fc:	2200      	movs	r2, #0
 80059fe:	601a      	str	r2, [r3, #0]
 8005a00:	605a      	str	r2, [r3, #4]
 8005a02:	609a      	str	r2, [r3, #8]
 8005a04:	60da      	str	r2, [r3, #12]
 8005a06:	611a      	str	r2, [r3, #16]
 8005a08:	615a      	str	r2, [r3, #20]
 8005a0a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005a0c:	1d3b      	adds	r3, r7, #4
 8005a0e:	2234      	movs	r2, #52	@ 0x34
 8005a10:	2100      	movs	r1, #0
 8005a12:	4618      	mov	r0, r3
 8005a14:	f010 faba 	bl	8015f8c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005a18:	4b46      	ldr	r3, [pc, #280]	@ (8005b34 <MX_TIM1_Init+0x15c>)
 8005a1a:	4a47      	ldr	r2, [pc, #284]	@ (8005b38 <MX_TIM1_Init+0x160>)
 8005a1c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 159;
 8005a1e:	4b45      	ldr	r3, [pc, #276]	@ (8005b34 <MX_TIM1_Init+0x15c>)
 8005a20:	229f      	movs	r2, #159	@ 0x9f
 8005a22:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a24:	4b43      	ldr	r3, [pc, #268]	@ (8005b34 <MX_TIM1_Init+0x15c>)
 8005a26:	2200      	movs	r2, #0
 8005a28:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 8005a2a:	4b42      	ldr	r3, [pc, #264]	@ (8005b34 <MX_TIM1_Init+0x15c>)
 8005a2c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8005a30:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a32:	4b40      	ldr	r3, [pc, #256]	@ (8005b34 <MX_TIM1_Init+0x15c>)
 8005a34:	2200      	movs	r2, #0
 8005a36:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005a38:	4b3e      	ldr	r3, [pc, #248]	@ (8005b34 <MX_TIM1_Init+0x15c>)
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005a3e:	4b3d      	ldr	r3, [pc, #244]	@ (8005b34 <MX_TIM1_Init+0x15c>)
 8005a40:	2280      	movs	r2, #128	@ 0x80
 8005a42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8005a44:	483b      	ldr	r0, [pc, #236]	@ (8005b34 <MX_TIM1_Init+0x15c>)
 8005a46:	f008 fbcf 	bl	800e1e8 <HAL_TIM_Base_Init>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d001      	beq.n	8005a54 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8005a50:	f7fe fbb2 	bl	80041b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005a54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005a58:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8005a5a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8005a5e:	4619      	mov	r1, r3
 8005a60:	4834      	ldr	r0, [pc, #208]	@ (8005b34 <MX_TIM1_Init+0x15c>)
 8005a62:	f009 f8d1 	bl	800ec08 <HAL_TIM_ConfigClockSource>
 8005a66:	4603      	mov	r3, r0
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d001      	beq.n	8005a70 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8005a6c:	f7fe fba4 	bl	80041b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005a70:	4830      	ldr	r0, [pc, #192]	@ (8005b34 <MX_TIM1_Init+0x15c>)
 8005a72:	f008 fcb1 	bl	800e3d8 <HAL_TIM_PWM_Init>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d001      	beq.n	8005a80 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8005a7c:	f7fe fb9c 	bl	80041b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005a80:	2300      	movs	r3, #0
 8005a82:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005a84:	2300      	movs	r3, #0
 8005a86:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005a8c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005a90:	4619      	mov	r1, r3
 8005a92:	4828      	ldr	r0, [pc, #160]	@ (8005b34 <MX_TIM1_Init+0x15c>)
 8005a94:	f009 ffe2 	bl	800fa5c <HAL_TIMEx_MasterConfigSynchronization>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d001      	beq.n	8005aa2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8005a9e:	f7fe fb8b 	bl	80041b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005aa2:	2360      	movs	r3, #96	@ 0x60
 8005aa4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 1500;
 8005aa6:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8005aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005aac:	2300      	movs	r3, #0
 8005aae:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005abc:	2300      	movs	r3, #0
 8005abe:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005ac0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	4619      	mov	r1, r3
 8005ac8:	481a      	ldr	r0, [pc, #104]	@ (8005b34 <MX_TIM1_Init+0x15c>)
 8005aca:	f008 ff89 	bl	800e9e0 <HAL_TIM_PWM_ConfigChannel>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d001      	beq.n	8005ad8 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8005ad4:	f7fe fb70 	bl	80041b8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005adc:	2300      	movs	r3, #0
 8005ade:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005ae8:	2300      	movs	r3, #0
 8005aea:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005aec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005af0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005af2:	2300      	movs	r3, #0
 8005af4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005af6:	2300      	movs	r3, #0
 8005af8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005afa:	2300      	movs	r3, #0
 8005afc:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005afe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005b02:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005b04:	2300      	movs	r3, #0
 8005b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005b10:	1d3b      	adds	r3, r7, #4
 8005b12:	4619      	mov	r1, r3
 8005b14:	4807      	ldr	r0, [pc, #28]	@ (8005b34 <MX_TIM1_Init+0x15c>)
 8005b16:	f00a f863 	bl	800fbe0 <HAL_TIMEx_ConfigBreakDeadTime>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d001      	beq.n	8005b24 <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 8005b20:	f7fe fb4a 	bl	80041b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005b24:	4803      	ldr	r0, [pc, #12]	@ (8005b34 <MX_TIM1_Init+0x15c>)
 8005b26:	f000 f82b 	bl	8005b80 <HAL_TIM_MspPostInit>

}
 8005b2a:	bf00      	nop
 8005b2c:	3770      	adds	r7, #112	@ 0x70
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
 8005b32:	bf00      	nop
 8005b34:	2000972c 	.word	0x2000972c
 8005b38:	40012c00 	.word	0x40012c00

08005b3c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a0b      	ldr	r2, [pc, #44]	@ (8005b78 <HAL_TIM_Base_MspInit+0x3c>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d10e      	bne.n	8005b6c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8005b7c <HAL_TIM_Base_MspInit+0x40>)
 8005b50:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005b54:	4a09      	ldr	r2, [pc, #36]	@ (8005b7c <HAL_TIM_Base_MspInit+0x40>)
 8005b56:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005b5a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8005b5e:	4b07      	ldr	r3, [pc, #28]	@ (8005b7c <HAL_TIM_Base_MspInit+0x40>)
 8005b60:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005b64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b68:	60fb      	str	r3, [r7, #12]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8005b6c:	bf00      	nop
 8005b6e:	3714      	adds	r7, #20
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr
 8005b78:	40012c00 	.word	0x40012c00
 8005b7c:	46020c00 	.word	0x46020c00

08005b80 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b088      	sub	sp, #32
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b88:	f107 030c 	add.w	r3, r7, #12
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	601a      	str	r2, [r3, #0]
 8005b90:	605a      	str	r2, [r3, #4]
 8005b92:	609a      	str	r2, [r3, #8]
 8005b94:	60da      	str	r2, [r3, #12]
 8005b96:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a13      	ldr	r2, [pc, #76]	@ (8005bec <HAL_TIM_MspPostInit+0x6c>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d11f      	bne.n	8005be2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ba2:	4b13      	ldr	r3, [pc, #76]	@ (8005bf0 <HAL_TIM_MspPostInit+0x70>)
 8005ba4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ba8:	4a11      	ldr	r2, [pc, #68]	@ (8005bf0 <HAL_TIM_MspPostInit+0x70>)
 8005baa:	f043 0301 	orr.w	r3, r3, #1
 8005bae:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005bb2:	4b0f      	ldr	r3, [pc, #60]	@ (8005bf0 <HAL_TIM_MspPostInit+0x70>)
 8005bb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005bb8:	f003 0301 	and.w	r3, r3, #1
 8005bbc:	60bb      	str	r3, [r7, #8]
 8005bbe:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = SERVO_PWM_Pin;
 8005bc0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005bc4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bc6:	2302      	movs	r3, #2
 8005bc8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005bce:	2302      	movs	r3, #2
 8005bd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SERVO_PWM_GPIO_Port, &GPIO_InitStruct);
 8005bd6:	f107 030c 	add.w	r3, r7, #12
 8005bda:	4619      	mov	r1, r3
 8005bdc:	4805      	ldr	r0, [pc, #20]	@ (8005bf4 <HAL_TIM_MspPostInit+0x74>)
 8005bde:	f000 fd7d 	bl	80066dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005be2:	bf00      	nop
 8005be4:	3720      	adds	r7, #32
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	40012c00 	.word	0x40012c00
 8005bf0:	46020c00 	.word	0x46020c00
 8005bf4:	42020000 	.word	0x42020000

08005bf8 <LL_AHB2_GRP1_EnableClock>:
  *
  *        (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b085      	sub	sp, #20
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR1, Periphs);
 8005c00:	4b0a      	ldr	r3, [pc, #40]	@ (8005c2c <LL_AHB2_GRP1_EnableClock+0x34>)
 8005c02:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005c06:	4909      	ldr	r1, [pc, #36]	@ (8005c2c <LL_AHB2_GRP1_EnableClock+0x34>)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR1, Periphs);
 8005c10:	4b06      	ldr	r3, [pc, #24]	@ (8005c2c <LL_AHB2_GRP1_EnableClock+0x34>)
 8005c12:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	4013      	ands	r3, r2
 8005c1a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
}
 8005c1e:	bf00      	nop
 8005c20:	3714      	adds	r7, #20
 8005c22:	46bd      	mov	sp, r7
 8005c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c28:	4770      	bx	lr
 8005c2a:	bf00      	nop
 8005c2c:	46020c00 	.word	0x46020c00

08005c30 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_FDCAN1
  *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1 (*)
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b085      	sub	sp, #20
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8005c38:	4b0a      	ldr	r3, [pc, #40]	@ (8005c64 <LL_APB1_GRP2_EnableClock+0x34>)
 8005c3a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005c3e:	4909      	ldr	r1, [pc, #36]	@ (8005c64 <LL_APB1_GRP2_EnableClock+0x34>)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	f8c1 30a0 	str.w	r3, [r1, #160]	@ 0xa0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8005c48:	4b06      	ldr	r3, [pc, #24]	@ (8005c64 <LL_APB1_GRP2_EnableClock+0x34>)
 8005c4a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4013      	ands	r3, r2
 8005c52:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005c54:	68fb      	ldr	r3, [r7, #12]
}
 8005c56:	bf00      	nop
 8005c58:	3714      	adds	r7, #20
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr
 8005c62:	bf00      	nop
 8005c64:	46020c00 	.word	0x46020c00

08005c68 <MX_UCPD1_Init>:

/* USER CODE END 0 */

/* UCPD1 init function */
void MX_UCPD1_Init(void)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b086      	sub	sp, #24
 8005c6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c6e:	463b      	mov	r3, r7
 8005c70:	2200      	movs	r2, #0
 8005c72:	601a      	str	r2, [r3, #0]
 8005c74:	605a      	str	r2, [r3, #4]
 8005c76:	609a      	str	r2, [r3, #8]
 8005c78:	60da      	str	r2, [r3, #12]
 8005c7a:	611a      	str	r2, [r3, #16]
 8005c7c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 8005c7e:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8005c82:	f7ff ffd5 	bl	8005c30 <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8005c86:	2001      	movs	r0, #1
 8005c88:	f7ff ffb6 	bl	8005bf8 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8005c8c:	2002      	movs	r0, #2
 8005c8e:	f7ff ffb3 	bl	8005bf8 <LL_AHB2_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PA15 (JTDI)   ------> UCPD1_CC1
  PB15   ------> UCPD1_CC2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8005c92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c96:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8005c98:	2303      	movs	r3, #3
 8005c9a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ca0:	463b      	mov	r3, r7
 8005ca2:	4619      	mov	r1, r3
 8005ca4:	4809      	ldr	r0, [pc, #36]	@ (8005ccc <MX_UCPD1_Init+0x64>)
 8005ca6:	f00b f86f 	bl	8010d88 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8005caa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cae:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8005cb0:	2303      	movs	r3, #3
 8005cb2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005cb8:	463b      	mov	r3, r7
 8005cba:	4619      	mov	r1, r3
 8005cbc:	4804      	ldr	r0, [pc, #16]	@ (8005cd0 <MX_UCPD1_Init+0x68>)
 8005cbe:	f00b f863 	bl	8010d88 <LL_GPIO_Init>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 8005cc2:	bf00      	nop
 8005cc4:	3718      	adds	r7, #24
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}
 8005cca:	bf00      	nop
 8005ccc:	42020000 	.word	0x42020000
 8005cd0:	42020400 	.word	0x42020400

08005cd4 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart1;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8005cd8:	4b22      	ldr	r3, [pc, #136]	@ (8005d64 <MX_UART4_Init+0x90>)
 8005cda:	4a23      	ldr	r2, [pc, #140]	@ (8005d68 <MX_UART4_Init+0x94>)
 8005cdc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8005cde:	4b21      	ldr	r3, [pc, #132]	@ (8005d64 <MX_UART4_Init+0x90>)
 8005ce0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005ce4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8005ce6:	4b1f      	ldr	r3, [pc, #124]	@ (8005d64 <MX_UART4_Init+0x90>)
 8005ce8:	2200      	movs	r2, #0
 8005cea:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8005cec:	4b1d      	ldr	r3, [pc, #116]	@ (8005d64 <MX_UART4_Init+0x90>)
 8005cee:	2200      	movs	r2, #0
 8005cf0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8005cf2:	4b1c      	ldr	r3, [pc, #112]	@ (8005d64 <MX_UART4_Init+0x90>)
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8005cf8:	4b1a      	ldr	r3, [pc, #104]	@ (8005d64 <MX_UART4_Init+0x90>)
 8005cfa:	220c      	movs	r2, #12
 8005cfc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005cfe:	4b19      	ldr	r3, [pc, #100]	@ (8005d64 <MX_UART4_Init+0x90>)
 8005d00:	2200      	movs	r2, #0
 8005d02:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8005d04:	4b17      	ldr	r3, [pc, #92]	@ (8005d64 <MX_UART4_Init+0x90>)
 8005d06:	2200      	movs	r2, #0
 8005d08:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005d0a:	4b16      	ldr	r3, [pc, #88]	@ (8005d64 <MX_UART4_Init+0x90>)
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005d10:	4b14      	ldr	r3, [pc, #80]	@ (8005d64 <MX_UART4_Init+0x90>)
 8005d12:	2200      	movs	r2, #0
 8005d14:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005d16:	4b13      	ldr	r3, [pc, #76]	@ (8005d64 <MX_UART4_Init+0x90>)
 8005d18:	2200      	movs	r2, #0
 8005d1a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8005d1c:	4811      	ldr	r0, [pc, #68]	@ (8005d64 <MX_UART4_Init+0x90>)
 8005d1e:	f00a f83f 	bl	800fda0 <HAL_UART_Init>
 8005d22:	4603      	mov	r3, r0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d001      	beq.n	8005d2c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8005d28:	f7fe fa46 	bl	80041b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005d2c:	2100      	movs	r1, #0
 8005d2e:	480d      	ldr	r0, [pc, #52]	@ (8005d64 <MX_UART4_Init+0x90>)
 8005d30:	f00a fdf6 	bl	8010920 <HAL_UARTEx_SetTxFifoThreshold>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d001      	beq.n	8005d3e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8005d3a:	f7fe fa3d 	bl	80041b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005d3e:	2100      	movs	r1, #0
 8005d40:	4808      	ldr	r0, [pc, #32]	@ (8005d64 <MX_UART4_Init+0x90>)
 8005d42:	f00a fe2b 	bl	801099c <HAL_UARTEx_SetRxFifoThreshold>
 8005d46:	4603      	mov	r3, r0
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d001      	beq.n	8005d50 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8005d4c:	f7fe fa34 	bl	80041b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8005d50:	4804      	ldr	r0, [pc, #16]	@ (8005d64 <MX_UART4_Init+0x90>)
 8005d52:	f00a fdac 	bl	80108ae <HAL_UARTEx_DisableFifoMode>
 8005d56:	4603      	mov	r3, r0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d001      	beq.n	8005d60 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8005d5c:	f7fe fa2c 	bl	80041b8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8005d60:	bf00      	nop
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	20009778 	.word	0x20009778
 8005d68:	40004c00 	.word	0x40004c00

08005d6c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005d70:	4b22      	ldr	r3, [pc, #136]	@ (8005dfc <MX_USART1_UART_Init+0x90>)
 8005d72:	4a23      	ldr	r2, [pc, #140]	@ (8005e00 <MX_USART1_UART_Init+0x94>)
 8005d74:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005d76:	4b21      	ldr	r3, [pc, #132]	@ (8005dfc <MX_USART1_UART_Init+0x90>)
 8005d78:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005d7c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005d7e:	4b1f      	ldr	r3, [pc, #124]	@ (8005dfc <MX_USART1_UART_Init+0x90>)
 8005d80:	2200      	movs	r2, #0
 8005d82:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005d84:	4b1d      	ldr	r3, [pc, #116]	@ (8005dfc <MX_USART1_UART_Init+0x90>)
 8005d86:	2200      	movs	r2, #0
 8005d88:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005d8a:	4b1c      	ldr	r3, [pc, #112]	@ (8005dfc <MX_USART1_UART_Init+0x90>)
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005d90:	4b1a      	ldr	r3, [pc, #104]	@ (8005dfc <MX_USART1_UART_Init+0x90>)
 8005d92:	220c      	movs	r2, #12
 8005d94:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005d96:	4b19      	ldr	r3, [pc, #100]	@ (8005dfc <MX_USART1_UART_Init+0x90>)
 8005d98:	2200      	movs	r2, #0
 8005d9a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005d9c:	4b17      	ldr	r3, [pc, #92]	@ (8005dfc <MX_USART1_UART_Init+0x90>)
 8005d9e:	2200      	movs	r2, #0
 8005da0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005da2:	4b16      	ldr	r3, [pc, #88]	@ (8005dfc <MX_USART1_UART_Init+0x90>)
 8005da4:	2200      	movs	r2, #0
 8005da6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005da8:	4b14      	ldr	r3, [pc, #80]	@ (8005dfc <MX_USART1_UART_Init+0x90>)
 8005daa:	2200      	movs	r2, #0
 8005dac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005dae:	4b13      	ldr	r3, [pc, #76]	@ (8005dfc <MX_USART1_UART_Init+0x90>)
 8005db0:	2200      	movs	r2, #0
 8005db2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005db4:	4811      	ldr	r0, [pc, #68]	@ (8005dfc <MX_USART1_UART_Init+0x90>)
 8005db6:	f009 fff3 	bl	800fda0 <HAL_UART_Init>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d001      	beq.n	8005dc4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8005dc0:	f7fe f9fa 	bl	80041b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005dc4:	2100      	movs	r1, #0
 8005dc6:	480d      	ldr	r0, [pc, #52]	@ (8005dfc <MX_USART1_UART_Init+0x90>)
 8005dc8:	f00a fdaa 	bl	8010920 <HAL_UARTEx_SetTxFifoThreshold>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d001      	beq.n	8005dd6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8005dd2:	f7fe f9f1 	bl	80041b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005dd6:	2100      	movs	r1, #0
 8005dd8:	4808      	ldr	r0, [pc, #32]	@ (8005dfc <MX_USART1_UART_Init+0x90>)
 8005dda:	f00a fddf 	bl	801099c <HAL_UARTEx_SetRxFifoThreshold>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d001      	beq.n	8005de8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8005de4:	f7fe f9e8 	bl	80041b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8005de8:	4804      	ldr	r0, [pc, #16]	@ (8005dfc <MX_USART1_UART_Init+0x90>)
 8005dea:	f00a fd60 	bl	80108ae <HAL_UARTEx_DisableFifoMode>
 8005dee:	4603      	mov	r3, r0
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d001      	beq.n	8005df8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8005df4:	f7fe f9e0 	bl	80041b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005df8:	bf00      	nop
 8005dfa:	bd80      	pop	{r7, pc}
 8005dfc:	2000980c 	.word	0x2000980c
 8005e00:	40013800 	.word	0x40013800

08005e04 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b0be      	sub	sp, #248	@ 0xf8
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e0c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8005e10:	2200      	movs	r2, #0
 8005e12:	601a      	str	r2, [r3, #0]
 8005e14:	605a      	str	r2, [r3, #4]
 8005e16:	609a      	str	r2, [r3, #8]
 8005e18:	60da      	str	r2, [r3, #12]
 8005e1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005e1c:	f107 0318 	add.w	r3, r7, #24
 8005e20:	22c8      	movs	r2, #200	@ 0xc8
 8005e22:	2100      	movs	r1, #0
 8005e24:	4618      	mov	r0, r3
 8005e26:	f010 f8b1 	bl	8015f8c <memset>
  if(uartHandle->Instance==UART4)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a4c      	ldr	r2, [pc, #304]	@ (8005f60 <HAL_UART_MspInit+0x15c>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d146      	bne.n	8005ec2 <HAL_UART_MspInit+0xbe>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8005e34:	f04f 0208 	mov.w	r2, #8
 8005e38:	f04f 0300 	mov.w	r3, #0
 8005e3c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8005e40:	2300      	movs	r3, #0
 8005e42:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005e44:	f107 0318 	add.w	r3, r7, #24
 8005e48:	4618      	mov	r0, r3
 8005e4a:	f004 fdb7 	bl	800a9bc <HAL_RCCEx_PeriphCLKConfig>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d001      	beq.n	8005e58 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8005e54:	f7fe f9b0 	bl	80041b8 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8005e58:	4b42      	ldr	r3, [pc, #264]	@ (8005f64 <HAL_UART_MspInit+0x160>)
 8005e5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e5e:	4a41      	ldr	r2, [pc, #260]	@ (8005f64 <HAL_UART_MspInit+0x160>)
 8005e60:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005e64:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005e68:	4b3e      	ldr	r3, [pc, #248]	@ (8005f64 <HAL_UART_MspInit+0x160>)
 8005e6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e6e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e72:	617b      	str	r3, [r7, #20]
 8005e74:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005e76:	4b3b      	ldr	r3, [pc, #236]	@ (8005f64 <HAL_UART_MspInit+0x160>)
 8005e78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e7c:	4a39      	ldr	r2, [pc, #228]	@ (8005f64 <HAL_UART_MspInit+0x160>)
 8005e7e:	f043 0304 	orr.w	r3, r3, #4
 8005e82:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005e86:	4b37      	ldr	r3, [pc, #220]	@ (8005f64 <HAL_UART_MspInit+0x160>)
 8005e88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e8c:	f003 0304 	and.w	r3, r3, #4
 8005e90:	613b      	str	r3, [r7, #16]
 8005e92:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC11     ------> UART4_RX
    PC10     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = WRLS_UART4_RX_Pin|WRLS_UART4_TX_Pin;
 8005e94:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8005e98:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e9c:	2302      	movs	r3, #2
 8005e9e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005eae:	2308      	movs	r3, #8
 8005eb0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005eb4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8005eb8:	4619      	mov	r1, r3
 8005eba:	482b      	ldr	r0, [pc, #172]	@ (8005f68 <HAL_UART_MspInit+0x164>)
 8005ebc:	f000 fc0e 	bl	80066dc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8005ec0:	e04a      	b.n	8005f58 <HAL_UART_MspInit+0x154>
  else if(uartHandle->Instance==USART1)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a29      	ldr	r2, [pc, #164]	@ (8005f6c <HAL_UART_MspInit+0x168>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d145      	bne.n	8005f58 <HAL_UART_MspInit+0x154>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005ecc:	f04f 0201 	mov.w	r2, #1
 8005ed0:	f04f 0300 	mov.w	r3, #0
 8005ed4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005edc:	f107 0318 	add.w	r3, r7, #24
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f004 fd6b 	bl	800a9bc <HAL_RCCEx_PeriphCLKConfig>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d001      	beq.n	8005ef0 <HAL_UART_MspInit+0xec>
      Error_Handler();
 8005eec:	f7fe f964 	bl	80041b8 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8005ef0:	4b1c      	ldr	r3, [pc, #112]	@ (8005f64 <HAL_UART_MspInit+0x160>)
 8005ef2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005ef6:	4a1b      	ldr	r2, [pc, #108]	@ (8005f64 <HAL_UART_MspInit+0x160>)
 8005ef8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005efc:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8005f00:	4b18      	ldr	r3, [pc, #96]	@ (8005f64 <HAL_UART_MspInit+0x160>)
 8005f02:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005f06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005f0a:	60fb      	str	r3, [r7, #12]
 8005f0c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f0e:	4b15      	ldr	r3, [pc, #84]	@ (8005f64 <HAL_UART_MspInit+0x160>)
 8005f10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f14:	4a13      	ldr	r2, [pc, #76]	@ (8005f64 <HAL_UART_MspInit+0x160>)
 8005f16:	f043 0301 	orr.w	r3, r3, #1
 8005f1a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005f1e:	4b11      	ldr	r3, [pc, #68]	@ (8005f64 <HAL_UART_MspInit+0x160>)
 8005f20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f24:	f003 0301 	and.w	r3, r3, #1
 8005f28:	60bb      	str	r3, [r7, #8]
 8005f2a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 8005f2c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8005f30:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f34:	2302      	movs	r3, #2
 8005f36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f40:	2300      	movs	r3, #0
 8005f42:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005f46:	2307      	movs	r3, #7
 8005f48:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f4c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8005f50:	4619      	mov	r1, r3
 8005f52:	4807      	ldr	r0, [pc, #28]	@ (8005f70 <HAL_UART_MspInit+0x16c>)
 8005f54:	f000 fbc2 	bl	80066dc <HAL_GPIO_Init>
}
 8005f58:	bf00      	nop
 8005f5a:	37f8      	adds	r7, #248	@ 0xf8
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}
 8005f60:	40004c00 	.word	0x40004c00
 8005f64:	46020c00 	.word	0x46020c00
 8005f68:	42020800 	.word	0x42020800
 8005f6c:	40013800 	.word	0x40013800
 8005f70:	42020000 	.word	0x42020000

08005f74 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8005f78:	4b15      	ldr	r3, [pc, #84]	@ (8005fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8005f7a:	4a16      	ldr	r2, [pc, #88]	@ (8005fd4 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8005f7c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8005f7e:	4b14      	ldr	r3, [pc, #80]	@ (8005fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8005f80:	2206      	movs	r2, #6
 8005f82:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8005f84:	4b12      	ldr	r3, [pc, #72]	@ (8005fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8005f86:	2202      	movs	r2, #2
 8005f88:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8005f8a:	4b11      	ldr	r3, [pc, #68]	@ (8005fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8005f8c:	2202      	movs	r2, #2
 8005f8e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8005f90:	4b0f      	ldr	r3, [pc, #60]	@ (8005fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8005f92:	2200      	movs	r2, #0
 8005f94:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8005f96:	4b0e      	ldr	r3, [pc, #56]	@ (8005fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8005f98:	2200      	movs	r2, #0
 8005f9a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8005f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8005fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8005fa2:	4b0b      	ldr	r3, [pc, #44]	@ (8005fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8005fa8:	4b09      	ldr	r3, [pc, #36]	@ (8005fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8005faa:	2200      	movs	r2, #0
 8005fac:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8005fae:	4b08      	ldr	r3, [pc, #32]	@ (8005fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8005fb4:	4b06      	ldr	r3, [pc, #24]	@ (8005fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	719a      	strb	r2, [r3, #6]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8005fba:	4805      	ldr	r0, [pc, #20]	@ (8005fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8005fbc:	f002 ffe2 	bl	8008f84 <HAL_PCD_Init>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d001      	beq.n	8005fca <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8005fc6:	f7fe f8f7 	bl	80041b8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8005fca:	bf00      	nop
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	200098a0 	.word	0x200098a0
 8005fd4:	42040000 	.word	0x42040000

08005fd8 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b0be      	sub	sp, #248	@ 0xf8
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fe0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	601a      	str	r2, [r3, #0]
 8005fe8:	605a      	str	r2, [r3, #4]
 8005fea:	609a      	str	r2, [r3, #8]
 8005fec:	60da      	str	r2, [r3, #12]
 8005fee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005ff0:	f107 0318 	add.w	r3, r7, #24
 8005ff4:	22c8      	movs	r2, #200	@ 0xc8
 8005ff6:	2100      	movs	r1, #0
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f00f ffc7 	bl	8015f8c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a38      	ldr	r2, [pc, #224]	@ (80060e4 <HAL_PCD_MspInit+0x10c>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d169      	bne.n	80060dc <HAL_PCD_MspInit+0x104>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8006008:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800600c:	f04f 0300 	mov.w	r3, #0
 8006010:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.IclkClockSelection = RCC_CLK48CLKSOURCE_HSI48;
 8006014:	2300      	movs	r3, #0
 8006016:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800601a:	f107 0318 	add.w	r3, r7, #24
 800601e:	4618      	mov	r0, r3
 8006020:	f004 fccc 	bl	800a9bc <HAL_RCCEx_PeriphCLKConfig>
 8006024:	4603      	mov	r3, r0
 8006026:	2b00      	cmp	r3, #0
 8006028:	d001      	beq.n	800602e <HAL_PCD_MspInit+0x56>
    {
      Error_Handler();
 800602a:	f7fe f8c5 	bl	80041b8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800602e:	4b2e      	ldr	r3, [pc, #184]	@ (80060e8 <HAL_PCD_MspInit+0x110>)
 8006030:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006034:	4a2c      	ldr	r2, [pc, #176]	@ (80060e8 <HAL_PCD_MspInit+0x110>)
 8006036:	f043 0301 	orr.w	r3, r3, #1
 800603a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800603e:	4b2a      	ldr	r3, [pc, #168]	@ (80060e8 <HAL_PCD_MspInit+0x110>)
 8006040:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006044:	f003 0301 	and.w	r3, r3, #1
 8006048:	617b      	str	r3, [r7, #20]
 800604a:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = USB_C_P_Pin|USB_C_PA11_Pin;
 800604c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8006050:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006054:	2302      	movs	r3, #2
 8006056:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800605a:	2300      	movs	r3, #0
 800605c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006060:	2300      	movs	r3, #0
 8006062:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8006066:	230a      	movs	r3, #10
 8006068:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800606c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8006070:	4619      	mov	r1, r3
 8006072:	481e      	ldr	r0, [pc, #120]	@ (80060ec <HAL_PCD_MspInit+0x114>)
 8006074:	f000 fb32 	bl	80066dc <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8006078:	4b1b      	ldr	r3, [pc, #108]	@ (80060e8 <HAL_PCD_MspInit+0x110>)
 800607a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800607e:	4a1a      	ldr	r2, [pc, #104]	@ (80060e8 <HAL_PCD_MspInit+0x110>)
 8006080:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006084:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006088:	4b17      	ldr	r3, [pc, #92]	@ (80060e8 <HAL_PCD_MspInit+0x110>)
 800608a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800608e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006092:	613b      	str	r3, [r7, #16]
 8006094:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006096:	4b14      	ldr	r3, [pc, #80]	@ (80060e8 <HAL_PCD_MspInit+0x110>)
 8006098:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800609c:	f003 0304 	and.w	r3, r3, #4
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d119      	bne.n	80060d8 <HAL_PCD_MspInit+0x100>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80060a4:	4b10      	ldr	r3, [pc, #64]	@ (80060e8 <HAL_PCD_MspInit+0x110>)
 80060a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060aa:	4a0f      	ldr	r2, [pc, #60]	@ (80060e8 <HAL_PCD_MspInit+0x110>)
 80060ac:	f043 0304 	orr.w	r3, r3, #4
 80060b0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80060b4:	4b0c      	ldr	r3, [pc, #48]	@ (80060e8 <HAL_PCD_MspInit+0x110>)
 80060b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060ba:	f003 0304 	and.w	r3, r3, #4
 80060be:	60fb      	str	r3, [r7, #12]
 80060c0:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 80060c2:	f003 f977 	bl	80093b4 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80060c6:	4b08      	ldr	r3, [pc, #32]	@ (80060e8 <HAL_PCD_MspInit+0x110>)
 80060c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060cc:	4a06      	ldr	r2, [pc, #24]	@ (80060e8 <HAL_PCD_MspInit+0x110>)
 80060ce:	f023 0304 	bic.w	r3, r3, #4
 80060d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80060d6:	e001      	b.n	80060dc <HAL_PCD_MspInit+0x104>
      HAL_PWREx_EnableVddUSB();
 80060d8:	f003 f96c 	bl	80093b4 <HAL_PWREx_EnableVddUSB>
}
 80060dc:	bf00      	nop
 80060de:	37f8      	adds	r7, #248	@ 0xf8
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	42040000 	.word	0x42040000
 80060e8:	46020c00 	.word	0x46020c00
 80060ec:	42020000 	.word	0x42020000

080060f0 <VEML6030_WriteReg>:
  * @param  reg: register address
  * @param  value: 16-bit value to write
  * @retval HAL status
  */
static HAL_StatusTypeDef VEML6030_WriteReg(uint8_t reg, uint16_t value)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b088      	sub	sp, #32
 80060f4:	af04      	add	r7, sp, #16
 80060f6:	4603      	mov	r3, r0
 80060f8:	460a      	mov	r2, r1
 80060fa:	71fb      	strb	r3, [r7, #7]
 80060fc:	4613      	mov	r3, r2
 80060fe:	80bb      	strh	r3, [r7, #4]
  uint8_t data[2];
  data[0] = (uint8_t)(value & 0xFF);        /* LSB first */
 8006100:	88bb      	ldrh	r3, [r7, #4]
 8006102:	b2db      	uxtb	r3, r3
 8006104:	733b      	strb	r3, [r7, #12]
  data[1] = (uint8_t)((value >> 8) & 0xFF); /* MSB second */
 8006106:	88bb      	ldrh	r3, [r7, #4]
 8006108:	0a1b      	lsrs	r3, r3, #8
 800610a:	b29b      	uxth	r3, r3
 800610c:	b2db      	uxtb	r3, r3
 800610e:	737b      	strb	r3, [r7, #13]

  return HAL_I2C_Mem_Write(&hi2c2, VEML6030_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, data, 2, 100);
 8006110:	79fb      	ldrb	r3, [r7, #7]
 8006112:	b29a      	uxth	r2, r3
 8006114:	2364      	movs	r3, #100	@ 0x64
 8006116:	9302      	str	r3, [sp, #8]
 8006118:	2302      	movs	r3, #2
 800611a:	9301      	str	r3, [sp, #4]
 800611c:	f107 030c 	add.w	r3, r7, #12
 8006120:	9300      	str	r3, [sp, #0]
 8006122:	2301      	movs	r3, #1
 8006124:	2120      	movs	r1, #32
 8006126:	4804      	ldr	r0, [pc, #16]	@ (8006138 <VEML6030_WriteReg+0x48>)
 8006128:	f000 ffc4 	bl	80070b4 <HAL_I2C_Mem_Write>
 800612c:	4603      	mov	r3, r0
}
 800612e:	4618      	mov	r0, r3
 8006130:	3710      	adds	r7, #16
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}
 8006136:	bf00      	nop
 8006138:	200093c0 	.word	0x200093c0

0800613c <VEML6030_ReadReg>:
  * @param  reg: register address
  * @param  value: pointer to store the 16-bit read value
  * @retval HAL status
  */
static HAL_StatusTypeDef VEML6030_ReadReg(uint8_t reg, uint16_t *value)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b088      	sub	sp, #32
 8006140:	af04      	add	r7, sp, #16
 8006142:	4603      	mov	r3, r0
 8006144:	6039      	str	r1, [r7, #0]
 8006146:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status;
  uint8_t data[2];

  status = HAL_I2C_Mem_Read(&hi2c2, VEML6030_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, data, 2, 100);
 8006148:	79fb      	ldrb	r3, [r7, #7]
 800614a:	b29a      	uxth	r2, r3
 800614c:	2364      	movs	r3, #100	@ 0x64
 800614e:	9302      	str	r3, [sp, #8]
 8006150:	2302      	movs	r3, #2
 8006152:	9301      	str	r3, [sp, #4]
 8006154:	f107 030c 	add.w	r3, r7, #12
 8006158:	9300      	str	r3, [sp, #0]
 800615a:	2301      	movs	r3, #1
 800615c:	2120      	movs	r1, #32
 800615e:	480c      	ldr	r0, [pc, #48]	@ (8006190 <VEML6030_ReadReg+0x54>)
 8006160:	f001 f8bc 	bl	80072dc <HAL_I2C_Mem_Read>
 8006164:	4603      	mov	r3, r0
 8006166:	73fb      	strb	r3, [r7, #15]
  if (status == HAL_OK)
 8006168:	7bfb      	ldrb	r3, [r7, #15]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d10a      	bne.n	8006184 <VEML6030_ReadReg+0x48>
  {
    *value = (uint16_t)(data[0] | (data[1] << 8));  /* LSB first */
 800616e:	7b3b      	ldrb	r3, [r7, #12]
 8006170:	b21a      	sxth	r2, r3
 8006172:	7b7b      	ldrb	r3, [r7, #13]
 8006174:	b21b      	sxth	r3, r3
 8006176:	021b      	lsls	r3, r3, #8
 8006178:	b21b      	sxth	r3, r3
 800617a:	4313      	orrs	r3, r2
 800617c:	b21b      	sxth	r3, r3
 800617e:	b29a      	uxth	r2, r3
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	801a      	strh	r2, [r3, #0]
  }

  return status;
 8006184:	7bfb      	ldrb	r3, [r7, #15]
}
 8006186:	4618      	mov	r0, r3
 8006188:	3710      	adds	r7, #16
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}
 800618e:	bf00      	nop
 8006190:	200093c0 	.word	0x200093c0

08006194 <VEML6030_Init>:
/**
  * @brief  Initialize the VEML6030 ambient light sensor
  * @retval HAL status
  */
HAL_StatusTypeDef VEML6030_Init(void)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b082      	sub	sp, #8
 8006198:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;
  uint16_t config;

  /* Configure ALS_CONF register */
  config = VEML6030_ALS_IT_100ms | VEML6030_ALS_GAIN_1 | VEML6030_ALS_PERS_1;
 800619a:	2300      	movs	r3, #0
 800619c:	80fb      	strh	r3, [r7, #6]

  status = VEML6030_WriteReg(VEML6030_ALS_CONF, config);
 800619e:	88fb      	ldrh	r3, [r7, #6]
 80061a0:	4619      	mov	r1, r3
 80061a2:	2000      	movs	r0, #0
 80061a4:	f7ff ffa4 	bl	80060f0 <VEML6030_WriteReg>
 80061a8:	4603      	mov	r3, r0
 80061aa:	717b      	strb	r3, [r7, #5]
  if (status != HAL_OK)
 80061ac:	797b      	ldrb	r3, [r7, #5]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d001      	beq.n	80061b6 <VEML6030_Init+0x22>
  {
    return status;
 80061b2:	797b      	ldrb	r3, [r7, #5]
 80061b4:	e00e      	b.n	80061d4 <VEML6030_Init+0x40>
  }

  /* Power saving mode: disabled (0x0000) */
  status = VEML6030_WriteReg(VEML6030_POWER_SAVING, 0x0000);
 80061b6:	2100      	movs	r1, #0
 80061b8:	2003      	movs	r0, #3
 80061ba:	f7ff ff99 	bl	80060f0 <VEML6030_WriteReg>
 80061be:	4603      	mov	r3, r0
 80061c0:	717b      	strb	r3, [r7, #5]
  if (status != HAL_OK)
 80061c2:	797b      	ldrb	r3, [r7, #5]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d001      	beq.n	80061cc <VEML6030_Init+0x38>
  {
    return status;
 80061c8:	797b      	ldrb	r3, [r7, #5]
 80061ca:	e003      	b.n	80061d4 <VEML6030_Init+0x40>
  }

  veml6030_resolution = 0.0288f;  /* Gain=1x, IT=100ms */
 80061cc:	4b03      	ldr	r3, [pc, #12]	@ (80061dc <VEML6030_Init+0x48>)
 80061ce:	4a04      	ldr	r2, [pc, #16]	@ (80061e0 <VEML6030_Init+0x4c>)
 80061d0:	601a      	str	r2, [r3, #0]

  /* Wait for sensor to stabilize - REMOVED: HAL_Delay causes issues in RTOS context */
  /* HAL_Delay(10); */

  return HAL_OK;
 80061d2:	2300      	movs	r3, #0
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3708      	adds	r7, #8
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}
 80061dc:	20000008 	.word	0x20000008
 80061e0:	3cebedfa 	.word	0x3cebedfa

080061e4 <VEML6030_ReadALS>:
  * @brief  Read ambient light sensor data from VEML6030
  * @param  lux: pointer to store ambient light level (in lux)
  * @retval HAL status
  */
HAL_StatusTypeDef VEML6030_ReadALS(uint16_t *lux)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b084      	sub	sp, #16
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint16_t als_counts;

  /* Read ALS data register */
  status = VEML6030_ReadReg(VEML6030_ALS, &als_counts);
 80061ec:	f107 030c 	add.w	r3, r7, #12
 80061f0:	4619      	mov	r1, r3
 80061f2:	2004      	movs	r0, #4
 80061f4:	f7ff ffa2 	bl	800613c <VEML6030_ReadReg>
 80061f8:	4603      	mov	r3, r0
 80061fa:	73fb      	strb	r3, [r7, #15]
  if (status != HAL_OK)
 80061fc:	7bfb      	ldrb	r3, [r7, #15]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d001      	beq.n	8006206 <VEML6030_ReadALS+0x22>
  {
    return status;
 8006202:	7bfb      	ldrb	r3, [r7, #15]
 8006204:	e011      	b.n	800622a <VEML6030_ReadALS+0x46>
  }

  /* Convert counts to lux using resolution
   * lux = counts  resolution
   */
  *lux = (uint16_t)((float)als_counts * veml6030_resolution);
 8006206:	89bb      	ldrh	r3, [r7, #12]
 8006208:	ee07 3a90 	vmov	s15, r3
 800620c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006210:	4b08      	ldr	r3, [pc, #32]	@ (8006234 <VEML6030_ReadALS+0x50>)
 8006212:	edd3 7a00 	vldr	s15, [r3]
 8006216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800621a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800621e:	ee17 3a90 	vmov	r3, s15
 8006222:	b29a      	uxth	r2, r3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 8006228:	2300      	movs	r3, #0
}
 800622a:	4618      	mov	r0, r3
 800622c:	3710      	adds	r7, #16
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}
 8006232:	bf00      	nop
 8006234:	20000008 	.word	0x20000008

08006238 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8006238:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8006270 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800623c:	f7ff fb94 	bl	8005968 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8006240:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8006242:	e003      	b.n	800624c <LoopCopyDataInit>

08006244 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8006244:	4b0b      	ldr	r3, [pc, #44]	@ (8006274 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8006246:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8006248:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800624a:	3104      	adds	r1, #4

0800624c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800624c:	480a      	ldr	r0, [pc, #40]	@ (8006278 <LoopForever+0xa>)
	ldr	r3, =_edata
 800624e:	4b0b      	ldr	r3, [pc, #44]	@ (800627c <LoopForever+0xe>)
	adds	r2, r0, r1
 8006250:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8006252:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8006254:	d3f6      	bcc.n	8006244 <CopyDataInit>
	ldr	r2, =_sbss
 8006256:	4a0a      	ldr	r2, [pc, #40]	@ (8006280 <LoopForever+0x12>)
	b	LoopFillZerobss
 8006258:	e002      	b.n	8006260 <LoopFillZerobss>

0800625a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800625a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800625c:	f842 3b04 	str.w	r3, [r2], #4

08006260 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8006260:	4b08      	ldr	r3, [pc, #32]	@ (8006284 <LoopForever+0x16>)
	cmp	r2, r3
 8006262:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8006264:	d3f9      	bcc.n	800625a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006266:	f00f fee9 	bl	801603c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800626a:	f7fd fedf 	bl	800402c <main>

0800626e <LoopForever>:

LoopForever:
    b LoopForever
 800626e:	e7fe      	b.n	800626e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8006270:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8006274:	0802e8c4 	.word	0x0802e8c4
	ldr	r0, =_sdata
 8006278:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800627c:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 8006280:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8006284:	2000ab30 	.word	0x2000ab30

08006288 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006288:	e7fe      	b.n	8006288 <ADC1_IRQHandler>
	...

0800628c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006290:	4b12      	ldr	r3, [pc, #72]	@ (80062dc <HAL_Init+0x50>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a11      	ldr	r2, [pc, #68]	@ (80062dc <HAL_Init+0x50>)
 8006296:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800629a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800629c:	2003      	movs	r0, #3
 800629e:	f000 f916 	bl	80064ce <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80062a2:	f004 f975 	bl	800a590 <HAL_RCC_GetSysClockFreq>
 80062a6:	4602      	mov	r2, r0
 80062a8:	4b0d      	ldr	r3, [pc, #52]	@ (80062e0 <HAL_Init+0x54>)
 80062aa:	6a1b      	ldr	r3, [r3, #32]
 80062ac:	f003 030f 	and.w	r3, r3, #15
 80062b0:	490c      	ldr	r1, [pc, #48]	@ (80062e4 <HAL_Init+0x58>)
 80062b2:	5ccb      	ldrb	r3, [r1, r3]
 80062b4:	fa22 f303 	lsr.w	r3, r2, r3
 80062b8:	4a0b      	ldr	r2, [pc, #44]	@ (80062e8 <HAL_Init+0x5c>)
 80062ba:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80062bc:	2004      	movs	r0, #4
 80062be:	f000 f939 	bl	8006534 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80062c2:	200f      	movs	r0, #15
 80062c4:	f7ff f9ee 	bl	80056a4 <HAL_InitTick>
 80062c8:	4603      	mov	r3, r0
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d001      	beq.n	80062d2 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	e002      	b.n	80062d8 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80062d2:	f7ff f9cb 	bl	800566c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80062d6:	2300      	movs	r3, #0
}
 80062d8:	4618      	mov	r0, r3
 80062da:	bd80      	pop	{r7, pc}
 80062dc:	40022000 	.word	0x40022000
 80062e0:	46020c00 	.word	0x46020c00
 80062e4:	08018d44 	.word	0x08018d44
 80062e8:	20000004 	.word	0x20000004

080062ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80062ec:	b480      	push	{r7}
 80062ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80062f0:	4b06      	ldr	r3, [pc, #24]	@ (800630c <HAL_IncTick+0x20>)
 80062f2:	781b      	ldrb	r3, [r3, #0]
 80062f4:	461a      	mov	r2, r3
 80062f6:	4b06      	ldr	r3, [pc, #24]	@ (8006310 <HAL_IncTick+0x24>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4413      	add	r3, r2
 80062fc:	4a04      	ldr	r2, [pc, #16]	@ (8006310 <HAL_IncTick+0x24>)
 80062fe:	6013      	str	r3, [r2, #0]
}
 8006300:	bf00      	nop
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr
 800630a:	bf00      	nop
 800630c:	20000010 	.word	0x20000010
 8006310:	2000a834 	.word	0x2000a834

08006314 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006314:	b480      	push	{r7}
 8006316:	af00      	add	r7, sp, #0
  return uwTick;
 8006318:	4b03      	ldr	r3, [pc, #12]	@ (8006328 <HAL_GetTick+0x14>)
 800631a:	681b      	ldr	r3, [r3, #0]
}
 800631c:	4618      	mov	r0, r3
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr
 8006326:	bf00      	nop
 8006328:	2000a834 	.word	0x2000a834

0800632c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b084      	sub	sp, #16
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006334:	f7ff ffee 	bl	8006314 <HAL_GetTick>
 8006338:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006344:	d005      	beq.n	8006352 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006346:	4b0a      	ldr	r3, [pc, #40]	@ (8006370 <HAL_Delay+0x44>)
 8006348:	781b      	ldrb	r3, [r3, #0]
 800634a:	461a      	mov	r2, r3
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	4413      	add	r3, r2
 8006350:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006352:	bf00      	nop
 8006354:	f7ff ffde 	bl	8006314 <HAL_GetTick>
 8006358:	4602      	mov	r2, r0
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	1ad3      	subs	r3, r2, r3
 800635e:	68fa      	ldr	r2, [r7, #12]
 8006360:	429a      	cmp	r2, r3
 8006362:	d8f7      	bhi.n	8006354 <HAL_Delay+0x28>
  {
  }
}
 8006364:	bf00      	nop
 8006366:	bf00      	nop
 8006368:	3710      	adds	r7, #16
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}
 800636e:	bf00      	nop
 8006370:	20000010 	.word	0x20000010

08006374 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006374:	b480      	push	{r7}
 8006376:	b085      	sub	sp, #20
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	f003 0307 	and.w	r3, r3, #7
 8006382:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006384:	4b0c      	ldr	r3, [pc, #48]	@ (80063b8 <__NVIC_SetPriorityGrouping+0x44>)
 8006386:	68db      	ldr	r3, [r3, #12]
 8006388:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800638a:	68ba      	ldr	r2, [r7, #8]
 800638c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006390:	4013      	ands	r3, r2
 8006392:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800639c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80063a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80063a6:	4a04      	ldr	r2, [pc, #16]	@ (80063b8 <__NVIC_SetPriorityGrouping+0x44>)
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	60d3      	str	r3, [r2, #12]
}
 80063ac:	bf00      	nop
 80063ae:	3714      	adds	r7, #20
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr
 80063b8:	e000ed00 	.word	0xe000ed00

080063bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80063bc:	b480      	push	{r7}
 80063be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80063c0:	4b04      	ldr	r3, [pc, #16]	@ (80063d4 <__NVIC_GetPriorityGrouping+0x18>)
 80063c2:	68db      	ldr	r3, [r3, #12]
 80063c4:	0a1b      	lsrs	r3, r3, #8
 80063c6:	f003 0307 	and.w	r3, r3, #7
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr
 80063d4:	e000ed00 	.word	0xe000ed00

080063d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80063d8:	b480      	push	{r7}
 80063da:	b083      	sub	sp, #12
 80063dc:	af00      	add	r7, sp, #0
 80063de:	4603      	mov	r3, r0
 80063e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	db0b      	blt.n	8006402 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80063ea:	79fb      	ldrb	r3, [r7, #7]
 80063ec:	f003 021f 	and.w	r2, r3, #31
 80063f0:	4907      	ldr	r1, [pc, #28]	@ (8006410 <__NVIC_EnableIRQ+0x38>)
 80063f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063f6:	095b      	lsrs	r3, r3, #5
 80063f8:	2001      	movs	r0, #1
 80063fa:	fa00 f202 	lsl.w	r2, r0, r2
 80063fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006402:	bf00      	nop
 8006404:	370c      	adds	r7, #12
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr
 800640e:	bf00      	nop
 8006410:	e000e100 	.word	0xe000e100

08006414 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006414:	b480      	push	{r7}
 8006416:	b083      	sub	sp, #12
 8006418:	af00      	add	r7, sp, #0
 800641a:	4603      	mov	r3, r0
 800641c:	6039      	str	r1, [r7, #0]
 800641e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006424:	2b00      	cmp	r3, #0
 8006426:	db0a      	blt.n	800643e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	b2da      	uxtb	r2, r3
 800642c:	490c      	ldr	r1, [pc, #48]	@ (8006460 <__NVIC_SetPriority+0x4c>)
 800642e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006432:	0112      	lsls	r2, r2, #4
 8006434:	b2d2      	uxtb	r2, r2
 8006436:	440b      	add	r3, r1
 8006438:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800643c:	e00a      	b.n	8006454 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	b2da      	uxtb	r2, r3
 8006442:	4908      	ldr	r1, [pc, #32]	@ (8006464 <__NVIC_SetPriority+0x50>)
 8006444:	79fb      	ldrb	r3, [r7, #7]
 8006446:	f003 030f 	and.w	r3, r3, #15
 800644a:	3b04      	subs	r3, #4
 800644c:	0112      	lsls	r2, r2, #4
 800644e:	b2d2      	uxtb	r2, r2
 8006450:	440b      	add	r3, r1
 8006452:	761a      	strb	r2, [r3, #24]
}
 8006454:	bf00      	nop
 8006456:	370c      	adds	r7, #12
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr
 8006460:	e000e100 	.word	0xe000e100
 8006464:	e000ed00 	.word	0xe000ed00

08006468 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006468:	b480      	push	{r7}
 800646a:	b089      	sub	sp, #36	@ 0x24
 800646c:	af00      	add	r7, sp, #0
 800646e:	60f8      	str	r0, [r7, #12]
 8006470:	60b9      	str	r1, [r7, #8]
 8006472:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f003 0307 	and.w	r3, r3, #7
 800647a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800647c:	69fb      	ldr	r3, [r7, #28]
 800647e:	f1c3 0307 	rsb	r3, r3, #7
 8006482:	2b04      	cmp	r3, #4
 8006484:	bf28      	it	cs
 8006486:	2304      	movcs	r3, #4
 8006488:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800648a:	69fb      	ldr	r3, [r7, #28]
 800648c:	3304      	adds	r3, #4
 800648e:	2b06      	cmp	r3, #6
 8006490:	d902      	bls.n	8006498 <NVIC_EncodePriority+0x30>
 8006492:	69fb      	ldr	r3, [r7, #28]
 8006494:	3b03      	subs	r3, #3
 8006496:	e000      	b.n	800649a <NVIC_EncodePriority+0x32>
 8006498:	2300      	movs	r3, #0
 800649a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800649c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80064a0:	69bb      	ldr	r3, [r7, #24]
 80064a2:	fa02 f303 	lsl.w	r3, r2, r3
 80064a6:	43da      	mvns	r2, r3
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	401a      	ands	r2, r3
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80064b0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	fa01 f303 	lsl.w	r3, r1, r3
 80064ba:	43d9      	mvns	r1, r3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064c0:	4313      	orrs	r3, r2
         );
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	3724      	adds	r7, #36	@ 0x24
 80064c6:	46bd      	mov	sp, r7
 80064c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064cc:	4770      	bx	lr

080064ce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80064ce:	b580      	push	{r7, lr}
 80064d0:	b082      	sub	sp, #8
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f7ff ff4c 	bl	8006374 <__NVIC_SetPriorityGrouping>
}
 80064dc:	bf00      	nop
 80064de:	3708      	adds	r7, #8
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b086      	sub	sp, #24
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	4603      	mov	r3, r0
 80064ec:	60b9      	str	r1, [r7, #8]
 80064ee:	607a      	str	r2, [r7, #4]
 80064f0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80064f2:	f7ff ff63 	bl	80063bc <__NVIC_GetPriorityGrouping>
 80064f6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80064f8:	687a      	ldr	r2, [r7, #4]
 80064fa:	68b9      	ldr	r1, [r7, #8]
 80064fc:	6978      	ldr	r0, [r7, #20]
 80064fe:	f7ff ffb3 	bl	8006468 <NVIC_EncodePriority>
 8006502:	4602      	mov	r2, r0
 8006504:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006508:	4611      	mov	r1, r2
 800650a:	4618      	mov	r0, r3
 800650c:	f7ff ff82 	bl	8006414 <__NVIC_SetPriority>
}
 8006510:	bf00      	nop
 8006512:	3718      	adds	r7, #24
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}

08006518 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b082      	sub	sp, #8
 800651c:	af00      	add	r7, sp, #0
 800651e:	4603      	mov	r3, r0
 8006520:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006526:	4618      	mov	r0, r3
 8006528:	f7ff ff56 	bl	80063d8 <__NVIC_EnableIRQ>
}
 800652c:	bf00      	nop
 800652e:	3708      	adds	r7, #8
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}

08006534 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8006534:	b480      	push	{r7}
 8006536:	b083      	sub	sp, #12
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2b04      	cmp	r3, #4
 8006540:	d844      	bhi.n	80065cc <HAL_SYSTICK_CLKSourceConfig+0x98>
 8006542:	a201      	add	r2, pc, #4	@ (adr r2, 8006548 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8006544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006548:	0800656b 	.word	0x0800656b
 800654c:	08006589 	.word	0x08006589
 8006550:	080065ab 	.word	0x080065ab
 8006554:	080065cd 	.word	0x080065cd
 8006558:	0800655d 	.word	0x0800655d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800655c:	4b1f      	ldr	r3, [pc, #124]	@ (80065dc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a1e      	ldr	r2, [pc, #120]	@ (80065dc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8006562:	f043 0304 	orr.w	r3, r3, #4
 8006566:	6013      	str	r3, [r2, #0]
      break;
 8006568:	e031      	b.n	80065ce <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800656a:	4b1c      	ldr	r3, [pc, #112]	@ (80065dc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a1b      	ldr	r2, [pc, #108]	@ (80065dc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8006570:	f023 0304 	bic.w	r3, r3, #4
 8006574:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8006576:	4b1a      	ldr	r3, [pc, #104]	@ (80065e0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8006578:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800657c:	4a18      	ldr	r2, [pc, #96]	@ (80065e0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800657e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8006582:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8006586:	e022      	b.n	80065ce <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8006588:	4b14      	ldr	r3, [pc, #80]	@ (80065dc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a13      	ldr	r2, [pc, #76]	@ (80065dc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800658e:	f023 0304 	bic.w	r3, r3, #4
 8006592:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8006594:	4b12      	ldr	r3, [pc, #72]	@ (80065e0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8006596:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800659a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800659e:	4a10      	ldr	r2, [pc, #64]	@ (80065e0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80065a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80065a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80065a8:	e011      	b.n	80065ce <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80065aa:	4b0c      	ldr	r3, [pc, #48]	@ (80065dc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a0b      	ldr	r2, [pc, #44]	@ (80065dc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80065b0:	f023 0304 	bic.w	r3, r3, #4
 80065b4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80065b6:	4b0a      	ldr	r3, [pc, #40]	@ (80065e0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80065b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80065bc:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80065c0:	4a07      	ldr	r2, [pc, #28]	@ (80065e0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80065c2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80065c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80065ca:	e000      	b.n	80065ce <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80065cc:	bf00      	nop
  }
}
 80065ce:	bf00      	nop
 80065d0:	370c      	adds	r7, #12
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr
 80065da:	bf00      	nop
 80065dc:	e000e010 	.word	0xe000e010
 80065e0:	46020c00 	.word	0x46020c00

080065e4 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b084      	sub	sp, #16
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80065ec:	f7ff fe92 	bl	8006314 <HAL_GetTick>
 80065f0:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d101      	bne.n	80065fc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80065f8:	2301      	movs	r3, #1
 80065fa:	e06b      	b.n	80066d4 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006602:	b2db      	uxtb	r3, r3
 8006604:	2b02      	cmp	r3, #2
 8006606:	d008      	beq.n	800661a <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2220      	movs	r2, #32
 800660c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e05c      	b.n	80066d4 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	695a      	ldr	r2, [r3, #20]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f042 0204 	orr.w	r2, r2, #4
 8006628:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2205      	movs	r2, #5
 800662e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8006632:	e020      	b.n	8006676 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8006634:	f7ff fe6e 	bl	8006314 <HAL_GetTick>
 8006638:	4602      	mov	r2, r0
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	1ad3      	subs	r3, r2, r3
 800663e:	2b05      	cmp	r3, #5
 8006640:	d919      	bls.n	8006676 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006646:	f043 0210 	orr.w	r2, r3, #16
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2203      	movs	r2, #3
 8006652:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800665a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800665e:	2b00      	cmp	r3, #0
 8006660:	d003      	beq.n	800666a <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006666:	2201      	movs	r2, #1
 8006668:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8006672:	2301      	movs	r3, #1
 8006674:	e02e      	b.n	80066d4 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	691b      	ldr	r3, [r3, #16]
 800667c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006680:	2b00      	cmp	r3, #0
 8006682:	d0d7      	beq.n	8006634 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	695a      	ldr	r2, [r3, #20]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f042 0202 	orr.w	r2, r2, #2
 8006692:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2204      	movs	r2, #4
 8006698:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80066a4:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2201      	movs	r2, #1
 80066aa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d007      	beq.n	80066ca <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066be:	2201      	movs	r2, #1
 80066c0:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	2200      	movs	r2, #0
 80066c8:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80066d2:	2300      	movs	r3, #0
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3710      	adds	r7, #16
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}

080066dc <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80066dc:	b480      	push	{r7}
 80066de:	b089      	sub	sp, #36	@ 0x24
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 80066e6:	2300      	movs	r3, #0
 80066e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80066ee:	e1c2      	b.n	8006a76 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	2101      	movs	r1, #1
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	fa01 f303 	lsl.w	r3, r1, r3
 80066fc:	4013      	ands	r3, r2
 80066fe:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2b00      	cmp	r3, #0
 8006708:	f000 81b2 	beq.w	8006a70 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	4a55      	ldr	r2, [pc, #340]	@ (8006864 <HAL_GPIO_Init+0x188>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d15d      	bne.n	80067d0 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 800671a:	2201      	movs	r2, #1
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	fa02 f303 	lsl.w	r3, r2, r3
 8006722:	43db      	mvns	r3, r3
 8006724:	69fa      	ldr	r2, [r7, #28]
 8006726:	4013      	ands	r3, r2
 8006728:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	f003 0201 	and.w	r2, r3, #1
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	fa02 f303 	lsl.w	r3, r2, r3
 8006738:	69fa      	ldr	r2, [r7, #28]
 800673a:	4313      	orrs	r3, r2
 800673c:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	69fa      	ldr	r2, [r7, #28]
 8006742:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8006744:	4a48      	ldr	r2, [pc, #288]	@ (8006868 <HAL_GPIO_Init+0x18c>)
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800674c:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 800674e:	4a46      	ldr	r2, [pc, #280]	@ (8006868 <HAL_GPIO_Init+0x18c>)
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	00db      	lsls	r3, r3, #3
 8006754:	4413      	add	r3, r2
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 800675a:	69bb      	ldr	r3, [r7, #24]
 800675c:	08da      	lsrs	r2, r3, #3
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	3208      	adds	r2, #8
 8006762:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006766:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8006768:	69bb      	ldr	r3, [r7, #24]
 800676a:	f003 0307 	and.w	r3, r3, #7
 800676e:	009b      	lsls	r3, r3, #2
 8006770:	220f      	movs	r2, #15
 8006772:	fa02 f303 	lsl.w	r3, r2, r3
 8006776:	43db      	mvns	r3, r3
 8006778:	69fa      	ldr	r2, [r7, #28]
 800677a:	4013      	ands	r3, r2
 800677c:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 800677e:	69bb      	ldr	r3, [r7, #24]
 8006780:	f003 0307 	and.w	r3, r3, #7
 8006784:	009b      	lsls	r3, r3, #2
 8006786:	220b      	movs	r2, #11
 8006788:	fa02 f303 	lsl.w	r3, r2, r3
 800678c:	69fa      	ldr	r2, [r7, #28]
 800678e:	4313      	orrs	r3, r2
 8006790:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8006792:	69bb      	ldr	r3, [r7, #24]
 8006794:	08da      	lsrs	r2, r3, #3
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	3208      	adds	r2, #8
 800679a:	69f9      	ldr	r1, [r7, #28]
 800679c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80067a6:	69bb      	ldr	r3, [r7, #24]
 80067a8:	005b      	lsls	r3, r3, #1
 80067aa:	2203      	movs	r2, #3
 80067ac:	fa02 f303 	lsl.w	r3, r2, r3
 80067b0:	43db      	mvns	r3, r3
 80067b2:	69fa      	ldr	r2, [r7, #28]
 80067b4:	4013      	ands	r3, r2
 80067b6:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 80067b8:	69bb      	ldr	r3, [r7, #24]
 80067ba:	005b      	lsls	r3, r3, #1
 80067bc:	2202      	movs	r2, #2
 80067be:	fa02 f303 	lsl.w	r3, r2, r3
 80067c2:	69fa      	ldr	r2, [r7, #28]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	69fa      	ldr	r2, [r7, #28]
 80067cc:	601a      	str	r2, [r3, #0]
 80067ce:	e067      	b.n	80068a0 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	2b02      	cmp	r3, #2
 80067d6:	d003      	beq.n	80067e0 <HAL_GPIO_Init+0x104>
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	2b12      	cmp	r3, #18
 80067de:	d145      	bne.n	800686c <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	08da      	lsrs	r2, r3, #3
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	3208      	adds	r2, #8
 80067e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067ec:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	f003 0307 	and.w	r3, r3, #7
 80067f4:	009b      	lsls	r3, r3, #2
 80067f6:	220f      	movs	r2, #15
 80067f8:	fa02 f303 	lsl.w	r3, r2, r3
 80067fc:	43db      	mvns	r3, r3
 80067fe:	69fa      	ldr	r2, [r7, #28]
 8006800:	4013      	ands	r3, r2
 8006802:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	691b      	ldr	r3, [r3, #16]
 8006808:	f003 020f 	and.w	r2, r3, #15
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	f003 0307 	and.w	r3, r3, #7
 8006812:	009b      	lsls	r3, r3, #2
 8006814:	fa02 f303 	lsl.w	r3, r2, r3
 8006818:	69fa      	ldr	r2, [r7, #28]
 800681a:	4313      	orrs	r3, r2
 800681c:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	08da      	lsrs	r2, r3, #3
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	3208      	adds	r2, #8
 8006826:	69f9      	ldr	r1, [r7, #28]
 8006828:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8006832:	69bb      	ldr	r3, [r7, #24]
 8006834:	005b      	lsls	r3, r3, #1
 8006836:	2203      	movs	r2, #3
 8006838:	fa02 f303 	lsl.w	r3, r2, r3
 800683c:	43db      	mvns	r3, r3
 800683e:	69fa      	ldr	r2, [r7, #28]
 8006840:	4013      	ands	r3, r2
 8006842:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	f003 0203 	and.w	r2, r3, #3
 800684c:	69bb      	ldr	r3, [r7, #24]
 800684e:	005b      	lsls	r3, r3, #1
 8006850:	fa02 f303 	lsl.w	r3, r2, r3
 8006854:	69fa      	ldr	r2, [r7, #28]
 8006856:	4313      	orrs	r3, r2
 8006858:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	69fa      	ldr	r2, [r7, #28]
 800685e:	601a      	str	r2, [r3, #0]
 8006860:	e01e      	b.n	80068a0 <HAL_GPIO_Init+0x1c4>
 8006862:	bf00      	nop
 8006864:	46020000 	.word	0x46020000
 8006868:	08018d9c 	.word	0x08018d9c
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8006872:	69bb      	ldr	r3, [r7, #24]
 8006874:	005b      	lsls	r3, r3, #1
 8006876:	2203      	movs	r2, #3
 8006878:	fa02 f303 	lsl.w	r3, r2, r3
 800687c:	43db      	mvns	r3, r3
 800687e:	69fa      	ldr	r2, [r7, #28]
 8006880:	4013      	ands	r3, r2
 8006882:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	f003 0203 	and.w	r2, r3, #3
 800688c:	69bb      	ldr	r3, [r7, #24]
 800688e:	005b      	lsls	r3, r3, #1
 8006890:	fa02 f303 	lsl.w	r3, r2, r3
 8006894:	69fa      	ldr	r2, [r7, #28]
 8006896:	4313      	orrs	r3, r2
 8006898:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	69fa      	ldr	r2, [r7, #28]
 800689e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d00b      	beq.n	80068c0 <HAL_GPIO_Init+0x1e4>
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	2b02      	cmp	r3, #2
 80068ae:	d007      	beq.n	80068c0 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80068b4:	2b11      	cmp	r3, #17
 80068b6:	d003      	beq.n	80068c0 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	2b12      	cmp	r3, #18
 80068be:	d130      	bne.n	8006922 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	005b      	lsls	r3, r3, #1
 80068ca:	2203      	movs	r2, #3
 80068cc:	fa02 f303 	lsl.w	r3, r2, r3
 80068d0:	43db      	mvns	r3, r3
 80068d2:	69fa      	ldr	r2, [r7, #28]
 80068d4:	4013      	ands	r3, r2
 80068d6:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	68da      	ldr	r2, [r3, #12]
 80068dc:	69bb      	ldr	r3, [r7, #24]
 80068de:	005b      	lsls	r3, r3, #1
 80068e0:	fa02 f303 	lsl.w	r3, r2, r3
 80068e4:	69fa      	ldr	r2, [r7, #28]
 80068e6:	4313      	orrs	r3, r2
 80068e8:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	69fa      	ldr	r2, [r7, #28]
 80068ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 80068f6:	2201      	movs	r2, #1
 80068f8:	69bb      	ldr	r3, [r7, #24]
 80068fa:	fa02 f303 	lsl.w	r3, r2, r3
 80068fe:	43db      	mvns	r3, r3
 8006900:	69fa      	ldr	r2, [r7, #28]
 8006902:	4013      	ands	r3, r2
 8006904:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	091b      	lsrs	r3, r3, #4
 800690c:	f003 0201 	and.w	r2, r3, #1
 8006910:	69bb      	ldr	r3, [r7, #24]
 8006912:	fa02 f303 	lsl.w	r3, r2, r3
 8006916:	69fa      	ldr	r2, [r7, #28]
 8006918:	4313      	orrs	r3, r2
 800691a:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	69fa      	ldr	r2, [r7, #28]
 8006920:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	2b03      	cmp	r3, #3
 8006928:	d107      	bne.n	800693a <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 800692e:	2b03      	cmp	r3, #3
 8006930:	d11b      	bne.n	800696a <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	2b01      	cmp	r3, #1
 8006938:	d017      	beq.n	800696a <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	68db      	ldr	r3, [r3, #12]
 800693e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8006940:	69bb      	ldr	r3, [r7, #24]
 8006942:	005b      	lsls	r3, r3, #1
 8006944:	2203      	movs	r2, #3
 8006946:	fa02 f303 	lsl.w	r3, r2, r3
 800694a:	43db      	mvns	r3, r3
 800694c:	69fa      	ldr	r2, [r7, #28]
 800694e:	4013      	ands	r3, r2
 8006950:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	689a      	ldr	r2, [r3, #8]
 8006956:	69bb      	ldr	r3, [r7, #24]
 8006958:	005b      	lsls	r3, r3, #1
 800695a:	fa02 f303 	lsl.w	r3, r2, r3
 800695e:	69fa      	ldr	r2, [r7, #28]
 8006960:	4313      	orrs	r3, r2
 8006962:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	69fa      	ldr	r2, [r7, #28]
 8006968:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006972:	2b00      	cmp	r3, #0
 8006974:	d07c      	beq.n	8006a70 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8006976:	4a47      	ldr	r2, [pc, #284]	@ (8006a94 <HAL_GPIO_Init+0x3b8>)
 8006978:	697b      	ldr	r3, [r7, #20]
 800697a:	089b      	lsrs	r3, r3, #2
 800697c:	3318      	adds	r3, #24
 800697e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006982:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	f003 0303 	and.w	r3, r3, #3
 800698a:	00db      	lsls	r3, r3, #3
 800698c:	220f      	movs	r2, #15
 800698e:	fa02 f303 	lsl.w	r3, r2, r3
 8006992:	43db      	mvns	r3, r3
 8006994:	69fa      	ldr	r2, [r7, #28]
 8006996:	4013      	ands	r3, r2
 8006998:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	0a9a      	lsrs	r2, r3, #10
 800699e:	4b3e      	ldr	r3, [pc, #248]	@ (8006a98 <HAL_GPIO_Init+0x3bc>)
 80069a0:	4013      	ands	r3, r2
 80069a2:	697a      	ldr	r2, [r7, #20]
 80069a4:	f002 0203 	and.w	r2, r2, #3
 80069a8:	00d2      	lsls	r2, r2, #3
 80069aa:	4093      	lsls	r3, r2
 80069ac:	69fa      	ldr	r2, [r7, #28]
 80069ae:	4313      	orrs	r3, r2
 80069b0:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80069b2:	4938      	ldr	r1, [pc, #224]	@ (8006a94 <HAL_GPIO_Init+0x3b8>)
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	089b      	lsrs	r3, r3, #2
 80069b8:	3318      	adds	r3, #24
 80069ba:	69fa      	ldr	r2, [r7, #28]
 80069bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80069c0:	4b34      	ldr	r3, [pc, #208]	@ (8006a94 <HAL_GPIO_Init+0x3b8>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	43db      	mvns	r3, r3
 80069ca:	69fa      	ldr	r2, [r7, #28]
 80069cc:	4013      	ands	r3, r2
 80069ce:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d003      	beq.n	80069e4 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 80069dc:	69fa      	ldr	r2, [r7, #28]
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	4313      	orrs	r3, r2
 80069e2:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 80069e4:	4a2b      	ldr	r2, [pc, #172]	@ (8006a94 <HAL_GPIO_Init+0x3b8>)
 80069e6:	69fb      	ldr	r3, [r7, #28]
 80069e8:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80069ea:	4b2a      	ldr	r3, [pc, #168]	@ (8006a94 <HAL_GPIO_Init+0x3b8>)
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	43db      	mvns	r3, r3
 80069f4:	69fa      	ldr	r2, [r7, #28]
 80069f6:	4013      	ands	r3, r2
 80069f8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	685b      	ldr	r3, [r3, #4]
 80069fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d003      	beq.n	8006a0e <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8006a06:	69fa      	ldr	r2, [r7, #28]
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8006a0e:	4a21      	ldr	r2, [pc, #132]	@ (8006a94 <HAL_GPIO_Init+0x3b8>)
 8006a10:	69fb      	ldr	r3, [r7, #28]
 8006a12:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8006a14:	4b1f      	ldr	r3, [pc, #124]	@ (8006a94 <HAL_GPIO_Init+0x3b8>)
 8006a16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a1a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	43db      	mvns	r3, r3
 8006a20:	69fa      	ldr	r2, [r7, #28]
 8006a22:	4013      	ands	r3, r2
 8006a24:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d003      	beq.n	8006a3a <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8006a32:	69fa      	ldr	r2, [r7, #28]
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8006a3a:	4a16      	ldr	r2, [pc, #88]	@ (8006a94 <HAL_GPIO_Init+0x3b8>)
 8006a3c:	69fb      	ldr	r3, [r7, #28]
 8006a3e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8006a42:	4b14      	ldr	r3, [pc, #80]	@ (8006a94 <HAL_GPIO_Init+0x3b8>)
 8006a44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a48:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	43db      	mvns	r3, r3
 8006a4e:	69fa      	ldr	r2, [r7, #28]
 8006a50:	4013      	ands	r3, r2
 8006a52:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d003      	beq.n	8006a68 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8006a60:	69fa      	ldr	r2, [r7, #28]
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	4313      	orrs	r3, r2
 8006a66:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8006a68:	4a0a      	ldr	r2, [pc, #40]	@ (8006a94 <HAL_GPIO_Init+0x3b8>)
 8006a6a:	69fb      	ldr	r3, [r7, #28]
 8006a6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	3301      	adds	r3, #1
 8006a74:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	697b      	ldr	r3, [r7, #20]
 8006a7c:	fa22 f303 	lsr.w	r3, r2, r3
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	f47f ae35 	bne.w	80066f0 <HAL_GPIO_Init+0x14>
  }
}
 8006a86:	bf00      	nop
 8006a88:	bf00      	nop
 8006a8a:	3724      	adds	r7, #36	@ 0x24
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr
 8006a94:	46022000 	.word	0x46022000
 8006a98:	002f7f7f 	.word	0x002f7f7f

08006a9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b085      	sub	sp, #20
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
 8006aa4:	460b      	mov	r3, r1
 8006aa6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	691a      	ldr	r2, [r3, #16]
 8006aac:	887b      	ldrh	r3, [r7, #2]
 8006aae:	4013      	ands	r3, r2
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d002      	beq.n	8006aba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	73fb      	strb	r3, [r7, #15]
 8006ab8:	e001      	b.n	8006abe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006aba:	2300      	movs	r3, #0
 8006abc:	73fb      	strb	r3, [r7, #15]
  }

  return bitstatus;
 8006abe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	3714      	adds	r7, #20
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	4770      	bx	lr

08006acc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b083      	sub	sp, #12
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
 8006ad4:	460b      	mov	r3, r1
 8006ad6:	807b      	strh	r3, [r7, #2]
 8006ad8:	4613      	mov	r3, r2
 8006ada:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006adc:	787b      	ldrb	r3, [r7, #1]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d003      	beq.n	8006aea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006ae2:	887a      	ldrh	r2, [r7, #2]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8006ae8:	e002      	b.n	8006af0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8006aea:	887a      	ldrh	r2, [r7, #2]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006af0:	bf00      	nop
 8006af2:	370c      	adds	r7, #12
 8006af4:	46bd      	mov	sp, r7
 8006af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afa:	4770      	bx	lr

08006afc <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b085      	sub	sp, #20
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	460b      	mov	r3, r1
 8006b06:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	695b      	ldr	r3, [r3, #20]
 8006b0c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006b0e:	887a      	ldrh	r2, [r7, #2]
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	4013      	ands	r3, r2
 8006b14:	041a      	lsls	r2, r3, #16
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	43d9      	mvns	r1, r3
 8006b1a:	887b      	ldrh	r3, [r7, #2]
 8006b1c:	400b      	ands	r3, r1
 8006b1e:	431a      	orrs	r2, r3
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	619a      	str	r2, [r3, #24]
}
 8006b24:	bf00      	nop
 8006b26:	3714      	adds	r7, #20
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr

08006b30 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b082      	sub	sp, #8
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	4603      	mov	r3, r0
 8006b38:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8006b3a:	4b0f      	ldr	r3, [pc, #60]	@ (8006b78 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8006b3c:	68da      	ldr	r2, [r3, #12]
 8006b3e:	88fb      	ldrh	r3, [r7, #6]
 8006b40:	4013      	ands	r3, r2
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d006      	beq.n	8006b54 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8006b46:	4a0c      	ldr	r2, [pc, #48]	@ (8006b78 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8006b48:	88fb      	ldrh	r3, [r7, #6]
 8006b4a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8006b4c:	88fb      	ldrh	r3, [r7, #6]
 8006b4e:	4618      	mov	r0, r3
 8006b50:	f000 f814 	bl	8006b7c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8006b54:	4b08      	ldr	r3, [pc, #32]	@ (8006b78 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8006b56:	691a      	ldr	r2, [r3, #16]
 8006b58:	88fb      	ldrh	r3, [r7, #6]
 8006b5a:	4013      	ands	r3, r2
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d006      	beq.n	8006b6e <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8006b60:	4a05      	ldr	r2, [pc, #20]	@ (8006b78 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8006b62:	88fb      	ldrh	r3, [r7, #6]
 8006b64:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8006b66:	88fb      	ldrh	r3, [r7, #6]
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f000 f812 	bl	8006b92 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8006b6e:	bf00      	nop
 8006b70:	3708      	adds	r7, #8
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
 8006b76:	bf00      	nop
 8006b78:	46022000 	.word	0x46022000

08006b7c <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b083      	sub	sp, #12
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	4603      	mov	r3, r0
 8006b84:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8006b86:	bf00      	nop
 8006b88:	370c      	adds	r7, #12
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr

08006b92 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8006b92:	b480      	push	{r7}
 8006b94:	b083      	sub	sp, #12
 8006b96:	af00      	add	r7, sp, #0
 8006b98:	4603      	mov	r3, r0
 8006b9a:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8006b9c:	bf00      	nop
 8006b9e:	370c      	adds	r7, #12
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr

08006ba8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b082      	sub	sp, #8
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d101      	bne.n	8006bba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	e08d      	b.n	8006cd6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bc0:	b2db      	uxtb	r3, r3
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d106      	bne.n	8006bd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f7fc fca6 	bl	8003520 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2224      	movs	r2, #36	@ 0x24
 8006bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	681a      	ldr	r2, [r3, #0]
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f022 0201 	bic.w	r2, r2, #1
 8006bea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	685a      	ldr	r2, [r3, #4]
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006bf8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	689a      	ldr	r2, [r3, #8]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006c08:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	68db      	ldr	r3, [r3, #12]
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d107      	bne.n	8006c22 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	689a      	ldr	r2, [r3, #8]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006c1e:	609a      	str	r2, [r3, #8]
 8006c20:	e006      	b.n	8006c30 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	689a      	ldr	r2, [r3, #8]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006c2e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	2b02      	cmp	r3, #2
 8006c36:	d108      	bne.n	8006c4a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	685a      	ldr	r2, [r3, #4]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c46:	605a      	str	r2, [r3, #4]
 8006c48:	e007      	b.n	8006c5a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	685a      	ldr	r2, [r3, #4]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c58:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	687a      	ldr	r2, [r7, #4]
 8006c62:	6812      	ldr	r2, [r2, #0]
 8006c64:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006c68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c6c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	68da      	ldr	r2, [r3, #12]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006c7c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	691a      	ldr	r2, [r3, #16]
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	695b      	ldr	r3, [r3, #20]
 8006c86:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	699b      	ldr	r3, [r3, #24]
 8006c8e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	430a      	orrs	r2, r1
 8006c96:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	69d9      	ldr	r1, [r3, #28]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6a1a      	ldr	r2, [r3, #32]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	430a      	orrs	r2, r1
 8006ca6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	681a      	ldr	r2, [r3, #0]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f042 0201 	orr.w	r2, r2, #1
 8006cb6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2220      	movs	r2, #32
 8006cc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2200      	movs	r2, #0
 8006cca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3708      	adds	r7, #8
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}
	...

08006ce0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b088      	sub	sp, #32
 8006ce4:	af02      	add	r7, sp, #8
 8006ce6:	60f8      	str	r0, [r7, #12]
 8006ce8:	607a      	str	r2, [r7, #4]
 8006cea:	461a      	mov	r2, r3
 8006cec:	460b      	mov	r3, r1
 8006cee:	817b      	strh	r3, [r7, #10]
 8006cf0:	4613      	mov	r3, r2
 8006cf2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006cfa:	b2db      	uxtb	r3, r3
 8006cfc:	2b20      	cmp	r3, #32
 8006cfe:	f040 80da 	bne.w	8006eb6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	d101      	bne.n	8006d10 <HAL_I2C_Master_Transmit+0x30>
 8006d0c:	2302      	movs	r3, #2
 8006d0e:	e0d3      	b.n	8006eb8 <HAL_I2C_Master_Transmit+0x1d8>
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2201      	movs	r2, #1
 8006d14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006d18:	f7ff fafc 	bl	8006314 <HAL_GetTick>
 8006d1c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006d1e:	697b      	ldr	r3, [r7, #20]
 8006d20:	9300      	str	r3, [sp, #0]
 8006d22:	2319      	movs	r3, #25
 8006d24:	2201      	movs	r2, #1
 8006d26:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006d2a:	68f8      	ldr	r0, [r7, #12]
 8006d2c:	f000 fcbc 	bl	80076a8 <I2C_WaitOnFlagUntilTimeout>
 8006d30:	4603      	mov	r3, r0
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d001      	beq.n	8006d3a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e0be      	b.n	8006eb8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2221      	movs	r2, #33	@ 0x21
 8006d3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2210      	movs	r2, #16
 8006d46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	687a      	ldr	r2, [r7, #4]
 8006d54:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	893a      	ldrh	r2, [r7, #8]
 8006d5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	2bff      	cmp	r3, #255	@ 0xff
 8006d6a:	d90e      	bls.n	8006d8a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	22ff      	movs	r2, #255	@ 0xff
 8006d70:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d76:	b2da      	uxtb	r2, r3
 8006d78:	8979      	ldrh	r1, [r7, #10]
 8006d7a:	4b51      	ldr	r3, [pc, #324]	@ (8006ec0 <HAL_I2C_Master_Transmit+0x1e0>)
 8006d7c:	9300      	str	r3, [sp, #0]
 8006d7e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006d82:	68f8      	ldr	r0, [r7, #12]
 8006d84:	f000 fee0 	bl	8007b48 <I2C_TransferConfig>
 8006d88:	e06c      	b.n	8006e64 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d8e:	b29a      	uxth	r2, r3
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d98:	b2da      	uxtb	r2, r3
 8006d9a:	8979      	ldrh	r1, [r7, #10]
 8006d9c:	4b48      	ldr	r3, [pc, #288]	@ (8006ec0 <HAL_I2C_Master_Transmit+0x1e0>)
 8006d9e:	9300      	str	r3, [sp, #0]
 8006da0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006da4:	68f8      	ldr	r0, [r7, #12]
 8006da6:	f000 fecf 	bl	8007b48 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006daa:	e05b      	b.n	8006e64 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006dac:	697a      	ldr	r2, [r7, #20]
 8006dae:	6a39      	ldr	r1, [r7, #32]
 8006db0:	68f8      	ldr	r0, [r7, #12]
 8006db2:	f000 fcd2 	bl	800775a <I2C_WaitOnTXISFlagUntilTimeout>
 8006db6:	4603      	mov	r3, r0
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d001      	beq.n	8006dc0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	e07b      	b.n	8006eb8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dc4:	781a      	ldrb	r2, [r3, #0]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dd0:	1c5a      	adds	r2, r3, #1
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	3b01      	subs	r3, #1
 8006dde:	b29a      	uxth	r2, r3
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006de8:	3b01      	subs	r3, #1
 8006dea:	b29a      	uxth	r2, r3
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d034      	beq.n	8006e64 <HAL_I2C_Master_Transmit+0x184>
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d130      	bne.n	8006e64 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	9300      	str	r3, [sp, #0]
 8006e06:	6a3b      	ldr	r3, [r7, #32]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	2180      	movs	r1, #128	@ 0x80
 8006e0c:	68f8      	ldr	r0, [r7, #12]
 8006e0e:	f000 fc4b 	bl	80076a8 <I2C_WaitOnFlagUntilTimeout>
 8006e12:	4603      	mov	r3, r0
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d001      	beq.n	8006e1c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e04d      	b.n	8006eb8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	2bff      	cmp	r3, #255	@ 0xff
 8006e24:	d90e      	bls.n	8006e44 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	22ff      	movs	r2, #255	@ 0xff
 8006e2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e30:	b2da      	uxtb	r2, r3
 8006e32:	8979      	ldrh	r1, [r7, #10]
 8006e34:	2300      	movs	r3, #0
 8006e36:	9300      	str	r3, [sp, #0]
 8006e38:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006e3c:	68f8      	ldr	r0, [r7, #12]
 8006e3e:	f000 fe83 	bl	8007b48 <I2C_TransferConfig>
 8006e42:	e00f      	b.n	8006e64 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e48:	b29a      	uxth	r2, r3
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e52:	b2da      	uxtb	r2, r3
 8006e54:	8979      	ldrh	r1, [r7, #10]
 8006e56:	2300      	movs	r3, #0
 8006e58:	9300      	str	r3, [sp, #0]
 8006e5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006e5e:	68f8      	ldr	r0, [r7, #12]
 8006e60:	f000 fe72 	bl	8007b48 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d19e      	bne.n	8006dac <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e6e:	697a      	ldr	r2, [r7, #20]
 8006e70:	6a39      	ldr	r1, [r7, #32]
 8006e72:	68f8      	ldr	r0, [r7, #12]
 8006e74:	f000 fcb8 	bl	80077e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d001      	beq.n	8006e82 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e01a      	b.n	8006eb8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	2220      	movs	r2, #32
 8006e88:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	6859      	ldr	r1, [r3, #4]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681a      	ldr	r2, [r3, #0]
 8006e94:	4b0b      	ldr	r3, [pc, #44]	@ (8006ec4 <HAL_I2C_Master_Transmit+0x1e4>)
 8006e96:	400b      	ands	r3, r1
 8006e98:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2220      	movs	r2, #32
 8006e9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2200      	movs	r2, #0
 8006eae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	e000      	b.n	8006eb8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8006eb6:	2302      	movs	r3, #2
  }
}
 8006eb8:	4618      	mov	r0, r3
 8006eba:	3718      	adds	r7, #24
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bd80      	pop	{r7, pc}
 8006ec0:	80002000 	.word	0x80002000
 8006ec4:	fe00e800 	.word	0xfe00e800

08006ec8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b088      	sub	sp, #32
 8006ecc:	af02      	add	r7, sp, #8
 8006ece:	60f8      	str	r0, [r7, #12]
 8006ed0:	607a      	str	r2, [r7, #4]
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	460b      	mov	r3, r1
 8006ed6:	817b      	strh	r3, [r7, #10]
 8006ed8:	4613      	mov	r3, r2
 8006eda:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	2b20      	cmp	r3, #32
 8006ee6:	f040 80db 	bne.w	80070a0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d101      	bne.n	8006ef8 <HAL_I2C_Master_Receive+0x30>
 8006ef4:	2302      	movs	r3, #2
 8006ef6:	e0d4      	b.n	80070a2 <HAL_I2C_Master_Receive+0x1da>
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006f00:	f7ff fa08 	bl	8006314 <HAL_GetTick>
 8006f04:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006f06:	697b      	ldr	r3, [r7, #20]
 8006f08:	9300      	str	r3, [sp, #0]
 8006f0a:	2319      	movs	r3, #25
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006f12:	68f8      	ldr	r0, [r7, #12]
 8006f14:	f000 fbc8 	bl	80076a8 <I2C_WaitOnFlagUntilTimeout>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d001      	beq.n	8006f22 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	e0bf      	b.n	80070a2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2222      	movs	r2, #34	@ 0x22
 8006f26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2210      	movs	r2, #16
 8006f2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2200      	movs	r2, #0
 8006f36:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	687a      	ldr	r2, [r7, #4]
 8006f3c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	893a      	ldrh	r2, [r7, #8]
 8006f42:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2200      	movs	r2, #0
 8006f48:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	2bff      	cmp	r3, #255	@ 0xff
 8006f52:	d90e      	bls.n	8006f72 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	22ff      	movs	r2, #255	@ 0xff
 8006f58:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f5e:	b2da      	uxtb	r2, r3
 8006f60:	8979      	ldrh	r1, [r7, #10]
 8006f62:	4b52      	ldr	r3, [pc, #328]	@ (80070ac <HAL_I2C_Master_Receive+0x1e4>)
 8006f64:	9300      	str	r3, [sp, #0]
 8006f66:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006f6a:	68f8      	ldr	r0, [r7, #12]
 8006f6c:	f000 fdec 	bl	8007b48 <I2C_TransferConfig>
 8006f70:	e06d      	b.n	800704e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f76:	b29a      	uxth	r2, r3
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f80:	b2da      	uxtb	r2, r3
 8006f82:	8979      	ldrh	r1, [r7, #10]
 8006f84:	4b49      	ldr	r3, [pc, #292]	@ (80070ac <HAL_I2C_Master_Receive+0x1e4>)
 8006f86:	9300      	str	r3, [sp, #0]
 8006f88:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006f8c:	68f8      	ldr	r0, [r7, #12]
 8006f8e:	f000 fddb 	bl	8007b48 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8006f92:	e05c      	b.n	800704e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f94:	697a      	ldr	r2, [r7, #20]
 8006f96:	6a39      	ldr	r1, [r7, #32]
 8006f98:	68f8      	ldr	r0, [r7, #12]
 8006f9a:	f000 fc69 	bl	8007870 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d001      	beq.n	8006fa8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e07c      	b.n	80070a2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fb2:	b2d2      	uxtb	r2, r2
 8006fb4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fba:	1c5a      	adds	r2, r3, #1
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fc4:	3b01      	subs	r3, #1
 8006fc6:	b29a      	uxth	r2, r3
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fd0:	b29b      	uxth	r3, r3
 8006fd2:	3b01      	subs	r3, #1
 8006fd4:	b29a      	uxth	r2, r3
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d034      	beq.n	800704e <HAL_I2C_Master_Receive+0x186>
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d130      	bne.n	800704e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006fec:	697b      	ldr	r3, [r7, #20]
 8006fee:	9300      	str	r3, [sp, #0]
 8006ff0:	6a3b      	ldr	r3, [r7, #32]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	2180      	movs	r1, #128	@ 0x80
 8006ff6:	68f8      	ldr	r0, [r7, #12]
 8006ff8:	f000 fb56 	bl	80076a8 <I2C_WaitOnFlagUntilTimeout>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d001      	beq.n	8007006 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	e04d      	b.n	80070a2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800700a:	b29b      	uxth	r3, r3
 800700c:	2bff      	cmp	r3, #255	@ 0xff
 800700e:	d90e      	bls.n	800702e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	22ff      	movs	r2, #255	@ 0xff
 8007014:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800701a:	b2da      	uxtb	r2, r3
 800701c:	8979      	ldrh	r1, [r7, #10]
 800701e:	2300      	movs	r3, #0
 8007020:	9300      	str	r3, [sp, #0]
 8007022:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007026:	68f8      	ldr	r0, [r7, #12]
 8007028:	f000 fd8e 	bl	8007b48 <I2C_TransferConfig>
 800702c:	e00f      	b.n	800704e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007032:	b29a      	uxth	r2, r3
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800703c:	b2da      	uxtb	r2, r3
 800703e:	8979      	ldrh	r1, [r7, #10]
 8007040:	2300      	movs	r3, #0
 8007042:	9300      	str	r3, [sp, #0]
 8007044:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007048:	68f8      	ldr	r0, [r7, #12]
 800704a:	f000 fd7d 	bl	8007b48 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007052:	b29b      	uxth	r3, r3
 8007054:	2b00      	cmp	r3, #0
 8007056:	d19d      	bne.n	8006f94 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007058:	697a      	ldr	r2, [r7, #20]
 800705a:	6a39      	ldr	r1, [r7, #32]
 800705c:	68f8      	ldr	r0, [r7, #12]
 800705e:	f000 fbc3 	bl	80077e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007062:	4603      	mov	r3, r0
 8007064:	2b00      	cmp	r3, #0
 8007066:	d001      	beq.n	800706c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8007068:	2301      	movs	r3, #1
 800706a:	e01a      	b.n	80070a2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	2220      	movs	r2, #32
 8007072:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	6859      	ldr	r1, [r3, #4]
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681a      	ldr	r2, [r3, #0]
 800707e:	4b0c      	ldr	r3, [pc, #48]	@ (80070b0 <HAL_I2C_Master_Receive+0x1e8>)
 8007080:	400b      	ands	r3, r1
 8007082:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2220      	movs	r2, #32
 8007088:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2200      	movs	r2, #0
 8007090:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	2200      	movs	r2, #0
 8007098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800709c:	2300      	movs	r3, #0
 800709e:	e000      	b.n	80070a2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80070a0:	2302      	movs	r3, #2
  }
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3718      	adds	r7, #24
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}
 80070aa:	bf00      	nop
 80070ac:	80002400 	.word	0x80002400
 80070b0:	fe00e800 	.word	0xfe00e800

080070b4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b088      	sub	sp, #32
 80070b8:	af02      	add	r7, sp, #8
 80070ba:	60f8      	str	r0, [r7, #12]
 80070bc:	4608      	mov	r0, r1
 80070be:	4611      	mov	r1, r2
 80070c0:	461a      	mov	r2, r3
 80070c2:	4603      	mov	r3, r0
 80070c4:	817b      	strh	r3, [r7, #10]
 80070c6:	460b      	mov	r3, r1
 80070c8:	813b      	strh	r3, [r7, #8]
 80070ca:	4613      	mov	r3, r2
 80070cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	2b20      	cmp	r3, #32
 80070d8:	f040 80f9 	bne.w	80072ce <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80070dc:	6a3b      	ldr	r3, [r7, #32]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d002      	beq.n	80070e8 <HAL_I2C_Mem_Write+0x34>
 80070e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d105      	bne.n	80070f4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80070ee:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80070f0:	2301      	movs	r3, #1
 80070f2:	e0ed      	b.n	80072d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80070fa:	2b01      	cmp	r3, #1
 80070fc:	d101      	bne.n	8007102 <HAL_I2C_Mem_Write+0x4e>
 80070fe:	2302      	movs	r3, #2
 8007100:	e0e6      	b.n	80072d0 <HAL_I2C_Mem_Write+0x21c>
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2201      	movs	r2, #1
 8007106:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800710a:	f7ff f903 	bl	8006314 <HAL_GetTick>
 800710e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	9300      	str	r3, [sp, #0]
 8007114:	2319      	movs	r3, #25
 8007116:	2201      	movs	r2, #1
 8007118:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800711c:	68f8      	ldr	r0, [r7, #12]
 800711e:	f000 fac3 	bl	80076a8 <I2C_WaitOnFlagUntilTimeout>
 8007122:	4603      	mov	r3, r0
 8007124:	2b00      	cmp	r3, #0
 8007126:	d001      	beq.n	800712c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007128:	2301      	movs	r3, #1
 800712a:	e0d1      	b.n	80072d0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2221      	movs	r2, #33	@ 0x21
 8007130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2240      	movs	r2, #64	@ 0x40
 8007138:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2200      	movs	r2, #0
 8007140:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	6a3a      	ldr	r2, [r7, #32]
 8007146:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800714c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2200      	movs	r2, #0
 8007152:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007154:	88f8      	ldrh	r0, [r7, #6]
 8007156:	893a      	ldrh	r2, [r7, #8]
 8007158:	8979      	ldrh	r1, [r7, #10]
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	9301      	str	r3, [sp, #4]
 800715e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007160:	9300      	str	r3, [sp, #0]
 8007162:	4603      	mov	r3, r0
 8007164:	68f8      	ldr	r0, [r7, #12]
 8007166:	f000 f9d3 	bl	8007510 <I2C_RequestMemoryWrite>
 800716a:	4603      	mov	r3, r0
 800716c:	2b00      	cmp	r3, #0
 800716e:	d005      	beq.n	800717c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2200      	movs	r2, #0
 8007174:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007178:	2301      	movs	r3, #1
 800717a:	e0a9      	b.n	80072d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007180:	b29b      	uxth	r3, r3
 8007182:	2bff      	cmp	r3, #255	@ 0xff
 8007184:	d90e      	bls.n	80071a4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	22ff      	movs	r2, #255	@ 0xff
 800718a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007190:	b2da      	uxtb	r2, r3
 8007192:	8979      	ldrh	r1, [r7, #10]
 8007194:	2300      	movs	r3, #0
 8007196:	9300      	str	r3, [sp, #0]
 8007198:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800719c:	68f8      	ldr	r0, [r7, #12]
 800719e:	f000 fcd3 	bl	8007b48 <I2C_TransferConfig>
 80071a2:	e00f      	b.n	80071c4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071a8:	b29a      	uxth	r2, r3
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071b2:	b2da      	uxtb	r2, r3
 80071b4:	8979      	ldrh	r1, [r7, #10]
 80071b6:	2300      	movs	r3, #0
 80071b8:	9300      	str	r3, [sp, #0]
 80071ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80071be:	68f8      	ldr	r0, [r7, #12]
 80071c0:	f000 fcc2 	bl	8007b48 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80071c4:	697a      	ldr	r2, [r7, #20]
 80071c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80071c8:	68f8      	ldr	r0, [r7, #12]
 80071ca:	f000 fac6 	bl	800775a <I2C_WaitOnTXISFlagUntilTimeout>
 80071ce:	4603      	mov	r3, r0
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d001      	beq.n	80071d8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	e07b      	b.n	80072d0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071dc:	781a      	ldrb	r2, [r3, #0]
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071e8:	1c5a      	adds	r2, r3, #1
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	3b01      	subs	r3, #1
 80071f6:	b29a      	uxth	r2, r3
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007200:	3b01      	subs	r3, #1
 8007202:	b29a      	uxth	r2, r3
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800720c:	b29b      	uxth	r3, r3
 800720e:	2b00      	cmp	r3, #0
 8007210:	d034      	beq.n	800727c <HAL_I2C_Mem_Write+0x1c8>
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007216:	2b00      	cmp	r3, #0
 8007218:	d130      	bne.n	800727c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	9300      	str	r3, [sp, #0]
 800721e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007220:	2200      	movs	r2, #0
 8007222:	2180      	movs	r1, #128	@ 0x80
 8007224:	68f8      	ldr	r0, [r7, #12]
 8007226:	f000 fa3f 	bl	80076a8 <I2C_WaitOnFlagUntilTimeout>
 800722a:	4603      	mov	r3, r0
 800722c:	2b00      	cmp	r3, #0
 800722e:	d001      	beq.n	8007234 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007230:	2301      	movs	r3, #1
 8007232:	e04d      	b.n	80072d0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007238:	b29b      	uxth	r3, r3
 800723a:	2bff      	cmp	r3, #255	@ 0xff
 800723c:	d90e      	bls.n	800725c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	22ff      	movs	r2, #255	@ 0xff
 8007242:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007248:	b2da      	uxtb	r2, r3
 800724a:	8979      	ldrh	r1, [r7, #10]
 800724c:	2300      	movs	r3, #0
 800724e:	9300      	str	r3, [sp, #0]
 8007250:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007254:	68f8      	ldr	r0, [r7, #12]
 8007256:	f000 fc77 	bl	8007b48 <I2C_TransferConfig>
 800725a:	e00f      	b.n	800727c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007260:	b29a      	uxth	r2, r3
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800726a:	b2da      	uxtb	r2, r3
 800726c:	8979      	ldrh	r1, [r7, #10]
 800726e:	2300      	movs	r3, #0
 8007270:	9300      	str	r3, [sp, #0]
 8007272:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007276:	68f8      	ldr	r0, [r7, #12]
 8007278:	f000 fc66 	bl	8007b48 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007280:	b29b      	uxth	r3, r3
 8007282:	2b00      	cmp	r3, #0
 8007284:	d19e      	bne.n	80071c4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007286:	697a      	ldr	r2, [r7, #20]
 8007288:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800728a:	68f8      	ldr	r0, [r7, #12]
 800728c:	f000 faac 	bl	80077e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007290:	4603      	mov	r3, r0
 8007292:	2b00      	cmp	r3, #0
 8007294:	d001      	beq.n	800729a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007296:	2301      	movs	r3, #1
 8007298:	e01a      	b.n	80072d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	2220      	movs	r2, #32
 80072a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	6859      	ldr	r1, [r3, #4]
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681a      	ldr	r2, [r3, #0]
 80072ac:	4b0a      	ldr	r3, [pc, #40]	@ (80072d8 <HAL_I2C_Mem_Write+0x224>)
 80072ae:	400b      	ands	r3, r1
 80072b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2220      	movs	r2, #32
 80072b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2200      	movs	r2, #0
 80072be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2200      	movs	r2, #0
 80072c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80072ca:	2300      	movs	r3, #0
 80072cc:	e000      	b.n	80072d0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80072ce:	2302      	movs	r3, #2
  }
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	3718      	adds	r7, #24
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}
 80072d8:	fe00e800 	.word	0xfe00e800

080072dc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b088      	sub	sp, #32
 80072e0:	af02      	add	r7, sp, #8
 80072e2:	60f8      	str	r0, [r7, #12]
 80072e4:	4608      	mov	r0, r1
 80072e6:	4611      	mov	r1, r2
 80072e8:	461a      	mov	r2, r3
 80072ea:	4603      	mov	r3, r0
 80072ec:	817b      	strh	r3, [r7, #10]
 80072ee:	460b      	mov	r3, r1
 80072f0:	813b      	strh	r3, [r7, #8]
 80072f2:	4613      	mov	r3, r2
 80072f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072fc:	b2db      	uxtb	r3, r3
 80072fe:	2b20      	cmp	r3, #32
 8007300:	f040 80fd 	bne.w	80074fe <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8007304:	6a3b      	ldr	r3, [r7, #32]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d002      	beq.n	8007310 <HAL_I2C_Mem_Read+0x34>
 800730a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800730c:	2b00      	cmp	r3, #0
 800730e:	d105      	bne.n	800731c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007316:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007318:	2301      	movs	r3, #1
 800731a:	e0f1      	b.n	8007500 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007322:	2b01      	cmp	r3, #1
 8007324:	d101      	bne.n	800732a <HAL_I2C_Mem_Read+0x4e>
 8007326:	2302      	movs	r3, #2
 8007328:	e0ea      	b.n	8007500 <HAL_I2C_Mem_Read+0x224>
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2201      	movs	r2, #1
 800732e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007332:	f7fe ffef 	bl	8006314 <HAL_GetTick>
 8007336:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	9300      	str	r3, [sp, #0]
 800733c:	2319      	movs	r3, #25
 800733e:	2201      	movs	r2, #1
 8007340:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007344:	68f8      	ldr	r0, [r7, #12]
 8007346:	f000 f9af 	bl	80076a8 <I2C_WaitOnFlagUntilTimeout>
 800734a:	4603      	mov	r3, r0
 800734c:	2b00      	cmp	r3, #0
 800734e:	d001      	beq.n	8007354 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007350:	2301      	movs	r3, #1
 8007352:	e0d5      	b.n	8007500 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	2222      	movs	r2, #34	@ 0x22
 8007358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2240      	movs	r2, #64	@ 0x40
 8007360:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2200      	movs	r2, #0
 8007368:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	6a3a      	ldr	r2, [r7, #32]
 800736e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007374:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	2200      	movs	r2, #0
 800737a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800737c:	88f8      	ldrh	r0, [r7, #6]
 800737e:	893a      	ldrh	r2, [r7, #8]
 8007380:	8979      	ldrh	r1, [r7, #10]
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	9301      	str	r3, [sp, #4]
 8007386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007388:	9300      	str	r3, [sp, #0]
 800738a:	4603      	mov	r3, r0
 800738c:	68f8      	ldr	r0, [r7, #12]
 800738e:	f000 f913 	bl	80075b8 <I2C_RequestMemoryRead>
 8007392:	4603      	mov	r3, r0
 8007394:	2b00      	cmp	r3, #0
 8007396:	d005      	beq.n	80073a4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	2200      	movs	r2, #0
 800739c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80073a0:	2301      	movs	r3, #1
 80073a2:	e0ad      	b.n	8007500 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073a8:	b29b      	uxth	r3, r3
 80073aa:	2bff      	cmp	r3, #255	@ 0xff
 80073ac:	d90e      	bls.n	80073cc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	22ff      	movs	r2, #255	@ 0xff
 80073b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073b8:	b2da      	uxtb	r2, r3
 80073ba:	8979      	ldrh	r1, [r7, #10]
 80073bc:	4b52      	ldr	r3, [pc, #328]	@ (8007508 <HAL_I2C_Mem_Read+0x22c>)
 80073be:	9300      	str	r3, [sp, #0]
 80073c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80073c4:	68f8      	ldr	r0, [r7, #12]
 80073c6:	f000 fbbf 	bl	8007b48 <I2C_TransferConfig>
 80073ca:	e00f      	b.n	80073ec <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073d0:	b29a      	uxth	r2, r3
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073da:	b2da      	uxtb	r2, r3
 80073dc:	8979      	ldrh	r1, [r7, #10]
 80073de:	4b4a      	ldr	r3, [pc, #296]	@ (8007508 <HAL_I2C_Mem_Read+0x22c>)
 80073e0:	9300      	str	r3, [sp, #0]
 80073e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80073e6:	68f8      	ldr	r0, [r7, #12]
 80073e8:	f000 fbae 	bl	8007b48 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80073ec:	697b      	ldr	r3, [r7, #20]
 80073ee:	9300      	str	r3, [sp, #0]
 80073f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f2:	2200      	movs	r2, #0
 80073f4:	2104      	movs	r1, #4
 80073f6:	68f8      	ldr	r0, [r7, #12]
 80073f8:	f000 f956 	bl	80076a8 <I2C_WaitOnFlagUntilTimeout>
 80073fc:	4603      	mov	r3, r0
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d001      	beq.n	8007406 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8007402:	2301      	movs	r3, #1
 8007404:	e07c      	b.n	8007500 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007410:	b2d2      	uxtb	r2, r2
 8007412:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007418:	1c5a      	adds	r2, r3, #1
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007422:	3b01      	subs	r3, #1
 8007424:	b29a      	uxth	r2, r3
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800742e:	b29b      	uxth	r3, r3
 8007430:	3b01      	subs	r3, #1
 8007432:	b29a      	uxth	r2, r3
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800743c:	b29b      	uxth	r3, r3
 800743e:	2b00      	cmp	r3, #0
 8007440:	d034      	beq.n	80074ac <HAL_I2C_Mem_Read+0x1d0>
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007446:	2b00      	cmp	r3, #0
 8007448:	d130      	bne.n	80074ac <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800744a:	697b      	ldr	r3, [r7, #20]
 800744c:	9300      	str	r3, [sp, #0]
 800744e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007450:	2200      	movs	r2, #0
 8007452:	2180      	movs	r1, #128	@ 0x80
 8007454:	68f8      	ldr	r0, [r7, #12]
 8007456:	f000 f927 	bl	80076a8 <I2C_WaitOnFlagUntilTimeout>
 800745a:	4603      	mov	r3, r0
 800745c:	2b00      	cmp	r3, #0
 800745e:	d001      	beq.n	8007464 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007460:	2301      	movs	r3, #1
 8007462:	e04d      	b.n	8007500 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007468:	b29b      	uxth	r3, r3
 800746a:	2bff      	cmp	r3, #255	@ 0xff
 800746c:	d90e      	bls.n	800748c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	22ff      	movs	r2, #255	@ 0xff
 8007472:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007478:	b2da      	uxtb	r2, r3
 800747a:	8979      	ldrh	r1, [r7, #10]
 800747c:	2300      	movs	r3, #0
 800747e:	9300      	str	r3, [sp, #0]
 8007480:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007484:	68f8      	ldr	r0, [r7, #12]
 8007486:	f000 fb5f 	bl	8007b48 <I2C_TransferConfig>
 800748a:	e00f      	b.n	80074ac <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007490:	b29a      	uxth	r2, r3
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800749a:	b2da      	uxtb	r2, r3
 800749c:	8979      	ldrh	r1, [r7, #10]
 800749e:	2300      	movs	r3, #0
 80074a0:	9300      	str	r3, [sp, #0]
 80074a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80074a6:	68f8      	ldr	r0, [r7, #12]
 80074a8:	f000 fb4e 	bl	8007b48 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d19a      	bne.n	80073ec <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80074b6:	697a      	ldr	r2, [r7, #20]
 80074b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80074ba:	68f8      	ldr	r0, [r7, #12]
 80074bc:	f000 f994 	bl	80077e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80074c0:	4603      	mov	r3, r0
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d001      	beq.n	80074ca <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80074c6:	2301      	movs	r3, #1
 80074c8:	e01a      	b.n	8007500 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	2220      	movs	r2, #32
 80074d0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	6859      	ldr	r1, [r3, #4]
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681a      	ldr	r2, [r3, #0]
 80074dc:	4b0b      	ldr	r3, [pc, #44]	@ (800750c <HAL_I2C_Mem_Read+0x230>)
 80074de:	400b      	ands	r3, r1
 80074e0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2220      	movs	r2, #32
 80074e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2200      	movs	r2, #0
 80074ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	2200      	movs	r2, #0
 80074f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80074fa:	2300      	movs	r3, #0
 80074fc:	e000      	b.n	8007500 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80074fe:	2302      	movs	r3, #2
  }
}
 8007500:	4618      	mov	r0, r3
 8007502:	3718      	adds	r7, #24
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}
 8007508:	80002400 	.word	0x80002400
 800750c:	fe00e800 	.word	0xfe00e800

08007510 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b086      	sub	sp, #24
 8007514:	af02      	add	r7, sp, #8
 8007516:	60f8      	str	r0, [r7, #12]
 8007518:	4608      	mov	r0, r1
 800751a:	4611      	mov	r1, r2
 800751c:	461a      	mov	r2, r3
 800751e:	4603      	mov	r3, r0
 8007520:	817b      	strh	r3, [r7, #10]
 8007522:	460b      	mov	r3, r1
 8007524:	813b      	strh	r3, [r7, #8]
 8007526:	4613      	mov	r3, r2
 8007528:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800752a:	88fb      	ldrh	r3, [r7, #6]
 800752c:	b2da      	uxtb	r2, r3
 800752e:	8979      	ldrh	r1, [r7, #10]
 8007530:	4b20      	ldr	r3, [pc, #128]	@ (80075b4 <I2C_RequestMemoryWrite+0xa4>)
 8007532:	9300      	str	r3, [sp, #0]
 8007534:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007538:	68f8      	ldr	r0, [r7, #12]
 800753a:	f000 fb05 	bl	8007b48 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800753e:	69fa      	ldr	r2, [r7, #28]
 8007540:	69b9      	ldr	r1, [r7, #24]
 8007542:	68f8      	ldr	r0, [r7, #12]
 8007544:	f000 f909 	bl	800775a <I2C_WaitOnTXISFlagUntilTimeout>
 8007548:	4603      	mov	r3, r0
 800754a:	2b00      	cmp	r3, #0
 800754c:	d001      	beq.n	8007552 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	e02c      	b.n	80075ac <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007552:	88fb      	ldrh	r3, [r7, #6]
 8007554:	2b01      	cmp	r3, #1
 8007556:	d105      	bne.n	8007564 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007558:	893b      	ldrh	r3, [r7, #8]
 800755a:	b2da      	uxtb	r2, r3
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	629a      	str	r2, [r3, #40]	@ 0x28
 8007562:	e015      	b.n	8007590 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007564:	893b      	ldrh	r3, [r7, #8]
 8007566:	0a1b      	lsrs	r3, r3, #8
 8007568:	b29b      	uxth	r3, r3
 800756a:	b2da      	uxtb	r2, r3
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007572:	69fa      	ldr	r2, [r7, #28]
 8007574:	69b9      	ldr	r1, [r7, #24]
 8007576:	68f8      	ldr	r0, [r7, #12]
 8007578:	f000 f8ef 	bl	800775a <I2C_WaitOnTXISFlagUntilTimeout>
 800757c:	4603      	mov	r3, r0
 800757e:	2b00      	cmp	r3, #0
 8007580:	d001      	beq.n	8007586 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007582:	2301      	movs	r3, #1
 8007584:	e012      	b.n	80075ac <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007586:	893b      	ldrh	r3, [r7, #8]
 8007588:	b2da      	uxtb	r2, r3
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007590:	69fb      	ldr	r3, [r7, #28]
 8007592:	9300      	str	r3, [sp, #0]
 8007594:	69bb      	ldr	r3, [r7, #24]
 8007596:	2200      	movs	r2, #0
 8007598:	2180      	movs	r1, #128	@ 0x80
 800759a:	68f8      	ldr	r0, [r7, #12]
 800759c:	f000 f884 	bl	80076a8 <I2C_WaitOnFlagUntilTimeout>
 80075a0:	4603      	mov	r3, r0
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d001      	beq.n	80075aa <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80075a6:	2301      	movs	r3, #1
 80075a8:	e000      	b.n	80075ac <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80075aa:	2300      	movs	r3, #0
}
 80075ac:	4618      	mov	r0, r3
 80075ae:	3710      	adds	r7, #16
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}
 80075b4:	80002000 	.word	0x80002000

080075b8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b086      	sub	sp, #24
 80075bc:	af02      	add	r7, sp, #8
 80075be:	60f8      	str	r0, [r7, #12]
 80075c0:	4608      	mov	r0, r1
 80075c2:	4611      	mov	r1, r2
 80075c4:	461a      	mov	r2, r3
 80075c6:	4603      	mov	r3, r0
 80075c8:	817b      	strh	r3, [r7, #10]
 80075ca:	460b      	mov	r3, r1
 80075cc:	813b      	strh	r3, [r7, #8]
 80075ce:	4613      	mov	r3, r2
 80075d0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80075d2:	88fb      	ldrh	r3, [r7, #6]
 80075d4:	b2da      	uxtb	r2, r3
 80075d6:	8979      	ldrh	r1, [r7, #10]
 80075d8:	4b20      	ldr	r3, [pc, #128]	@ (800765c <I2C_RequestMemoryRead+0xa4>)
 80075da:	9300      	str	r3, [sp, #0]
 80075dc:	2300      	movs	r3, #0
 80075de:	68f8      	ldr	r0, [r7, #12]
 80075e0:	f000 fab2 	bl	8007b48 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075e4:	69fa      	ldr	r2, [r7, #28]
 80075e6:	69b9      	ldr	r1, [r7, #24]
 80075e8:	68f8      	ldr	r0, [r7, #12]
 80075ea:	f000 f8b6 	bl	800775a <I2C_WaitOnTXISFlagUntilTimeout>
 80075ee:	4603      	mov	r3, r0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d001      	beq.n	80075f8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80075f4:	2301      	movs	r3, #1
 80075f6:	e02c      	b.n	8007652 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80075f8:	88fb      	ldrh	r3, [r7, #6]
 80075fa:	2b01      	cmp	r3, #1
 80075fc:	d105      	bne.n	800760a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80075fe:	893b      	ldrh	r3, [r7, #8]
 8007600:	b2da      	uxtb	r2, r3
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	629a      	str	r2, [r3, #40]	@ 0x28
 8007608:	e015      	b.n	8007636 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800760a:	893b      	ldrh	r3, [r7, #8]
 800760c:	0a1b      	lsrs	r3, r3, #8
 800760e:	b29b      	uxth	r3, r3
 8007610:	b2da      	uxtb	r2, r3
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007618:	69fa      	ldr	r2, [r7, #28]
 800761a:	69b9      	ldr	r1, [r7, #24]
 800761c:	68f8      	ldr	r0, [r7, #12]
 800761e:	f000 f89c 	bl	800775a <I2C_WaitOnTXISFlagUntilTimeout>
 8007622:	4603      	mov	r3, r0
 8007624:	2b00      	cmp	r3, #0
 8007626:	d001      	beq.n	800762c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007628:	2301      	movs	r3, #1
 800762a:	e012      	b.n	8007652 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800762c:	893b      	ldrh	r3, [r7, #8]
 800762e:	b2da      	uxtb	r2, r3
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007636:	69fb      	ldr	r3, [r7, #28]
 8007638:	9300      	str	r3, [sp, #0]
 800763a:	69bb      	ldr	r3, [r7, #24]
 800763c:	2200      	movs	r2, #0
 800763e:	2140      	movs	r1, #64	@ 0x40
 8007640:	68f8      	ldr	r0, [r7, #12]
 8007642:	f000 f831 	bl	80076a8 <I2C_WaitOnFlagUntilTimeout>
 8007646:	4603      	mov	r3, r0
 8007648:	2b00      	cmp	r3, #0
 800764a:	d001      	beq.n	8007650 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800764c:	2301      	movs	r3, #1
 800764e:	e000      	b.n	8007652 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007650:	2300      	movs	r3, #0
}
 8007652:	4618      	mov	r0, r3
 8007654:	3710      	adds	r7, #16
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}
 800765a:	bf00      	nop
 800765c:	80002000 	.word	0x80002000

08007660 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007660:	b480      	push	{r7}
 8007662:	b083      	sub	sp, #12
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	699b      	ldr	r3, [r3, #24]
 800766e:	f003 0302 	and.w	r3, r3, #2
 8007672:	2b02      	cmp	r3, #2
 8007674:	d103      	bne.n	800767e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	2200      	movs	r2, #0
 800767c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	699b      	ldr	r3, [r3, #24]
 8007684:	f003 0301 	and.w	r3, r3, #1
 8007688:	2b01      	cmp	r3, #1
 800768a:	d007      	beq.n	800769c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	699a      	ldr	r2, [r3, #24]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f042 0201 	orr.w	r2, r2, #1
 800769a:	619a      	str	r2, [r3, #24]
  }
}
 800769c:	bf00      	nop
 800769e:	370c      	adds	r7, #12
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr

080076a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b084      	sub	sp, #16
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	60f8      	str	r0, [r7, #12]
 80076b0:	60b9      	str	r1, [r7, #8]
 80076b2:	603b      	str	r3, [r7, #0]
 80076b4:	4613      	mov	r3, r2
 80076b6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80076b8:	e03b      	b.n	8007732 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80076ba:	69ba      	ldr	r2, [r7, #24]
 80076bc:	6839      	ldr	r1, [r7, #0]
 80076be:	68f8      	ldr	r0, [r7, #12]
 80076c0:	f000 f962 	bl	8007988 <I2C_IsErrorOccurred>
 80076c4:	4603      	mov	r3, r0
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d001      	beq.n	80076ce <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80076ca:	2301      	movs	r3, #1
 80076cc:	e041      	b.n	8007752 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80076d4:	d02d      	beq.n	8007732 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076d6:	f7fe fe1d 	bl	8006314 <HAL_GetTick>
 80076da:	4602      	mov	r2, r0
 80076dc:	69bb      	ldr	r3, [r7, #24]
 80076de:	1ad3      	subs	r3, r2, r3
 80076e0:	683a      	ldr	r2, [r7, #0]
 80076e2:	429a      	cmp	r2, r3
 80076e4:	d302      	bcc.n	80076ec <I2C_WaitOnFlagUntilTimeout+0x44>
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d122      	bne.n	8007732 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	699a      	ldr	r2, [r3, #24]
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	4013      	ands	r3, r2
 80076f6:	68ba      	ldr	r2, [r7, #8]
 80076f8:	429a      	cmp	r2, r3
 80076fa:	bf0c      	ite	eq
 80076fc:	2301      	moveq	r3, #1
 80076fe:	2300      	movne	r3, #0
 8007700:	b2db      	uxtb	r3, r3
 8007702:	461a      	mov	r2, r3
 8007704:	79fb      	ldrb	r3, [r7, #7]
 8007706:	429a      	cmp	r2, r3
 8007708:	d113      	bne.n	8007732 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800770e:	f043 0220 	orr.w	r2, r3, #32
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2220      	movs	r2, #32
 800771a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2200      	movs	r2, #0
 8007722:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2200      	movs	r2, #0
 800772a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800772e:	2301      	movs	r3, #1
 8007730:	e00f      	b.n	8007752 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	699a      	ldr	r2, [r3, #24]
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	4013      	ands	r3, r2
 800773c:	68ba      	ldr	r2, [r7, #8]
 800773e:	429a      	cmp	r2, r3
 8007740:	bf0c      	ite	eq
 8007742:	2301      	moveq	r3, #1
 8007744:	2300      	movne	r3, #0
 8007746:	b2db      	uxtb	r3, r3
 8007748:	461a      	mov	r2, r3
 800774a:	79fb      	ldrb	r3, [r7, #7]
 800774c:	429a      	cmp	r2, r3
 800774e:	d0b4      	beq.n	80076ba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007750:	2300      	movs	r3, #0
}
 8007752:	4618      	mov	r0, r3
 8007754:	3710      	adds	r7, #16
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}

0800775a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800775a:	b580      	push	{r7, lr}
 800775c:	b084      	sub	sp, #16
 800775e:	af00      	add	r7, sp, #0
 8007760:	60f8      	str	r0, [r7, #12]
 8007762:	60b9      	str	r1, [r7, #8]
 8007764:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007766:	e033      	b.n	80077d0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007768:	687a      	ldr	r2, [r7, #4]
 800776a:	68b9      	ldr	r1, [r7, #8]
 800776c:	68f8      	ldr	r0, [r7, #12]
 800776e:	f000 f90b 	bl	8007988 <I2C_IsErrorOccurred>
 8007772:	4603      	mov	r3, r0
 8007774:	2b00      	cmp	r3, #0
 8007776:	d001      	beq.n	800777c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007778:	2301      	movs	r3, #1
 800777a:	e031      	b.n	80077e0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007782:	d025      	beq.n	80077d0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007784:	f7fe fdc6 	bl	8006314 <HAL_GetTick>
 8007788:	4602      	mov	r2, r0
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	1ad3      	subs	r3, r2, r3
 800778e:	68ba      	ldr	r2, [r7, #8]
 8007790:	429a      	cmp	r2, r3
 8007792:	d302      	bcc.n	800779a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d11a      	bne.n	80077d0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	699b      	ldr	r3, [r3, #24]
 80077a0:	f003 0302 	and.w	r3, r3, #2
 80077a4:	2b02      	cmp	r3, #2
 80077a6:	d013      	beq.n	80077d0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077ac:	f043 0220 	orr.w	r2, r3, #32
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2220      	movs	r2, #32
 80077b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2200      	movs	r2, #0
 80077c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2200      	movs	r2, #0
 80077c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80077cc:	2301      	movs	r3, #1
 80077ce:	e007      	b.n	80077e0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	699b      	ldr	r3, [r3, #24]
 80077d6:	f003 0302 	and.w	r3, r3, #2
 80077da:	2b02      	cmp	r3, #2
 80077dc:	d1c4      	bne.n	8007768 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80077de:	2300      	movs	r3, #0
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3710      	adds	r7, #16
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b084      	sub	sp, #16
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	60f8      	str	r0, [r7, #12]
 80077f0:	60b9      	str	r1, [r7, #8]
 80077f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80077f4:	e02f      	b.n	8007856 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80077f6:	687a      	ldr	r2, [r7, #4]
 80077f8:	68b9      	ldr	r1, [r7, #8]
 80077fa:	68f8      	ldr	r0, [r7, #12]
 80077fc:	f000 f8c4 	bl	8007988 <I2C_IsErrorOccurred>
 8007800:	4603      	mov	r3, r0
 8007802:	2b00      	cmp	r3, #0
 8007804:	d001      	beq.n	800780a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007806:	2301      	movs	r3, #1
 8007808:	e02d      	b.n	8007866 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800780a:	f7fe fd83 	bl	8006314 <HAL_GetTick>
 800780e:	4602      	mov	r2, r0
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	1ad3      	subs	r3, r2, r3
 8007814:	68ba      	ldr	r2, [r7, #8]
 8007816:	429a      	cmp	r2, r3
 8007818:	d302      	bcc.n	8007820 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d11a      	bne.n	8007856 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	699b      	ldr	r3, [r3, #24]
 8007826:	f003 0320 	and.w	r3, r3, #32
 800782a:	2b20      	cmp	r3, #32
 800782c:	d013      	beq.n	8007856 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007832:	f043 0220 	orr.w	r2, r3, #32
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2220      	movs	r2, #32
 800783e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2200      	movs	r2, #0
 8007846:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2200      	movs	r2, #0
 800784e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007852:	2301      	movs	r3, #1
 8007854:	e007      	b.n	8007866 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	699b      	ldr	r3, [r3, #24]
 800785c:	f003 0320 	and.w	r3, r3, #32
 8007860:	2b20      	cmp	r3, #32
 8007862:	d1c8      	bne.n	80077f6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007864:	2300      	movs	r3, #0
}
 8007866:	4618      	mov	r0, r3
 8007868:	3710      	adds	r7, #16
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}
	...

08007870 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b086      	sub	sp, #24
 8007874:	af00      	add	r7, sp, #0
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	60b9      	str	r1, [r7, #8]
 800787a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800787c:	2300      	movs	r3, #0
 800787e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007880:	e071      	b.n	8007966 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007882:	687a      	ldr	r2, [r7, #4]
 8007884:	68b9      	ldr	r1, [r7, #8]
 8007886:	68f8      	ldr	r0, [r7, #12]
 8007888:	f000 f87e 	bl	8007988 <I2C_IsErrorOccurred>
 800788c:	4603      	mov	r3, r0
 800788e:	2b00      	cmp	r3, #0
 8007890:	d001      	beq.n	8007896 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8007892:	2301      	movs	r3, #1
 8007894:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	699b      	ldr	r3, [r3, #24]
 800789c:	f003 0320 	and.w	r3, r3, #32
 80078a0:	2b20      	cmp	r3, #32
 80078a2:	d13b      	bne.n	800791c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80078a4:	7dfb      	ldrb	r3, [r7, #23]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d138      	bne.n	800791c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	699b      	ldr	r3, [r3, #24]
 80078b0:	f003 0304 	and.w	r3, r3, #4
 80078b4:	2b04      	cmp	r3, #4
 80078b6:	d105      	bne.n	80078c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d001      	beq.n	80078c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80078c0:	2300      	movs	r3, #0
 80078c2:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	699b      	ldr	r3, [r3, #24]
 80078ca:	f003 0310 	and.w	r3, r3, #16
 80078ce:	2b10      	cmp	r3, #16
 80078d0:	d121      	bne.n	8007916 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	2210      	movs	r2, #16
 80078d8:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	2204      	movs	r2, #4
 80078de:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	2220      	movs	r2, #32
 80078e6:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	6859      	ldr	r1, [r3, #4]
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681a      	ldr	r2, [r3, #0]
 80078f2:	4b24      	ldr	r3, [pc, #144]	@ (8007984 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80078f4:	400b      	ands	r3, r1
 80078f6:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2220      	movs	r2, #32
 80078fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2200      	movs	r2, #0
 8007904:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2200      	movs	r2, #0
 800790c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007910:	2301      	movs	r3, #1
 8007912:	75fb      	strb	r3, [r7, #23]
 8007914:	e002      	b.n	800791c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2200      	movs	r2, #0
 800791a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800791c:	f7fe fcfa 	bl	8006314 <HAL_GetTick>
 8007920:	4602      	mov	r2, r0
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	1ad3      	subs	r3, r2, r3
 8007926:	68ba      	ldr	r2, [r7, #8]
 8007928:	429a      	cmp	r2, r3
 800792a:	d302      	bcc.n	8007932 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d119      	bne.n	8007966 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8007932:	7dfb      	ldrb	r3, [r7, #23]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d116      	bne.n	8007966 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	699b      	ldr	r3, [r3, #24]
 800793e:	f003 0304 	and.w	r3, r3, #4
 8007942:	2b04      	cmp	r3, #4
 8007944:	d00f      	beq.n	8007966 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800794a:	f043 0220 	orr.w	r2, r3, #32
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2220      	movs	r2, #32
 8007956:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2200      	movs	r2, #0
 800795e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007962:	2301      	movs	r3, #1
 8007964:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	699b      	ldr	r3, [r3, #24]
 800796c:	f003 0304 	and.w	r3, r3, #4
 8007970:	2b04      	cmp	r3, #4
 8007972:	d002      	beq.n	800797a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8007974:	7dfb      	ldrb	r3, [r7, #23]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d083      	beq.n	8007882 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800797a:	7dfb      	ldrb	r3, [r7, #23]
}
 800797c:	4618      	mov	r0, r3
 800797e:	3718      	adds	r7, #24
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}
 8007984:	fe00e800 	.word	0xfe00e800

08007988 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b08a      	sub	sp, #40	@ 0x28
 800798c:	af00      	add	r7, sp, #0
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	60b9      	str	r1, [r7, #8]
 8007992:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007994:	2300      	movs	r3, #0
 8007996:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	699b      	ldr	r3, [r3, #24]
 80079a0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80079a2:	2300      	movs	r3, #0
 80079a4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80079aa:	69bb      	ldr	r3, [r7, #24]
 80079ac:	f003 0310 	and.w	r3, r3, #16
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d068      	beq.n	8007a86 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	2210      	movs	r2, #16
 80079ba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80079bc:	e049      	b.n	8007a52 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80079c4:	d045      	beq.n	8007a52 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80079c6:	f7fe fca5 	bl	8006314 <HAL_GetTick>
 80079ca:	4602      	mov	r2, r0
 80079cc:	69fb      	ldr	r3, [r7, #28]
 80079ce:	1ad3      	subs	r3, r2, r3
 80079d0:	68ba      	ldr	r2, [r7, #8]
 80079d2:	429a      	cmp	r2, r3
 80079d4:	d302      	bcc.n	80079dc <I2C_IsErrorOccurred+0x54>
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d13a      	bne.n	8007a52 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80079e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80079ee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	699b      	ldr	r3, [r3, #24]
 80079f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80079fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079fe:	d121      	bne.n	8007a44 <I2C_IsErrorOccurred+0xbc>
 8007a00:	697b      	ldr	r3, [r7, #20]
 8007a02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007a06:	d01d      	beq.n	8007a44 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007a08:	7cfb      	ldrb	r3, [r7, #19]
 8007a0a:	2b20      	cmp	r3, #32
 8007a0c:	d01a      	beq.n	8007a44 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	685a      	ldr	r2, [r3, #4]
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007a1c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007a1e:	f7fe fc79 	bl	8006314 <HAL_GetTick>
 8007a22:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007a24:	e00e      	b.n	8007a44 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007a26:	f7fe fc75 	bl	8006314 <HAL_GetTick>
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	69fb      	ldr	r3, [r7, #28]
 8007a2e:	1ad3      	subs	r3, r2, r3
 8007a30:	2b19      	cmp	r3, #25
 8007a32:	d907      	bls.n	8007a44 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007a34:	6a3b      	ldr	r3, [r7, #32]
 8007a36:	f043 0320 	orr.w	r3, r3, #32
 8007a3a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007a42:	e006      	b.n	8007a52 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	699b      	ldr	r3, [r3, #24]
 8007a4a:	f003 0320 	and.w	r3, r3, #32
 8007a4e:	2b20      	cmp	r3, #32
 8007a50:	d1e9      	bne.n	8007a26 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	699b      	ldr	r3, [r3, #24]
 8007a58:	f003 0320 	and.w	r3, r3, #32
 8007a5c:	2b20      	cmp	r3, #32
 8007a5e:	d003      	beq.n	8007a68 <I2C_IsErrorOccurred+0xe0>
 8007a60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d0aa      	beq.n	80079be <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007a68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d103      	bne.n	8007a78 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	2220      	movs	r2, #32
 8007a76:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007a78:	6a3b      	ldr	r3, [r7, #32]
 8007a7a:	f043 0304 	orr.w	r3, r3, #4
 8007a7e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007a80:	2301      	movs	r3, #1
 8007a82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	699b      	ldr	r3, [r3, #24]
 8007a8c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007a8e:	69bb      	ldr	r3, [r7, #24]
 8007a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d00b      	beq.n	8007ab0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007a98:	6a3b      	ldr	r3, [r7, #32]
 8007a9a:	f043 0301 	orr.w	r3, r3, #1
 8007a9e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007aa8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007ab0:	69bb      	ldr	r3, [r7, #24]
 8007ab2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d00b      	beq.n	8007ad2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007aba:	6a3b      	ldr	r3, [r7, #32]
 8007abc:	f043 0308 	orr.w	r3, r3, #8
 8007ac0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007aca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007acc:	2301      	movs	r3, #1
 8007ace:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007ad2:	69bb      	ldr	r3, [r7, #24]
 8007ad4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d00b      	beq.n	8007af4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007adc:	6a3b      	ldr	r3, [r7, #32]
 8007ade:	f043 0302 	orr.w	r3, r3, #2
 8007ae2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007aec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007aee:	2301      	movs	r3, #1
 8007af0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007af4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d01c      	beq.n	8007b36 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007afc:	68f8      	ldr	r0, [r7, #12]
 8007afe:	f7ff fdaf 	bl	8007660 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	6859      	ldr	r1, [r3, #4]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681a      	ldr	r2, [r3, #0]
 8007b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8007b44 <I2C_IsErrorOccurred+0x1bc>)
 8007b0e:	400b      	ands	r3, r1
 8007b10:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b16:	6a3b      	ldr	r3, [r7, #32]
 8007b18:	431a      	orrs	r2, r3
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	2220      	movs	r2, #32
 8007b22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	2200      	movs	r2, #0
 8007b32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007b36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3728      	adds	r7, #40	@ 0x28
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	bf00      	nop
 8007b44:	fe00e800 	.word	0xfe00e800

08007b48 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b087      	sub	sp, #28
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	60f8      	str	r0, [r7, #12]
 8007b50:	607b      	str	r3, [r7, #4]
 8007b52:	460b      	mov	r3, r1
 8007b54:	817b      	strh	r3, [r7, #10]
 8007b56:	4613      	mov	r3, r2
 8007b58:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007b5a:	897b      	ldrh	r3, [r7, #10]
 8007b5c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007b60:	7a7b      	ldrb	r3, [r7, #9]
 8007b62:	041b      	lsls	r3, r3, #16
 8007b64:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007b68:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007b6e:	6a3b      	ldr	r3, [r7, #32]
 8007b70:	4313      	orrs	r3, r2
 8007b72:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007b76:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	685a      	ldr	r2, [r3, #4]
 8007b7e:	6a3b      	ldr	r3, [r7, #32]
 8007b80:	0d5b      	lsrs	r3, r3, #21
 8007b82:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007b86:	4b08      	ldr	r3, [pc, #32]	@ (8007ba8 <I2C_TransferConfig+0x60>)
 8007b88:	430b      	orrs	r3, r1
 8007b8a:	43db      	mvns	r3, r3
 8007b8c:	ea02 0103 	and.w	r1, r2, r3
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	697a      	ldr	r2, [r7, #20]
 8007b96:	430a      	orrs	r2, r1
 8007b98:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007b9a:	bf00      	nop
 8007b9c:	371c      	adds	r7, #28
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr
 8007ba6:	bf00      	nop
 8007ba8:	03ff63ff 	.word	0x03ff63ff

08007bac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b083      	sub	sp, #12
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
 8007bb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007bbc:	b2db      	uxtb	r3, r3
 8007bbe:	2b20      	cmp	r3, #32
 8007bc0:	d138      	bne.n	8007c34 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d101      	bne.n	8007bd0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007bcc:	2302      	movs	r3, #2
 8007bce:	e032      	b.n	8007c36 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2224      	movs	r2, #36	@ 0x24
 8007bdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	681a      	ldr	r2, [r3, #0]
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f022 0201 	bic.w	r2, r2, #1
 8007bee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	681a      	ldr	r2, [r3, #0]
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007bfe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	6819      	ldr	r1, [r3, #0]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	683a      	ldr	r2, [r7, #0]
 8007c0c:	430a      	orrs	r2, r1
 8007c0e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	681a      	ldr	r2, [r3, #0]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f042 0201 	orr.w	r2, r2, #1
 8007c1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2220      	movs	r2, #32
 8007c24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007c30:	2300      	movs	r3, #0
 8007c32:	e000      	b.n	8007c36 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007c34:	2302      	movs	r3, #2
  }
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	370c      	adds	r7, #12
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c40:	4770      	bx	lr

08007c42 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007c42:	b480      	push	{r7}
 8007c44:	b085      	sub	sp, #20
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
 8007c4a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c52:	b2db      	uxtb	r3, r3
 8007c54:	2b20      	cmp	r3, #32
 8007c56:	d139      	bne.n	8007ccc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007c5e:	2b01      	cmp	r3, #1
 8007c60:	d101      	bne.n	8007c66 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007c62:	2302      	movs	r3, #2
 8007c64:	e033      	b.n	8007cce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2201      	movs	r2, #1
 8007c6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2224      	movs	r2, #36	@ 0x24
 8007c72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	681a      	ldr	r2, [r3, #0]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f022 0201 	bic.w	r2, r2, #1
 8007c84:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007c94:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	021b      	lsls	r3, r3, #8
 8007c9a:	68fa      	ldr	r2, [r7, #12]
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	68fa      	ldr	r2, [r7, #12]
 8007ca6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	681a      	ldr	r2, [r3, #0]
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f042 0201 	orr.w	r2, r2, #1
 8007cb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2220      	movs	r2, #32
 8007cbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007cc8:	2300      	movs	r3, #0
 8007cca:	e000      	b.n	8007cce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007ccc:	2302      	movs	r3, #2
  }
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	3714      	adds	r7, #20
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr
	...

08007cdc <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b085      	sub	sp, #20
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8007ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8007d18 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f003 0301 	and.w	r3, r3, #1
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d002      	beq.n	8007cfa <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	73fb      	strb	r3, [r7, #15]
 8007cf8:	e007      	b.n	8007d0a <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8007cfa:	4b07      	ldr	r3, [pc, #28]	@ (8007d18 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f023 0204 	bic.w	r2, r3, #4
 8007d02:	4905      	ldr	r1, [pc, #20]	@ (8007d18 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	4313      	orrs	r3, r2
 8007d08:	600b      	str	r3, [r1, #0]
  }

  return status;
 8007d0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	3714      	adds	r7, #20
 8007d10:	46bd      	mov	sp, r7
 8007d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d16:	4770      	bx	lr
 8007d18:	40030400 	.word	0x40030400

08007d1c <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8007d1c:	b480      	push	{r7}
 8007d1e:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8007d20:	4b05      	ldr	r3, [pc, #20]	@ (8007d38 <HAL_ICACHE_Enable+0x1c>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4a04      	ldr	r2, [pc, #16]	@ (8007d38 <HAL_ICACHE_Enable+0x1c>)
 8007d26:	f043 0301 	orr.w	r3, r3, #1
 8007d2a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007d2c:	2300      	movs	r3, #0
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	46bd      	mov	sp, r7
 8007d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d36:	4770      	bx	lr
 8007d38:	40030400 	.word	0x40030400

08007d3c <HAL_MDF_Init>:
  *         in the MDF_InitTypeDef structure and initialize the associated handle.
  * @param  hmdf MDF handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_MDF_Init(MDF_HandleTypeDef *hmdf)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b084      	sub	sp, #16
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d44:	2300      	movs	r3, #0
 8007d46:	73fb      	strb	r3, [r7, #15]

  /* Check MDF handle */
  if (hmdf == NULL)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d102      	bne.n	8007d54 <HAL_MDF_Init+0x18>
  {
    status = HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	73fb      	strb	r3, [r7, #15]
 8007d52:	e141      	b.n	8007fd8 <HAL_MDF_Init+0x29c>
    assert_param(IS_MDF_ALL_INSTANCE(hmdf->Instance));
    assert_param(IS_MDF_FILTER_BITSTREAM(hmdf->Init.FilterBistream));
    assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.SerialInterface.Activation));

    /* Check that instance has not been already initialized */
    if (a_mdfHandle[MDF_GetHandleNumberFromInstance(hmdf->Instance)] != NULL)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4618      	mov	r0, r3
 8007d5a:	f000 f947 	bl	8007fec <MDF_GetHandleNumberFromInstance>
 8007d5e:	4603      	mov	r3, r0
 8007d60:	4a86      	ldr	r2, [pc, #536]	@ (8007f7c <HAL_MDF_Init+0x240>)
 8007d62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d002      	beq.n	8007d70 <HAL_MDF_Init+0x34>
    {
      status = HAL_ERROR;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	73fb      	strb	r3, [r7, #15]
 8007d6e:	e133      	b.n	8007fd8 <HAL_MDF_Init+0x29c>
        hmdf->MspInitCallback = HAL_MDF_MspInit;
      }
      hmdf->MspInitCallback(hmdf);
#else /* USE_HAL_MDF_REGISTER_CALLBACKS */
      /* Call MDF MSP init function */
      HAL_MDF_MspInit(hmdf);
 8007d70:	6878      	ldr	r0, [r7, #4]
 8007d72:	f7fc fc73 	bl	800465c <HAL_MDF_MspInit>
#endif /* USE_HAL_MDF_REGISTER_CALLBACKS */

      /* Configure common parameters only for first MDF or ADF instance */
      if (((v_mdf1InstanceCounter == 0U) && IS_MDF_INSTANCE(hmdf->Instance)) ||
 8007d76:	4b82      	ldr	r3, [pc, #520]	@ (8007f80 <HAL_MDF_Init+0x244>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d11d      	bne.n	8007dba <HAL_MDF_Init+0x7e>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a80      	ldr	r2, [pc, #512]	@ (8007f84 <HAL_MDF_Init+0x248>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d023      	beq.n	8007dd0 <HAL_MDF_Init+0x94>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a7e      	ldr	r2, [pc, #504]	@ (8007f88 <HAL_MDF_Init+0x24c>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d01e      	beq.n	8007dd0 <HAL_MDF_Init+0x94>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a7d      	ldr	r2, [pc, #500]	@ (8007f8c <HAL_MDF_Init+0x250>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d019      	beq.n	8007dd0 <HAL_MDF_Init+0x94>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a7b      	ldr	r2, [pc, #492]	@ (8007f90 <HAL_MDF_Init+0x254>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d014      	beq.n	8007dd0 <HAL_MDF_Init+0x94>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	4a7a      	ldr	r2, [pc, #488]	@ (8007f94 <HAL_MDF_Init+0x258>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d00f      	beq.n	8007dd0 <HAL_MDF_Init+0x94>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a78      	ldr	r2, [pc, #480]	@ (8007f98 <HAL_MDF_Init+0x25c>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d00a      	beq.n	8007dd0 <HAL_MDF_Init+0x94>
          ((v_adf1InstanceCounter == 0U) && IS_ADF_INSTANCE(hmdf->Instance)))
 8007dba:	4b78      	ldr	r3, [pc, #480]	@ (8007f9c <HAL_MDF_Init+0x260>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
      if (((v_mdf1InstanceCounter == 0U) && IS_MDF_INSTANCE(hmdf->Instance)) ||
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	f040 8090 	bne.w	8007ee4 <HAL_MDF_Init+0x1a8>
          ((v_adf1InstanceCounter == 0U) && IS_ADF_INSTANCE(hmdf->Instance)))
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4a75      	ldr	r2, [pc, #468]	@ (8007fa0 <HAL_MDF_Init+0x264>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	f040 808a 	bne.w	8007ee4 <HAL_MDF_Init+0x1a8>
      {
        MDF_TypeDef *mdfBase;
        /* Get MDF base according instance */
        mdfBase = (IS_ADF_INSTANCE(hmdf->Instance)) ? ADF1 : MDF1;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a72      	ldr	r2, [pc, #456]	@ (8007fa0 <HAL_MDF_Init+0x264>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d101      	bne.n	8007dde <HAL_MDF_Init+0xa2>
 8007dda:	4b72      	ldr	r3, [pc, #456]	@ (8007fa4 <HAL_MDF_Init+0x268>)
 8007ddc:	e000      	b.n	8007de0 <HAL_MDF_Init+0xa4>
 8007dde:	4b72      	ldr	r3, [pc, #456]	@ (8007fa8 <HAL_MDF_Init+0x26c>)
 8007de0:	60bb      	str	r3, [r7, #8]

        /* Check clock generator status */
        if ((mdfBase->CKGCR & MDF_CKGCR_CCKACTIVE) != 0U)
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	da02      	bge.n	8007df0 <HAL_MDF_Init+0xb4>
        {
          status = HAL_ERROR;
 8007dea:	2301      	movs	r3, #1
 8007dec:	73fb      	strb	r3, [r7, #15]
 8007dee:	e079      	b.n	8007ee4 <HAL_MDF_Init+0x1a8>
        }
        else
        {
          /* Configure number of interleaved filters for MDF instance */
          if (IS_MDF_INSTANCE(hmdf->Instance))
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4a63      	ldr	r2, [pc, #396]	@ (8007f84 <HAL_MDF_Init+0x248>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d018      	beq.n	8007e2c <HAL_MDF_Init+0xf0>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4a62      	ldr	r2, [pc, #392]	@ (8007f88 <HAL_MDF_Init+0x24c>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d013      	beq.n	8007e2c <HAL_MDF_Init+0xf0>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a60      	ldr	r2, [pc, #384]	@ (8007f8c <HAL_MDF_Init+0x250>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d00e      	beq.n	8007e2c <HAL_MDF_Init+0xf0>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4a5f      	ldr	r2, [pc, #380]	@ (8007f90 <HAL_MDF_Init+0x254>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d009      	beq.n	8007e2c <HAL_MDF_Init+0xf0>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4a5d      	ldr	r2, [pc, #372]	@ (8007f94 <HAL_MDF_Init+0x258>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d004      	beq.n	8007e2c <HAL_MDF_Init+0xf0>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4a5c      	ldr	r2, [pc, #368]	@ (8007f98 <HAL_MDF_Init+0x25c>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d10d      	bne.n	8007e48 <HAL_MDF_Init+0x10c>
          {
            assert_param(IS_MDF_INTERLEAVED_FILTERS(hmdf->Init.CommonParam.InterleavedFilters));
            mdfBase->GCR &= ~(MDF_GCR_ILVNB);
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	601a      	str	r2, [r3, #0]
            mdfBase->GCR |= (hmdf->Init.CommonParam.InterleavedFilters << MDF_GCR_ILVNB_Pos);
 8007e38:	68bb      	ldr	r3, [r7, #8]
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	011b      	lsls	r3, r3, #4
 8007e42:	431a      	orrs	r2, r3
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	601a      	str	r2, [r3, #0]

          /* Configure processing clock divider, output clock divider,
             output clock pins and output clock generation trigger */
          assert_param(IS_MDF_PROC_CLOCK_DIVIDER(hmdf->Init.CommonParam.ProcClockDivider));
          assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.CommonParam.OutputClock.Activation));
          mdfBase->CKGCR = 0U;
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	605a      	str	r2, [r3, #4]
          mdfBase->CKGCR |= ((hmdf->Init.CommonParam.ProcClockDivider - 1U) << MDF_CKGCR_PROCDIV_Pos);
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	685a      	ldr	r2, [r3, #4]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	689b      	ldr	r3, [r3, #8]
 8007e56:	3b01      	subs	r3, #1
 8007e58:	061b      	lsls	r3, r3, #24
 8007e5a:	431a      	orrs	r2, r3
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	605a      	str	r2, [r3, #4]
          if (hmdf->Init.CommonParam.OutputClock.Activation == ENABLE)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	7b1b      	ldrb	r3, [r3, #12]
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	d137      	bne.n	8007ed8 <HAL_MDF_Init+0x19c>
          {
            assert_param(IS_MDF_OUTPUT_CLOCK_PINS(hmdf->Init.CommonParam.OutputClock.Pins));
            assert_param(IS_MDF_OUTPUT_CLOCK_DIVIDER(hmdf->Init.CommonParam.OutputClock.Divider));
            assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.CommonParam.OutputClock.Trigger.Activation));
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	685a      	ldr	r2, [r3, #4]
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	695b      	ldr	r3, [r3, #20]
 8007e70:	3b01      	subs	r3, #1
 8007e72:	0419      	lsls	r1, r3, #16
                               hmdf->Init.CommonParam.OutputClock.Pins |
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	691b      	ldr	r3, [r3, #16]
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 8007e78:	4319      	orrs	r1, r3
                               (hmdf->Init.CommonParam.OutputClock.Pins >> 4U));
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	691b      	ldr	r3, [r3, #16]
 8007e7e:	091b      	lsrs	r3, r3, #4
                               hmdf->Init.CommonParam.OutputClock.Pins |
 8007e80:	430b      	orrs	r3, r1
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 8007e82:	431a      	orrs	r2, r3
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	605a      	str	r2, [r3, #4]
            if (hmdf->Init.CommonParam.OutputClock.Trigger.Activation == ENABLE)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	7e1b      	ldrb	r3, [r3, #24]
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	d123      	bne.n	8007ed8 <HAL_MDF_Init+0x19c>
            {
              if (IS_MDF_INSTANCE(hmdf->Instance))
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a3b      	ldr	r2, [pc, #236]	@ (8007f84 <HAL_MDF_Init+0x248>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d012      	beq.n	8007ec0 <HAL_MDF_Init+0x184>
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a3a      	ldr	r2, [pc, #232]	@ (8007f88 <HAL_MDF_Init+0x24c>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d00d      	beq.n	8007ec0 <HAL_MDF_Init+0x184>
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a38      	ldr	r2, [pc, #224]	@ (8007f8c <HAL_MDF_Init+0x250>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d008      	beq.n	8007ec0 <HAL_MDF_Init+0x184>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4a37      	ldr	r2, [pc, #220]	@ (8007f90 <HAL_MDF_Init+0x254>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d003      	beq.n	8007ec0 <HAL_MDF_Init+0x184>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a35      	ldr	r2, [pc, #212]	@ (8007f94 <HAL_MDF_Init+0x258>)
 8007ebe:	4293      	cmp	r3, r2
              else /* ADF instance */
              {
                assert_param(IS_ADF_OUTPUT_CLOCK_TRIGGER_SOURCE(hmdf->Init.CommonParam.OutputClock.Trigger.Source));
              }
              assert_param(IS_MDF_OUTPUT_CLOCK_TRIGGER_EDGE(hmdf->Init.CommonParam.OutputClock.Trigger.Edge));
              mdfBase->CKGCR |= (hmdf->Init.CommonParam.OutputClock.Trigger.Source |
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	685a      	ldr	r2, [r3, #4]
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	69d9      	ldr	r1, [r3, #28]
                                 hmdf->Init.CommonParam.OutputClock.Trigger.Edge |
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6a1b      	ldr	r3, [r3, #32]
              mdfBase->CKGCR |= (hmdf->Init.CommonParam.OutputClock.Trigger.Source |
 8007ecc:	430b      	orrs	r3, r1
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	f043 0210 	orr.w	r2, r3, #16
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	605a      	str	r2, [r3, #4]
                                 MDF_CKGCR_CKGMOD);
            }
          }

          /* Activate clock generator */
          mdfBase->CKGCR |= MDF_CKGCR_CKDEN;
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	f043 0201 	orr.w	r2, r3, #1
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Configure serial interface */
      if ((status == HAL_OK) && (hmdf->Init.SerialInterface.Activation == ENABLE))
 8007ee4:	7bfb      	ldrb	r3, [r7, #15]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d128      	bne.n	8007f3c <HAL_MDF_Init+0x200>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d123      	bne.n	8007f3c <HAL_MDF_Init+0x200>
      {
        /* Check serial interface status */
        if ((hmdf->Instance->SITFCR & MDF_SITFCR_SITFACTIVE) != 0U)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	da02      	bge.n	8007f04 <HAL_MDF_Init+0x1c8>
        {
          status = HAL_ERROR;
 8007efe:	2301      	movs	r3, #1
 8007f00:	73fb      	strb	r3, [r7, #15]
 8007f02:	e01b      	b.n	8007f3c <HAL_MDF_Init+0x200>
        {
          /* Configure mode, clock source and threshold */
          assert_param(IS_MDF_SITF_MODE(hmdf->Init.SerialInterface.Mode));
          assert_param(IS_MDF_SITF_CLOCK_SOURCE(hmdf->Init.SerialInterface.ClockSource));
          assert_param(IS_MDF_SITF_THRESHOLD(hmdf->Init.SerialInterface.Threshold));
          hmdf->Instance->SITFCR = 0U;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	601a      	str	r2, [r3, #0]
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	6819      	ldr	r1, [r3, #0]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f16:	021a      	lsls	r2, r3, #8
                                     hmdf->Init.SerialInterface.Mode | hmdf->Init.SerialInterface.ClockSource);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 8007f1c:	431a      	orrs	r2, r3
                                     hmdf->Init.SerialInterface.Mode | hmdf->Init.SerialInterface.ClockSource);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f22:	431a      	orrs	r2, r3
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	430a      	orrs	r2, r1
 8007f2a:	601a      	str	r2, [r3, #0]

          /* Activate serial interface */
          hmdf->Instance->SITFCR |= MDF_SITFCR_SITFEN;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	681a      	ldr	r2, [r3, #0]
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f042 0201 	orr.w	r2, r2, #1
 8007f3a:	601a      	str	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 8007f3c:	7bfb      	ldrb	r3, [r7, #15]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d14a      	bne.n	8007fd8 <HAL_MDF_Init+0x29c>
      {
        /* Configure filter bitstream */
        hmdf->Instance->BSMXCR &= ~(MDF_BSMXCR_BSSEL);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	685a      	ldr	r2, [r3, #4]
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f022 021f 	bic.w	r2, r2, #31
 8007f50:	605a      	str	r2, [r3, #4]
        hmdf->Instance->BSMXCR |= hmdf->Init.FilterBistream;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	6859      	ldr	r1, [r3, #4]
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	430a      	orrs	r2, r1
 8007f62:	605a      	str	r2, [r3, #4]

        /* Update instance counter and table */
        if (IS_ADF_INSTANCE(hmdf->Instance))
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a0d      	ldr	r2, [pc, #52]	@ (8007fa0 <HAL_MDF_Init+0x264>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d11e      	bne.n	8007fac <HAL_MDF_Init+0x270>
        {
          v_adf1InstanceCounter++;
 8007f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8007f9c <HAL_MDF_Init+0x260>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	3301      	adds	r3, #1
 8007f74:	4a09      	ldr	r2, [pc, #36]	@ (8007f9c <HAL_MDF_Init+0x260>)
 8007f76:	6013      	str	r3, [r2, #0]
 8007f78:	e01d      	b.n	8007fb6 <HAL_MDF_Init+0x27a>
 8007f7a:	bf00      	nop
 8007f7c:	2000a840 	.word	0x2000a840
 8007f80:	2000a838 	.word	0x2000a838
 8007f84:	40025080 	.word	0x40025080
 8007f88:	40025100 	.word	0x40025100
 8007f8c:	40025180 	.word	0x40025180
 8007f90:	40025200 	.word	0x40025200
 8007f94:	40025280 	.word	0x40025280
 8007f98:	40025300 	.word	0x40025300
 8007f9c:	2000a83c 	.word	0x2000a83c
 8007fa0:	46024080 	.word	0x46024080
 8007fa4:	46024000 	.word	0x46024000
 8007fa8:	40025000 	.word	0x40025000
        }
        else /* MDF instance */
        {
          v_mdf1InstanceCounter++;
 8007fac:	4b0d      	ldr	r3, [pc, #52]	@ (8007fe4 <HAL_MDF_Init+0x2a8>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	3301      	adds	r3, #1
 8007fb2:	4a0c      	ldr	r2, [pc, #48]	@ (8007fe4 <HAL_MDF_Init+0x2a8>)
 8007fb4:	6013      	str	r3, [r2, #0]
        }
        a_mdfHandle[MDF_GetHandleNumberFromInstance(hmdf->Instance)] = hmdf;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4618      	mov	r0, r3
 8007fbc:	f000 f816 	bl	8007fec <MDF_GetHandleNumberFromInstance>
 8007fc0:	4602      	mov	r2, r0
 8007fc2:	4909      	ldr	r1, [pc, #36]	@ (8007fe8 <HAL_MDF_Init+0x2ac>)
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

        /* Update error code and state */
        hmdf->ErrorCode = MDF_ERROR_NONE;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	641a      	str	r2, [r3, #64]	@ 0x40
        hmdf->State     = HAL_MDF_STATE_READY;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      }
    }
  }

  /* Return function status */
  return status;
 8007fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	3710      	adds	r7, #16
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bd80      	pop	{r7, pc}
 8007fe2:	bf00      	nop
 8007fe4:	2000a838 	.word	0x2000a838
 8007fe8:	2000a840 	.word	0x2000a840

08007fec <MDF_GetHandleNumberFromInstance>:
  * @brief  This function allows to get the handle number from instance.
  * @param  pInstance MDF instance.
  * @retval Instance number.
  */
static uint32_t MDF_GetHandleNumberFromInstance(const MDF_Filter_TypeDef *const pInstance)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b085      	sub	sp, #20
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
  uint32_t handle_number;

  /* Get handle number from instance */
  if (pInstance == MDF1_Filter0)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	4a19      	ldr	r2, [pc, #100]	@ (800805c <MDF_GetHandleNumberFromInstance+0x70>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d102      	bne.n	8008002 <MDF_GetHandleNumberFromInstance+0x16>
  {
    handle_number = 0U;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	60fb      	str	r3, [r7, #12]
 8008000:	e024      	b.n	800804c <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter1)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	4a16      	ldr	r2, [pc, #88]	@ (8008060 <MDF_GetHandleNumberFromInstance+0x74>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d102      	bne.n	8008010 <MDF_GetHandleNumberFromInstance+0x24>
  {
    handle_number = 1U;
 800800a:	2301      	movs	r3, #1
 800800c:	60fb      	str	r3, [r7, #12]
 800800e:	e01d      	b.n	800804c <MDF_GetHandleNumberFromInstance+0x60>
  }
#if !defined(STM32U535xx) && !defined(STM32U545xx)
  else if (pInstance == MDF1_Filter2)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	4a14      	ldr	r2, [pc, #80]	@ (8008064 <MDF_GetHandleNumberFromInstance+0x78>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d102      	bne.n	800801e <MDF_GetHandleNumberFromInstance+0x32>
  {
    handle_number = 2U;
 8008018:	2302      	movs	r3, #2
 800801a:	60fb      	str	r3, [r7, #12]
 800801c:	e016      	b.n	800804c <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter3)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	4a11      	ldr	r2, [pc, #68]	@ (8008068 <MDF_GetHandleNumberFromInstance+0x7c>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d102      	bne.n	800802c <MDF_GetHandleNumberFromInstance+0x40>
  {
    handle_number = 3U;
 8008026:	2303      	movs	r3, #3
 8008028:	60fb      	str	r3, [r7, #12]
 800802a:	e00f      	b.n	800804c <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter4)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	4a0f      	ldr	r2, [pc, #60]	@ (800806c <MDF_GetHandleNumberFromInstance+0x80>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d102      	bne.n	800803a <MDF_GetHandleNumberFromInstance+0x4e>
  {
    handle_number = 4U;
 8008034:	2304      	movs	r3, #4
 8008036:	60fb      	str	r3, [r7, #12]
 8008038:	e008      	b.n	800804c <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter5)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	4a0c      	ldr	r2, [pc, #48]	@ (8008070 <MDF_GetHandleNumberFromInstance+0x84>)
 800803e:	4293      	cmp	r3, r2
 8008040:	d102      	bne.n	8008048 <MDF_GetHandleNumberFromInstance+0x5c>
  {
    handle_number = 5U;
 8008042:	2305      	movs	r3, #5
 8008044:	60fb      	str	r3, [r7, #12]
 8008046:	e001      	b.n	800804c <MDF_GetHandleNumberFromInstance+0x60>
  }
  else /* ADF1_Filter0 */
  {
    handle_number = 6U;
 8008048:	2306      	movs	r3, #6
 800804a:	60fb      	str	r3, [r7, #12]
  {
    handle_number = 2U;
  }
#endif /* !defined(STM32U535xx) && !defined(STM32U545xx) */

  return handle_number;
 800804c:	68fb      	ldr	r3, [r7, #12]
}
 800804e:	4618      	mov	r0, r3
 8008050:	3714      	adds	r7, #20
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	40025080 	.word	0x40025080
 8008060:	40025100 	.word	0x40025100
 8008064:	40025180 	.word	0x40025180
 8008068:	40025200 	.word	0x40025200
 800806c:	40025280 	.word	0x40025280
 8008070:	40025300 	.word	0x40025300

08008074 <LL_DLYB_Enable>:
  * @param  DLYBx DLYB Instance
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Enable(DLYB_TypeDef *DLYBx)
{
 8008074:	b480      	push	{r7}
 8008076:	b083      	sub	sp, #12
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  SET_BIT(DLYBx->CR, DLYB_CR_DEN);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f043 0201 	orr.w	r2, r3, #1
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	601a      	str	r2, [r3, #0]
}
 8008088:	bf00      	nop
 800808a:	370c      	adds	r7, #12
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr

08008094 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b086      	sub	sp, #24
 8008098:	af02      	add	r7, sp, #8
 800809a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800809c:	2300      	movs	r3, #0
 800809e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80080a0:	f7fe f938 	bl	8006314 <HAL_GetTick>
 80080a4:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d102      	bne.n	80080b2 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 80080ac:	2301      	movs	r3, #1
 80080ae:	73fb      	strb	r3, [r7, #15]
 80080b0:	e0a5      	b.n	80081fe <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2200      	movs	r2, #0
 80080b6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080bc:	2b00      	cmp	r3, #0
 80080be:	f040 809e 	bne.w	80081fe <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f7fc fd04 	bl	8004ad0 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 80080c8:	f241 3188 	movw	r1, #5000	@ 0x1388
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f000 f912 	bl	80082f6 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	689a      	ldr	r2, [r3, #8]
 80080d8:	4b4b      	ldr	r3, [pc, #300]	@ (8008208 <HAL_OSPI_Init+0x174>)
 80080da:	4013      	ands	r3, r2
 80080dc:	687a      	ldr	r2, [r7, #4]
 80080de:	68d1      	ldr	r1, [r2, #12]
 80080e0:	687a      	ldr	r2, [r7, #4]
 80080e2:	6912      	ldr	r2, [r2, #16]
 80080e4:	3a01      	subs	r2, #1
 80080e6:	0412      	lsls	r2, r2, #16
 80080e8:	4311      	orrs	r1, r2
 80080ea:	687a      	ldr	r2, [r7, #4]
 80080ec:	6952      	ldr	r2, [r2, #20]
 80080ee:	3a01      	subs	r2, #1
 80080f0:	0212      	lsls	r2, r2, #8
 80080f2:	4311      	orrs	r1, r2
 80080f4:	687a      	ldr	r2, [r7, #4]
 80080f6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80080f8:	4311      	orrs	r1, r2
 80080fa:	687a      	ldr	r2, [r7, #4]
 80080fc:	69d2      	ldr	r2, [r2, #28]
 80080fe:	4311      	orrs	r1, r2
 8008100:	687a      	ldr	r2, [r7, #4]
 8008102:	6812      	ldr	r2, [r2, #0]
 8008104:	430b      	orrs	r3, r1
 8008106:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	68db      	ldr	r3, [r3, #12]
 800810e:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6a1a      	ldr	r2, [r3, #32]
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	430a      	orrs	r2, r1
 800811c:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008122:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	430a      	orrs	r2, r1
 800812e:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	687a      	ldr	r2, [r7, #4]
 8008136:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008138:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	3b01      	subs	r3, #1
 800814a:	021a      	lsls	r2, r3, #8
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	430a      	orrs	r2, r1
 8008152:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008158:	9300      	str	r3, [sp, #0]
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	2200      	movs	r2, #0
 800815e:	2120      	movs	r1, #32
 8008160:	6878      	ldr	r0, [r7, #4]
 8008162:	f000 fdcd 	bl	8008d00 <OSPI_WaitFlagStateUntilTimeout>
 8008166:	4603      	mov	r3, r0
 8008168:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800816a:	7bfb      	ldrb	r3, [r7, #15]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d146      	bne.n	80081fe <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	68db      	ldr	r3, [r3, #12]
 8008176:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800817e:	1e5a      	subs	r2, r3, #1
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	430a      	orrs	r2, r1
 8008186:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DMM, hospi->Init.DualQuad);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	689a      	ldr	r2, [r3, #8]
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	430a      	orrs	r2, r1
 800819c:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80081a6:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081b2:	431a      	orrs	r2, r3
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	430a      	orrs	r2, r1
 80081ba:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	681a      	ldr	r2, [r3, #0]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f042 0201 	orr.w	r2, r2, #1
 80081cc:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	699b      	ldr	r3, [r3, #24]
 80081d2:	2b02      	cmp	r3, #2
 80081d4:	d107      	bne.n	80081e6 <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	689a      	ldr	r2, [r3, #8]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f042 0202 	orr.w	r2, r2, #2
 80081e4:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	68db      	ldr	r3, [r3, #12]
 80081ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80081ee:	d103      	bne.n	80081f8 <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2201      	movs	r2, #1
 80081f4:	651a      	str	r2, [r3, #80]	@ 0x50
 80081f6:	e002      	b.n	80081fe <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2202      	movs	r2, #2
 80081fc:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
 80081fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008200:	4618      	mov	r0, r3
 8008202:	3710      	adds	r7, #16
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}
 8008208:	f8e0c0f4 	.word	0xf8e0c0f4

0800820c <HAL_OSPI_Abort>:
  * @brief  Abort the current transmission.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Abort(OSPI_HandleTypeDef *hospi)
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b088      	sub	sp, #32
 8008210:	af02      	add	r7, sp, #8
 8008212:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008214:	2300      	movs	r3, #0
 8008216:	75fb      	strb	r3, [r7, #23]
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8008218:	f7fe f87c 	bl	8006314 <HAL_GetTick>
 800821c:	6138      	str	r0, [r7, #16]

  /* Check if the state is in one of the busy or configured states */
  state = hospi->State;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008222:	60fb      	str	r3, [r7, #12]
  if (((state & OSPI_BUSY_STATE_MASK) != 0U) || ((state & OSPI_CFG_STATE_MASK) != 0U))
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	f003 0308 	and.w	r3, r3, #8
 800822a:	2b00      	cmp	r3, #0
 800822c:	d104      	bne.n	8008238 <HAL_OSPI_Abort+0x2c>
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	f003 0304 	and.w	r3, r3, #4
 8008234:	2b00      	cmp	r3, #0
 8008236:	d052      	beq.n	80082de <HAL_OSPI_Abort+0xd2>
  {
    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f003 0304 	and.w	r3, r3, #4
 8008242:	2b00      	cmp	r3, #0
 8008244:	d014      	beq.n	8008270 <HAL_OSPI_Abort+0x64>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	681a      	ldr	r2, [r3, #0]
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f022 0204 	bic.w	r2, r2, #4
 8008254:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      status = HAL_DMA_Abort(hospi->hdma);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800825a:	4618      	mov	r0, r3
 800825c:	f7fe f9c2 	bl	80065e4 <HAL_DMA_Abort>
 8008260:	4603      	mov	r3, r0
 8008262:	75fb      	strb	r3, [r7, #23]
      if (status != HAL_OK)
 8008264:	7dfb      	ldrb	r3, [r7, #23]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d002      	beq.n	8008270 <HAL_OSPI_Abort+0x64>
      {
        hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2204      	movs	r2, #4
 800826e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	6a1b      	ldr	r3, [r3, #32]
 8008276:	f003 0320 	and.w	r3, r3, #32
 800827a:	2b00      	cmp	r3, #0
 800827c:	d02b      	beq.n	80082d6 <HAL_OSPI_Abort+0xca>
    {
      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	681a      	ldr	r2, [r3, #0]
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f042 0202 	orr.w	r2, r2, #2
 800828c:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, hospi->Timeout);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008292:	9300      	str	r3, [sp, #0]
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	2201      	movs	r2, #1
 8008298:	2102      	movs	r1, #2
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	f000 fd30 	bl	8008d00 <OSPI_WaitFlagStateUntilTimeout>
 80082a0:	4603      	mov	r3, r0
 80082a2:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 80082a4:	7dfb      	ldrb	r3, [r7, #23]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d11f      	bne.n	80082ea <HAL_OSPI_Abort+0xde>
      {
        /* Clear transfer complete flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	2202      	movs	r2, #2
 80082b0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082b6:	9300      	str	r3, [sp, #0]
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	2200      	movs	r2, #0
 80082bc:	2120      	movs	r1, #32
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 fd1e 	bl	8008d00 <OSPI_WaitFlagStateUntilTimeout>
 80082c4:	4603      	mov	r3, r0
 80082c6:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 80082c8:	7dfb      	ldrb	r3, [r7, #23]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d10d      	bne.n	80082ea <HAL_OSPI_Abort+0xde>
        {
          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2202      	movs	r2, #2
 80082d2:	651a      	str	r2, [r3, #80]	@ 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 80082d4:	e009      	b.n	80082ea <HAL_OSPI_Abort+0xde>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2202      	movs	r2, #2
 80082da:	651a      	str	r2, [r3, #80]	@ 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 80082dc:	e005      	b.n	80082ea <HAL_OSPI_Abort+0xde>
    }
  }
  else
  {
    status = HAL_ERROR;
 80082de:	2301      	movs	r3, #1
 80082e0:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2210      	movs	r2, #16
 80082e6:	655a      	str	r2, [r3, #84]	@ 0x54
 80082e8:	e000      	b.n	80082ec <HAL_OSPI_Abort+0xe0>
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 80082ea:	bf00      	nop
  }

  /* Return function status */
  return status;
 80082ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3718      	adds	r7, #24
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}

080082f6 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 80082f6:	b480      	push	{r7}
 80082f8:	b083      	sub	sp, #12
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	6078      	str	r0, [r7, #4]
 80082fe:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	683a      	ldr	r2, [r7, #0]
 8008304:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 8008306:	2300      	movs	r3, #0
}
 8008308:	4618      	mov	r0, r3
 800830a:	370c      	adds	r7, #12
 800830c:	46bd      	mov	sp, r7
 800830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008312:	4770      	bx	lr

08008314 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b094      	sub	sp, #80	@ 0x50
 8008318:	af00      	add	r7, sp, #0
 800831a:	60f8      	str	r0, [r7, #12]
 800831c:	60b9      	str	r1, [r7, #8]
 800831e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008320:	2300      	movs	r3, #0
 8008322:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8008326:	2300      	movs	r3, #0
 8008328:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_DQS_PORT(cfg->DQSPort));
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));

  if (hospi->Instance == (OCTOSPI_TypeDef *)OCTOSPI1)
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4a9d      	ldr	r2, [pc, #628]	@ (80085a8 <HAL_OSPIM_Config+0x294>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d105      	bne.n	8008342 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8008336:	2300      	movs	r3, #0
 8008338:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
 800833a:	2301      	movs	r3, #1
 800833c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8008340:	e004      	b.n	800834c <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8008342:	2301      	movs	r3, #1
 8008344:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
 8008346:	2300      	movs	r3, #0
 8008348:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800834c:	2300      	movs	r3, #0
 800834e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8008352:	e01d      	b.n	8008390 <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8008354:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008358:	3301      	adds	r3, #1
 800835a:	b2d8      	uxtb	r0, r3
 800835c:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8008360:	f107 0114 	add.w	r1, r7, #20
 8008364:	4613      	mov	r3, r2
 8008366:	005b      	lsls	r3, r3, #1
 8008368:	4413      	add	r3, r2
 800836a:	00db      	lsls	r3, r3, #3
 800836c:	440b      	add	r3, r1
 800836e:	4619      	mov	r1, r3
 8008370:	f000 fd06 	bl	8008d80 <OSPIM_GetConfig>
 8008374:	4603      	mov	r3, r0
 8008376:	2b00      	cmp	r3, #0
 8008378:	d005      	beq.n	8008386 <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 800837a:	2301      	movs	r3, #1
 800837c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2208      	movs	r2, #8
 8008384:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8008386:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800838a:	3301      	adds	r3, #1
 800838c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8008390:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008394:	2b01      	cmp	r3, #1
 8008396:	d9dd      	bls.n	8008354 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 8008398:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800839c:	2b00      	cmp	r3, #0
 800839e:	f040 84a2 	bne.w	8008ce6 <HAL_OSPIM_Config+0x9d2>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 80083a2:	4b81      	ldr	r3, [pc, #516]	@ (80085a8 <HAL_OSPIM_Config+0x294>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f003 0301 	and.w	r3, r3, #1
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d00b      	beq.n	80083c6 <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80083ae:	4b7e      	ldr	r3, [pc, #504]	@ (80085a8 <HAL_OSPIM_Config+0x294>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4a7d      	ldr	r2, [pc, #500]	@ (80085a8 <HAL_OSPIM_Config+0x294>)
 80083b4:	f023 0301 	bic.w	r3, r3, #1
 80083b8:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 80083ba:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80083be:	f043 0301 	orr.w	r3, r3, #1
 80083c2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 80083c6:	4b79      	ldr	r3, [pc, #484]	@ (80085ac <HAL_OSPIM_Config+0x298>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f003 0301 	and.w	r3, r3, #1
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d00b      	beq.n	80083ea <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 80083d2:	4b76      	ldr	r3, [pc, #472]	@ (80085ac <HAL_OSPIM_Config+0x298>)
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a75      	ldr	r2, [pc, #468]	@ (80085ac <HAL_OSPIM_Config+0x298>)
 80083d8:	f023 0301 	bic.w	r3, r3, #1
 80083dc:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 80083de:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80083e2:	f043 0302 	orr.w	r3, r3, #2
 80083e6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 80083ea:	4971      	ldr	r1, [pc, #452]	@ (80085b0 <HAL_OSPIM_Config+0x29c>)
 80083ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80083ee:	4613      	mov	r3, r2
 80083f0:	005b      	lsls	r3, r3, #1
 80083f2:	4413      	add	r3, r2
 80083f4:	00db      	lsls	r3, r3, #3
 80083f6:	3350      	adds	r3, #80	@ 0x50
 80083f8:	443b      	add	r3, r7
 80083fa:	3b34      	subs	r3, #52	@ 0x34
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	3b01      	subs	r3, #1
 8008400:	009b      	lsls	r3, r3, #2
 8008402:	440b      	add	r3, r1
 8008404:	6859      	ldr	r1, [r3, #4]
 8008406:	486a      	ldr	r0, [pc, #424]	@ (80085b0 <HAL_OSPIM_Config+0x29c>)
 8008408:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800840a:	4613      	mov	r3, r2
 800840c:	005b      	lsls	r3, r3, #1
 800840e:	4413      	add	r3, r2
 8008410:	00db      	lsls	r3, r3, #3
 8008412:	3350      	adds	r3, #80	@ 0x50
 8008414:	443b      	add	r3, r7
 8008416:	3b34      	subs	r3, #52	@ 0x34
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	3b01      	subs	r3, #1
 800841c:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8008420:	009b      	lsls	r3, r3, #2
 8008422:	4403      	add	r3, r0
 8008424:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 8008426:	4b62      	ldr	r3, [pc, #392]	@ (80085b0 <HAL_OSPIM_Config+0x29c>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 0301 	and.w	r3, r3, #1
 800842e:	2b00      	cmp	r3, #0
 8008430:	f000 80c0 	beq.w	80085b4 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8008434:	4b5e      	ldr	r3, [pc, #376]	@ (80085b0 <HAL_OSPIM_Config+0x29c>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a5d      	ldr	r2, [pc, #372]	@ (80085b0 <HAL_OSPIM_Config+0x29c>)
 800843a:	f023 0301 	bic.w	r3, r3, #1
 800843e:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 8008440:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8008444:	2b01      	cmp	r3, #1
 8008446:	f040 8162 	bne.w	800870e <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 800844a:	4959      	ldr	r1, [pc, #356]	@ (80085b0 <HAL_OSPIM_Config+0x29c>)
 800844c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8008450:	4613      	mov	r3, r2
 8008452:	005b      	lsls	r3, r3, #1
 8008454:	4413      	add	r3, r2
 8008456:	00db      	lsls	r3, r3, #3
 8008458:	3350      	adds	r3, #80	@ 0x50
 800845a:	443b      	add	r3, r7
 800845c:	3b3c      	subs	r3, #60	@ 0x3c
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	3b01      	subs	r3, #1
 8008462:	009b      	lsls	r3, r3, #2
 8008464:	440b      	add	r3, r1
 8008466:	6859      	ldr	r1, [r3, #4]
 8008468:	4851      	ldr	r0, [pc, #324]	@ (80085b0 <HAL_OSPIM_Config+0x29c>)
 800846a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800846e:	4613      	mov	r3, r2
 8008470:	005b      	lsls	r3, r3, #1
 8008472:	4413      	add	r3, r2
 8008474:	00db      	lsls	r3, r3, #3
 8008476:	3350      	adds	r3, #80	@ 0x50
 8008478:	443b      	add	r3, r7
 800847a:	3b3c      	subs	r3, #60	@ 0x3c
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	3b01      	subs	r3, #1
 8008480:	f041 0202 	orr.w	r2, r1, #2
 8008484:	009b      	lsls	r3, r3, #2
 8008486:	4403      	add	r3, r0
 8008488:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800848a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800848e:	4613      	mov	r3, r2
 8008490:	005b      	lsls	r3, r3, #1
 8008492:	4413      	add	r3, r2
 8008494:	00db      	lsls	r3, r3, #3
 8008496:	3350      	adds	r3, #80	@ 0x50
 8008498:	443b      	add	r3, r7
 800849a:	3b38      	subs	r3, #56	@ 0x38
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d01f      	beq.n	80084e2 <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 80084a2:	4943      	ldr	r1, [pc, #268]	@ (80085b0 <HAL_OSPIM_Config+0x29c>)
 80084a4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80084a8:	4613      	mov	r3, r2
 80084aa:	005b      	lsls	r3, r3, #1
 80084ac:	4413      	add	r3, r2
 80084ae:	00db      	lsls	r3, r3, #3
 80084b0:	3350      	adds	r3, #80	@ 0x50
 80084b2:	443b      	add	r3, r7
 80084b4:	3b38      	subs	r3, #56	@ 0x38
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	3b01      	subs	r3, #1
 80084ba:	009b      	lsls	r3, r3, #2
 80084bc:	440b      	add	r3, r1
 80084be:	6859      	ldr	r1, [r3, #4]
 80084c0:	483b      	ldr	r0, [pc, #236]	@ (80085b0 <HAL_OSPIM_Config+0x29c>)
 80084c2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80084c6:	4613      	mov	r3, r2
 80084c8:	005b      	lsls	r3, r3, #1
 80084ca:	4413      	add	r3, r2
 80084cc:	00db      	lsls	r3, r3, #3
 80084ce:	3350      	adds	r3, #80	@ 0x50
 80084d0:	443b      	add	r3, r7
 80084d2:	3b38      	subs	r3, #56	@ 0x38
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	3b01      	subs	r3, #1
 80084d8:	f041 0220 	orr.w	r2, r1, #32
 80084dc:	009b      	lsls	r3, r3, #2
 80084de:	4403      	add	r3, r0
 80084e0:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80084e2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80084e6:	4613      	mov	r3, r2
 80084e8:	005b      	lsls	r3, r3, #1
 80084ea:	4413      	add	r3, r2
 80084ec:	00db      	lsls	r3, r3, #3
 80084ee:	3350      	adds	r3, #80	@ 0x50
 80084f0:	443b      	add	r3, r7
 80084f2:	3b30      	subs	r3, #48	@ 0x30
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d023      	beq.n	8008542 <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
 80084fa:	492d      	ldr	r1, [pc, #180]	@ (80085b0 <HAL_OSPIM_Config+0x29c>)
 80084fc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8008500:	4613      	mov	r3, r2
 8008502:	005b      	lsls	r3, r3, #1
 8008504:	4413      	add	r3, r2
 8008506:	00db      	lsls	r3, r3, #3
 8008508:	3350      	adds	r3, #80	@ 0x50
 800850a:	443b      	add	r3, r7
 800850c:	3b30      	subs	r3, #48	@ 0x30
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	3b01      	subs	r3, #1
 8008512:	f003 0301 	and.w	r3, r3, #1
 8008516:	009b      	lsls	r3, r3, #2
 8008518:	440b      	add	r3, r1
 800851a:	6859      	ldr	r1, [r3, #4]
 800851c:	4824      	ldr	r0, [pc, #144]	@ (80085b0 <HAL_OSPIM_Config+0x29c>)
 800851e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8008522:	4613      	mov	r3, r2
 8008524:	005b      	lsls	r3, r3, #1
 8008526:	4413      	add	r3, r2
 8008528:	00db      	lsls	r3, r3, #3
 800852a:	3350      	adds	r3, #80	@ 0x50
 800852c:	443b      	add	r3, r7
 800852e:	3b30      	subs	r3, #48	@ 0x30
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	3b01      	subs	r3, #1
 8008534:	f003 0301 	and.w	r3, r3, #1
 8008538:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
 800853c:	009b      	lsls	r3, r3, #2
 800853e:	4403      	add	r3, r0
 8008540:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8008542:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8008546:	4613      	mov	r3, r2
 8008548:	005b      	lsls	r3, r3, #1
 800854a:	4413      	add	r3, r2
 800854c:	00db      	lsls	r3, r3, #3
 800854e:	3350      	adds	r3, #80	@ 0x50
 8008550:	443b      	add	r3, r7
 8008552:	3b2c      	subs	r3, #44	@ 0x2c
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	2b00      	cmp	r3, #0
 8008558:	f000 80d9 	beq.w	800870e <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
 800855c:	4914      	ldr	r1, [pc, #80]	@ (80085b0 <HAL_OSPIM_Config+0x29c>)
 800855e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8008562:	4613      	mov	r3, r2
 8008564:	005b      	lsls	r3, r3, #1
 8008566:	4413      	add	r3, r2
 8008568:	00db      	lsls	r3, r3, #3
 800856a:	3350      	adds	r3, #80	@ 0x50
 800856c:	443b      	add	r3, r7
 800856e:	3b2c      	subs	r3, #44	@ 0x2c
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	3b01      	subs	r3, #1
 8008574:	f003 0301 	and.w	r3, r3, #1
 8008578:	009b      	lsls	r3, r3, #2
 800857a:	440b      	add	r3, r1
 800857c:	6859      	ldr	r1, [r3, #4]
 800857e:	480c      	ldr	r0, [pc, #48]	@ (80085b0 <HAL_OSPIM_Config+0x29c>)
 8008580:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8008584:	4613      	mov	r3, r2
 8008586:	005b      	lsls	r3, r3, #1
 8008588:	4413      	add	r3, r2
 800858a:	00db      	lsls	r3, r3, #3
 800858c:	3350      	adds	r3, #80	@ 0x50
 800858e:	443b      	add	r3, r7
 8008590:	3b2c      	subs	r3, #44	@ 0x2c
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	3b01      	subs	r3, #1
 8008596:	f003 0301 	and.w	r3, r3, #1
 800859a:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
 800859e:	009b      	lsls	r3, r3, #2
 80085a0:	4403      	add	r3, r0
 80085a2:	605a      	str	r2, [r3, #4]
 80085a4:	e0b3      	b.n	800870e <HAL_OSPIM_Config+0x3fa>
 80085a6:	bf00      	nop
 80085a8:	420d1400 	.word	0x420d1400
 80085ac:	420d2400 	.word	0x420d2400
 80085b0:	420c4000 	.word	0x420c4000
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 80085b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085b6:	4613      	mov	r3, r2
 80085b8:	005b      	lsls	r3, r3, #1
 80085ba:	4413      	add	r3, r2
 80085bc:	00db      	lsls	r3, r3, #3
 80085be:	3350      	adds	r3, #80	@ 0x50
 80085c0:	443b      	add	r3, r7
 80085c2:	3b3c      	subs	r3, #60	@ 0x3c
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	f000 80a1 	beq.w	800870e <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 80085cc:	4995      	ldr	r1, [pc, #596]	@ (8008824 <HAL_OSPIM_Config+0x510>)
 80085ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085d0:	4613      	mov	r3, r2
 80085d2:	005b      	lsls	r3, r3, #1
 80085d4:	4413      	add	r3, r2
 80085d6:	00db      	lsls	r3, r3, #3
 80085d8:	3350      	adds	r3, #80	@ 0x50
 80085da:	443b      	add	r3, r7
 80085dc:	3b3c      	subs	r3, #60	@ 0x3c
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	3b01      	subs	r3, #1
 80085e2:	009b      	lsls	r3, r3, #2
 80085e4:	440b      	add	r3, r1
 80085e6:	6859      	ldr	r1, [r3, #4]
 80085e8:	488e      	ldr	r0, [pc, #568]	@ (8008824 <HAL_OSPIM_Config+0x510>)
 80085ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085ec:	4613      	mov	r3, r2
 80085ee:	005b      	lsls	r3, r3, #1
 80085f0:	4413      	add	r3, r2
 80085f2:	00db      	lsls	r3, r3, #3
 80085f4:	3350      	adds	r3, #80	@ 0x50
 80085f6:	443b      	add	r3, r7
 80085f8:	3b3c      	subs	r3, #60	@ 0x3c
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	3b01      	subs	r3, #1
 80085fe:	f021 0201 	bic.w	r2, r1, #1
 8008602:	009b      	lsls	r3, r3, #2
 8008604:	4403      	add	r3, r0
 8008606:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8008608:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800860a:	4613      	mov	r3, r2
 800860c:	005b      	lsls	r3, r3, #1
 800860e:	4413      	add	r3, r2
 8008610:	00db      	lsls	r3, r3, #3
 8008612:	3350      	adds	r3, #80	@ 0x50
 8008614:	443b      	add	r3, r7
 8008616:	3b38      	subs	r3, #56	@ 0x38
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d01d      	beq.n	800865a <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800861e:	4981      	ldr	r1, [pc, #516]	@ (8008824 <HAL_OSPIM_Config+0x510>)
 8008620:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008622:	4613      	mov	r3, r2
 8008624:	005b      	lsls	r3, r3, #1
 8008626:	4413      	add	r3, r2
 8008628:	00db      	lsls	r3, r3, #3
 800862a:	3350      	adds	r3, #80	@ 0x50
 800862c:	443b      	add	r3, r7
 800862e:	3b38      	subs	r3, #56	@ 0x38
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	3b01      	subs	r3, #1
 8008634:	009b      	lsls	r3, r3, #2
 8008636:	440b      	add	r3, r1
 8008638:	6859      	ldr	r1, [r3, #4]
 800863a:	487a      	ldr	r0, [pc, #488]	@ (8008824 <HAL_OSPIM_Config+0x510>)
 800863c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800863e:	4613      	mov	r3, r2
 8008640:	005b      	lsls	r3, r3, #1
 8008642:	4413      	add	r3, r2
 8008644:	00db      	lsls	r3, r3, #3
 8008646:	3350      	adds	r3, #80	@ 0x50
 8008648:	443b      	add	r3, r7
 800864a:	3b38      	subs	r3, #56	@ 0x38
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	3b01      	subs	r3, #1
 8008650:	f021 0210 	bic.w	r2, r1, #16
 8008654:	009b      	lsls	r3, r3, #2
 8008656:	4403      	add	r3, r0
 8008658:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800865a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800865c:	4613      	mov	r3, r2
 800865e:	005b      	lsls	r3, r3, #1
 8008660:	4413      	add	r3, r2
 8008662:	00db      	lsls	r3, r3, #3
 8008664:	3350      	adds	r3, #80	@ 0x50
 8008666:	443b      	add	r3, r7
 8008668:	3b30      	subs	r3, #48	@ 0x30
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d021      	beq.n	80086b4 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8008670:	496c      	ldr	r1, [pc, #432]	@ (8008824 <HAL_OSPIM_Config+0x510>)
 8008672:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008674:	4613      	mov	r3, r2
 8008676:	005b      	lsls	r3, r3, #1
 8008678:	4413      	add	r3, r2
 800867a:	00db      	lsls	r3, r3, #3
 800867c:	3350      	adds	r3, #80	@ 0x50
 800867e:	443b      	add	r3, r7
 8008680:	3b30      	subs	r3, #48	@ 0x30
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	3b01      	subs	r3, #1
 8008686:	f003 0301 	and.w	r3, r3, #1
 800868a:	009b      	lsls	r3, r3, #2
 800868c:	440b      	add	r3, r1
 800868e:	6859      	ldr	r1, [r3, #4]
 8008690:	4864      	ldr	r0, [pc, #400]	@ (8008824 <HAL_OSPIM_Config+0x510>)
 8008692:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008694:	4613      	mov	r3, r2
 8008696:	005b      	lsls	r3, r3, #1
 8008698:	4413      	add	r3, r2
 800869a:	00db      	lsls	r3, r3, #3
 800869c:	3350      	adds	r3, #80	@ 0x50
 800869e:	443b      	add	r3, r7
 80086a0:	3b30      	subs	r3, #48	@ 0x30
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	3b01      	subs	r3, #1
 80086a6:	f003 0301 	and.w	r3, r3, #1
 80086aa:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 80086ae:	009b      	lsls	r3, r3, #2
 80086b0:	4403      	add	r3, r0
 80086b2:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80086b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80086b6:	4613      	mov	r3, r2
 80086b8:	005b      	lsls	r3, r3, #1
 80086ba:	4413      	add	r3, r2
 80086bc:	00db      	lsls	r3, r3, #3
 80086be:	3350      	adds	r3, #80	@ 0x50
 80086c0:	443b      	add	r3, r7
 80086c2:	3b2c      	subs	r3, #44	@ 0x2c
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d021      	beq.n	800870e <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 80086ca:	4956      	ldr	r1, [pc, #344]	@ (8008824 <HAL_OSPIM_Config+0x510>)
 80086cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80086ce:	4613      	mov	r3, r2
 80086d0:	005b      	lsls	r3, r3, #1
 80086d2:	4413      	add	r3, r2
 80086d4:	00db      	lsls	r3, r3, #3
 80086d6:	3350      	adds	r3, #80	@ 0x50
 80086d8:	443b      	add	r3, r7
 80086da:	3b2c      	subs	r3, #44	@ 0x2c
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	3b01      	subs	r3, #1
 80086e0:	f003 0301 	and.w	r3, r3, #1
 80086e4:	009b      	lsls	r3, r3, #2
 80086e6:	440b      	add	r3, r1
 80086e8:	6859      	ldr	r1, [r3, #4]
 80086ea:	484e      	ldr	r0, [pc, #312]	@ (8008824 <HAL_OSPIM_Config+0x510>)
 80086ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80086ee:	4613      	mov	r3, r2
 80086f0:	005b      	lsls	r3, r3, #1
 80086f2:	4413      	add	r3, r2
 80086f4:	00db      	lsls	r3, r3, #3
 80086f6:	3350      	adds	r3, #80	@ 0x50
 80086f8:	443b      	add	r3, r7
 80086fa:	3b2c      	subs	r3, #44	@ 0x2c
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	3b01      	subs	r3, #1
 8008700:	f003 0301 	and.w	r3, r3, #1
 8008704:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	4403      	add	r3, r0
 800870c:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	6819      	ldr	r1, [r3, #0]
 8008712:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8008716:	4613      	mov	r3, r2
 8008718:	005b      	lsls	r3, r3, #1
 800871a:	4413      	add	r3, r2
 800871c:	00db      	lsls	r3, r3, #3
 800871e:	3350      	adds	r3, #80	@ 0x50
 8008720:	443b      	add	r3, r7
 8008722:	3b3c      	subs	r3, #60	@ 0x3c
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4299      	cmp	r1, r3
 8008728:	d03c      	beq.n	80087a4 <HAL_OSPIM_Config+0x490>
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	6899      	ldr	r1, [r3, #8]
 800872e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8008732:	4613      	mov	r3, r2
 8008734:	005b      	lsls	r3, r3, #1
 8008736:	4413      	add	r3, r2
 8008738:	00db      	lsls	r3, r3, #3
 800873a:	3350      	adds	r3, #80	@ 0x50
 800873c:	443b      	add	r3, r7
 800873e:	3b34      	subs	r3, #52	@ 0x34
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	4299      	cmp	r1, r3
 8008744:	d02e      	beq.n	80087a4 <HAL_OSPIM_Config+0x490>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	6859      	ldr	r1, [r3, #4]
 800874a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800874e:	4613      	mov	r3, r2
 8008750:	005b      	lsls	r3, r3, #1
 8008752:	4413      	add	r3, r2
 8008754:	00db      	lsls	r3, r3, #3
 8008756:	3350      	adds	r3, #80	@ 0x50
 8008758:	443b      	add	r3, r7
 800875a:	3b38      	subs	r3, #56	@ 0x38
 800875c:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 800875e:	4299      	cmp	r1, r3
 8008760:	d103      	bne.n	800876a <HAL_OSPIM_Config+0x456>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d11c      	bne.n	80087a4 <HAL_OSPIM_Config+0x490>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	68d9      	ldr	r1, [r3, #12]
 800876e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8008772:	4613      	mov	r3, r2
 8008774:	005b      	lsls	r3, r3, #1
 8008776:	4413      	add	r3, r2
 8008778:	00db      	lsls	r3, r3, #3
 800877a:	3350      	adds	r3, #80	@ 0x50
 800877c:	443b      	add	r3, r7
 800877e:	3b30      	subs	r3, #48	@ 0x30
 8008780:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8008782:	4299      	cmp	r1, r3
 8008784:	d00e      	beq.n	80087a4 <HAL_OSPIM_Config+0x490>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8008786:	68bb      	ldr	r3, [r7, #8]
 8008788:	6919      	ldr	r1, [r3, #16]
 800878a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800878e:	4613      	mov	r3, r2
 8008790:	005b      	lsls	r3, r3, #1
 8008792:	4413      	add	r3, r2
 8008794:	00db      	lsls	r3, r3, #3
 8008796:	3350      	adds	r3, #80	@ 0x50
 8008798:	443b      	add	r3, r7
 800879a:	3b2c      	subs	r3, #44	@ 0x2c
 800879c:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800879e:	4299      	cmp	r1, r3
 80087a0:	f040 810e 	bne.w	80089c0 <HAL_OSPIM_Config+0x6ac>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	6819      	ldr	r1, [r3, #0]
 80087a8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80087ac:	4613      	mov	r3, r2
 80087ae:	005b      	lsls	r3, r3, #1
 80087b0:	4413      	add	r3, r2
 80087b2:	00db      	lsls	r3, r3, #3
 80087b4:	3350      	adds	r3, #80	@ 0x50
 80087b6:	443b      	add	r3, r7
 80087b8:	3b3c      	subs	r3, #60	@ 0x3c
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4299      	cmp	r1, r3
 80087be:	d133      	bne.n	8008828 <HAL_OSPIM_Config+0x514>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	6859      	ldr	r1, [r3, #4]
 80087c4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80087c8:	4613      	mov	r3, r2
 80087ca:	005b      	lsls	r3, r3, #1
 80087cc:	4413      	add	r3, r2
 80087ce:	00db      	lsls	r3, r3, #3
 80087d0:	3350      	adds	r3, #80	@ 0x50
 80087d2:	443b      	add	r3, r7
 80087d4:	3b38      	subs	r3, #56	@ 0x38
 80087d6:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 80087d8:	4299      	cmp	r1, r3
 80087da:	d125      	bne.n	8008828 <HAL_OSPIM_Config+0x514>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	68d9      	ldr	r1, [r3, #12]
 80087e0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80087e4:	4613      	mov	r3, r2
 80087e6:	005b      	lsls	r3, r3, #1
 80087e8:	4413      	add	r3, r2
 80087ea:	00db      	lsls	r3, r3, #3
 80087ec:	3350      	adds	r3, #80	@ 0x50
 80087ee:	443b      	add	r3, r7
 80087f0:	3b30      	subs	r3, #48	@ 0x30
 80087f2:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 80087f4:	4299      	cmp	r1, r3
 80087f6:	d117      	bne.n	8008828 <HAL_OSPIM_Config+0x514>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	6919      	ldr	r1, [r3, #16]
 80087fc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8008800:	4613      	mov	r3, r2
 8008802:	005b      	lsls	r3, r3, #1
 8008804:	4413      	add	r3, r2
 8008806:	00db      	lsls	r3, r3, #3
 8008808:	3350      	adds	r3, #80	@ 0x50
 800880a:	443b      	add	r3, r7
 800880c:	3b2c      	subs	r3, #44	@ 0x2c
 800880e:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 8008810:	4299      	cmp	r1, r3
 8008812:	d109      	bne.n	8008828 <HAL_OSPIM_Config+0x514>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8008814:	4b03      	ldr	r3, [pc, #12]	@ (8008824 <HAL_OSPIM_Config+0x510>)
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a02      	ldr	r2, [pc, #8]	@ (8008824 <HAL_OSPIM_Config+0x510>)
 800881a:	f043 0301 	orr.w	r3, r3, #1
 800881e:	6013      	str	r3, [r2, #0]
 8008820:	e0ce      	b.n	80089c0 <HAL_OSPIM_Config+0x6ac>
 8008822:	bf00      	nop
 8008824:	420c4000 	.word	0x420c4000
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8008828:	49a4      	ldr	r1, [pc, #656]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 800882a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800882e:	4613      	mov	r3, r2
 8008830:	005b      	lsls	r3, r3, #1
 8008832:	4413      	add	r3, r2
 8008834:	00db      	lsls	r3, r3, #3
 8008836:	3350      	adds	r3, #80	@ 0x50
 8008838:	443b      	add	r3, r7
 800883a:	3b3c      	subs	r3, #60	@ 0x3c
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	3b01      	subs	r3, #1
 8008840:	009b      	lsls	r3, r3, #2
 8008842:	440b      	add	r3, r1
 8008844:	6859      	ldr	r1, [r3, #4]
 8008846:	489d      	ldr	r0, [pc, #628]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 8008848:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800884c:	4613      	mov	r3, r2
 800884e:	005b      	lsls	r3, r3, #1
 8008850:	4413      	add	r3, r2
 8008852:	00db      	lsls	r3, r3, #3
 8008854:	3350      	adds	r3, #80	@ 0x50
 8008856:	443b      	add	r3, r7
 8008858:	3b3c      	subs	r3, #60	@ 0x3c
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	3b01      	subs	r3, #1
 800885e:	f021 0201 	bic.w	r2, r1, #1
 8008862:	009b      	lsls	r3, r3, #2
 8008864:	4403      	add	r3, r0
 8008866:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8008868:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800886c:	4613      	mov	r3, r2
 800886e:	005b      	lsls	r3, r3, #1
 8008870:	4413      	add	r3, r2
 8008872:	00db      	lsls	r3, r3, #3
 8008874:	3350      	adds	r3, #80	@ 0x50
 8008876:	443b      	add	r3, r7
 8008878:	3b38      	subs	r3, #56	@ 0x38
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d01f      	beq.n	80088c0 <HAL_OSPIM_Config+0x5ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8008880:	498e      	ldr	r1, [pc, #568]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 8008882:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8008886:	4613      	mov	r3, r2
 8008888:	005b      	lsls	r3, r3, #1
 800888a:	4413      	add	r3, r2
 800888c:	00db      	lsls	r3, r3, #3
 800888e:	3350      	adds	r3, #80	@ 0x50
 8008890:	443b      	add	r3, r7
 8008892:	3b38      	subs	r3, #56	@ 0x38
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	3b01      	subs	r3, #1
 8008898:	009b      	lsls	r3, r3, #2
 800889a:	440b      	add	r3, r1
 800889c:	6859      	ldr	r1, [r3, #4]
 800889e:	4887      	ldr	r0, [pc, #540]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 80088a0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80088a4:	4613      	mov	r3, r2
 80088a6:	005b      	lsls	r3, r3, #1
 80088a8:	4413      	add	r3, r2
 80088aa:	00db      	lsls	r3, r3, #3
 80088ac:	3350      	adds	r3, #80	@ 0x50
 80088ae:	443b      	add	r3, r7
 80088b0:	3b38      	subs	r3, #56	@ 0x38
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	3b01      	subs	r3, #1
 80088b6:	f021 0210 	bic.w	r2, r1, #16
 80088ba:	009b      	lsls	r3, r3, #2
 80088bc:	4403      	add	r3, r0
 80088be:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 80088c0:	497e      	ldr	r1, [pc, #504]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 80088c2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80088c6:	4613      	mov	r3, r2
 80088c8:	005b      	lsls	r3, r3, #1
 80088ca:	4413      	add	r3, r2
 80088cc:	00db      	lsls	r3, r3, #3
 80088ce:	3350      	adds	r3, #80	@ 0x50
 80088d0:	443b      	add	r3, r7
 80088d2:	3b34      	subs	r3, #52	@ 0x34
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	3b01      	subs	r3, #1
 80088d8:	009b      	lsls	r3, r3, #2
 80088da:	440b      	add	r3, r1
 80088dc:	6859      	ldr	r1, [r3, #4]
 80088de:	4877      	ldr	r0, [pc, #476]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 80088e0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80088e4:	4613      	mov	r3, r2
 80088e6:	005b      	lsls	r3, r3, #1
 80088e8:	4413      	add	r3, r2
 80088ea:	00db      	lsls	r3, r3, #3
 80088ec:	3350      	adds	r3, #80	@ 0x50
 80088ee:	443b      	add	r3, r7
 80088f0:	3b34      	subs	r3, #52	@ 0x34
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	3b01      	subs	r3, #1
 80088f6:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 80088fa:	009b      	lsls	r3, r3, #2
 80088fc:	4403      	add	r3, r0
 80088fe:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8008900:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8008904:	4613      	mov	r3, r2
 8008906:	005b      	lsls	r3, r3, #1
 8008908:	4413      	add	r3, r2
 800890a:	00db      	lsls	r3, r3, #3
 800890c:	3350      	adds	r3, #80	@ 0x50
 800890e:	443b      	add	r3, r7
 8008910:	3b30      	subs	r3, #48	@ 0x30
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d023      	beq.n	8008960 <HAL_OSPIM_Config+0x64c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8008918:	4968      	ldr	r1, [pc, #416]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 800891a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800891e:	4613      	mov	r3, r2
 8008920:	005b      	lsls	r3, r3, #1
 8008922:	4413      	add	r3, r2
 8008924:	00db      	lsls	r3, r3, #3
 8008926:	3350      	adds	r3, #80	@ 0x50
 8008928:	443b      	add	r3, r7
 800892a:	3b30      	subs	r3, #48	@ 0x30
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	3b01      	subs	r3, #1
 8008930:	f003 0301 	and.w	r3, r3, #1
 8008934:	009b      	lsls	r3, r3, #2
 8008936:	440b      	add	r3, r1
 8008938:	6859      	ldr	r1, [r3, #4]
 800893a:	4860      	ldr	r0, [pc, #384]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 800893c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8008940:	4613      	mov	r3, r2
 8008942:	005b      	lsls	r3, r3, #1
 8008944:	4413      	add	r3, r2
 8008946:	00db      	lsls	r3, r3, #3
 8008948:	3350      	adds	r3, #80	@ 0x50
 800894a:	443b      	add	r3, r7
 800894c:	3b30      	subs	r3, #48	@ 0x30
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	3b01      	subs	r3, #1
 8008952:	f003 0301 	and.w	r3, r3, #1
 8008956:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 800895a:	009b      	lsls	r3, r3, #2
 800895c:	4403      	add	r3, r0
 800895e:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8008960:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8008964:	4613      	mov	r3, r2
 8008966:	005b      	lsls	r3, r3, #1
 8008968:	4413      	add	r3, r2
 800896a:	00db      	lsls	r3, r3, #3
 800896c:	3350      	adds	r3, #80	@ 0x50
 800896e:	443b      	add	r3, r7
 8008970:	3b2c      	subs	r3, #44	@ 0x2c
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d023      	beq.n	80089c0 <HAL_OSPIM_Config+0x6ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8008978:	4950      	ldr	r1, [pc, #320]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 800897a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800897e:	4613      	mov	r3, r2
 8008980:	005b      	lsls	r3, r3, #1
 8008982:	4413      	add	r3, r2
 8008984:	00db      	lsls	r3, r3, #3
 8008986:	3350      	adds	r3, #80	@ 0x50
 8008988:	443b      	add	r3, r7
 800898a:	3b2c      	subs	r3, #44	@ 0x2c
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	3b01      	subs	r3, #1
 8008990:	f003 0301 	and.w	r3, r3, #1
 8008994:	009b      	lsls	r3, r3, #2
 8008996:	440b      	add	r3, r1
 8008998:	6859      	ldr	r1, [r3, #4]
 800899a:	4848      	ldr	r0, [pc, #288]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 800899c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80089a0:	4613      	mov	r3, r2
 80089a2:	005b      	lsls	r3, r3, #1
 80089a4:	4413      	add	r3, r2
 80089a6:	00db      	lsls	r3, r3, #3
 80089a8:	3350      	adds	r3, #80	@ 0x50
 80089aa:	443b      	add	r3, r7
 80089ac:	3b2c      	subs	r3, #44	@ 0x2c
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	3b01      	subs	r3, #1
 80089b2:	f003 0301 	and.w	r3, r3, #1
 80089b6:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 80089ba:	009b      	lsls	r3, r3, #2
 80089bc:	4403      	add	r3, r0
 80089be:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 80089c0:	4a3e      	ldr	r2, [pc, #248]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	689b      	ldr	r3, [r3, #8]
 80089c6:	3b01      	subs	r3, #1
 80089c8:	009b      	lsls	r3, r3, #2
 80089ca:	4413      	add	r3, r2
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80089d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089d4:	025b      	lsls	r3, r3, #9
 80089d6:	431a      	orrs	r2, r3
 80089d8:	4938      	ldr	r1, [pc, #224]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	689b      	ldr	r3, [r3, #8]
 80089de:	3b01      	subs	r3, #1
 80089e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80089e4:	009b      	lsls	r3, r3, #2
 80089e6:	440b      	add	r3, r1
 80089e8:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if (((cfg->Req2AckTime) >= 1U) && ((cfg->Req2AckTime) <= 256U))
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	695b      	ldr	r3, [r3, #20]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d018      	beq.n	8008a24 <HAL_OSPIM_Config+0x710>
 80089f2:	68bb      	ldr	r3, [r7, #8]
 80089f4:	695b      	ldr	r3, [r3, #20]
 80089f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089fa:	d813      	bhi.n	8008a24 <HAL_OSPIM_Config+0x710>
    {
      if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 80089fc:	68bb      	ldr	r3, [r7, #8]
 80089fe:	695b      	ldr	r3, [r3, #20]
 8008a00:	1e5a      	subs	r2, r3, #1
 8008a02:	4b2e      	ldr	r3, [pc, #184]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	0c1b      	lsrs	r3, r3, #16
 8008a08:	b2db      	uxtb	r3, r3
 8008a0a:	429a      	cmp	r2, r3
 8008a0c:	d90a      	bls.n	8008a24 <HAL_OSPIM_Config+0x710>
      {
        MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 8008a0e:	4b2b      	ldr	r3, [pc, #172]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	695b      	ldr	r3, [r3, #20]
 8008a1a:	3b01      	subs	r3, #1
 8008a1c:	041b      	lsls	r3, r3, #16
 8008a1e:	4927      	ldr	r1, [pc, #156]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 8008a20:	4313      	orrs	r3, r2
 8008a22:	600b      	str	r3, [r1, #0]
      {
        /* Nothing to do */
      }
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 8008a24:	4b25      	ldr	r3, [pc, #148]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f003 0301 	and.w	r3, r3, #1
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	f000 809a 	beq.w	8008b66 <HAL_OSPIM_Config+0x852>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 8008a32:	4a22      	ldr	r2, [pc, #136]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	3b01      	subs	r3, #1
 8008a3a:	009b      	lsls	r3, r3, #2
 8008a3c:	4413      	add	r3, r2
 8008a3e:	685b      	ldr	r3, [r3, #4]
 8008a40:	f023 0203 	bic.w	r2, r3, #3
 8008a44:	491d      	ldr	r1, [pc, #116]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	3b01      	subs	r3, #1
 8008a4c:	f042 0201 	orr.w	r2, r2, #1
 8008a50:	009b      	lsls	r3, r3, #2
 8008a52:	440b      	add	r3, r1
 8008a54:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	685b      	ldr	r3, [r3, #4]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d011      	beq.n	8008a82 <HAL_OSPIM_Config+0x76e>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 8008a5e:	4a17      	ldr	r2, [pc, #92]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	685b      	ldr	r3, [r3, #4]
 8008a64:	3b01      	subs	r3, #1
 8008a66:	009b      	lsls	r3, r3, #2
 8008a68:	4413      	add	r3, r2
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008a70:	4912      	ldr	r1, [pc, #72]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	685b      	ldr	r3, [r3, #4]
 8008a76:	3b01      	subs	r3, #1
 8008a78:	f042 0210 	orr.w	r2, r2, #16
 8008a7c:	009b      	lsls	r3, r3, #2
 8008a7e:	440b      	add	r3, r1
 8008a80:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	68db      	ldr	r3, [r3, #12]
 8008a86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d018      	beq.n	8008ac0 <HAL_OSPIM_Config+0x7ac>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8008a8e:	4a0b      	ldr	r2, [pc, #44]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	68db      	ldr	r3, [r3, #12]
 8008a94:	3b01      	subs	r3, #1
 8008a96:	f003 0301 	and.w	r3, r3, #1
 8008a9a:	009b      	lsls	r3, r3, #2
 8008a9c:	4413      	add	r3, r2
 8008a9e:	685b      	ldr	r3, [r3, #4]
 8008aa0:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8008aa4:	4905      	ldr	r1, [pc, #20]	@ (8008abc <HAL_OSPIM_Config+0x7a8>)
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	68db      	ldr	r3, [r3, #12]
 8008aaa:	3b01      	subs	r3, #1
 8008aac:	f003 0301 	and.w	r3, r3, #1
 8008ab0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8008ab4:	009b      	lsls	r3, r3, #2
 8008ab6:	440b      	add	r3, r1
 8008ab8:	605a      	str	r2, [r3, #4]
 8008aba:	e01b      	b.n	8008af4 <HAL_OSPIM_Config+0x7e0>
 8008abc:	420c4000 	.word	0x420c4000
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	68db      	ldr	r3, [r3, #12]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d015      	beq.n	8008af4 <HAL_OSPIM_Config+0x7e0>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8008ac8:	4a8a      	ldr	r2, [pc, #552]	@ (8008cf4 <HAL_OSPIM_Config+0x9e0>)
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	68db      	ldr	r3, [r3, #12]
 8008ace:	3b01      	subs	r3, #1
 8008ad0:	f003 0301 	and.w	r3, r3, #1
 8008ad4:	009b      	lsls	r3, r3, #2
 8008ad6:	4413      	add	r3, r2
 8008ad8:	685b      	ldr	r3, [r3, #4]
 8008ada:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8008ade:	4985      	ldr	r1, [pc, #532]	@ (8008cf4 <HAL_OSPIM_Config+0x9e0>)
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	68db      	ldr	r3, [r3, #12]
 8008ae4:	3b01      	subs	r3, #1
 8008ae6:	f003 0301 	and.w	r3, r3, #1
 8008aea:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8008aee:	009b      	lsls	r3, r3, #2
 8008af0:	440b      	add	r3, r1
 8008af2:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	691b      	ldr	r3, [r3, #16]
 8008af8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d016      	beq.n	8008b2e <HAL_OSPIM_Config+0x81a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8008b00:	4a7c      	ldr	r2, [pc, #496]	@ (8008cf4 <HAL_OSPIM_Config+0x9e0>)
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	691b      	ldr	r3, [r3, #16]
 8008b06:	3b01      	subs	r3, #1
 8008b08:	f003 0301 	and.w	r3, r3, #1
 8008b0c:	009b      	lsls	r3, r3, #2
 8008b0e:	4413      	add	r3, r2
 8008b10:	685b      	ldr	r3, [r3, #4]
 8008b12:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8008b16:	4977      	ldr	r1, [pc, #476]	@ (8008cf4 <HAL_OSPIM_Config+0x9e0>)
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	691b      	ldr	r3, [r3, #16]
 8008b1c:	3b01      	subs	r3, #1
 8008b1e:	f003 0301 	and.w	r3, r3, #1
 8008b22:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 8008b26:	009b      	lsls	r3, r3, #2
 8008b28:	440b      	add	r3, r1
 8008b2a:	605a      	str	r2, [r3, #4]
 8008b2c:	e0c3      	b.n	8008cb6 <HAL_OSPIM_Config+0x9a2>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	691b      	ldr	r3, [r3, #16]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	f000 80bf 	beq.w	8008cb6 <HAL_OSPIM_Config+0x9a2>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8008b38:	4a6e      	ldr	r2, [pc, #440]	@ (8008cf4 <HAL_OSPIM_Config+0x9e0>)
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	691b      	ldr	r3, [r3, #16]
 8008b3e:	3b01      	subs	r3, #1
 8008b40:	f003 0301 	and.w	r3, r3, #1
 8008b44:	009b      	lsls	r3, r3, #2
 8008b46:	4413      	add	r3, r2
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8008b4e:	4969      	ldr	r1, [pc, #420]	@ (8008cf4 <HAL_OSPIM_Config+0x9e0>)
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	691b      	ldr	r3, [r3, #16]
 8008b54:	3b01      	subs	r3, #1
 8008b56:	f003 0301 	and.w	r3, r3, #1
 8008b5a:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 8008b5e:	009b      	lsls	r3, r3, #2
 8008b60:	440b      	add	r3, r1
 8008b62:	605a      	str	r2, [r3, #4]
 8008b64:	e0a7      	b.n	8008cb6 <HAL_OSPIM_Config+0x9a2>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 8008b66:	4a63      	ldr	r2, [pc, #396]	@ (8008cf4 <HAL_OSPIM_Config+0x9e0>)
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	3b01      	subs	r3, #1
 8008b6e:	009b      	lsls	r3, r3, #2
 8008b70:	4413      	add	r3, r2
 8008b72:	685b      	ldr	r3, [r3, #4]
 8008b74:	f023 0203 	bic.w	r2, r3, #3
 8008b78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b7a:	005b      	lsls	r3, r3, #1
 8008b7c:	431a      	orrs	r2, r3
 8008b7e:	495d      	ldr	r1, [pc, #372]	@ (8008cf4 <HAL_OSPIM_Config+0x9e0>)
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	3b01      	subs	r3, #1
 8008b86:	f042 0201 	orr.w	r2, r2, #1
 8008b8a:	009b      	lsls	r3, r3, #2
 8008b8c:	440b      	add	r3, r1
 8008b8e:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	685b      	ldr	r3, [r3, #4]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d014      	beq.n	8008bc2 <HAL_OSPIM_Config+0x8ae>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 8008b98:	4a56      	ldr	r2, [pc, #344]	@ (8008cf4 <HAL_OSPIM_Config+0x9e0>)
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	685b      	ldr	r3, [r3, #4]
 8008b9e:	3b01      	subs	r3, #1
 8008ba0:	009b      	lsls	r3, r3, #2
 8008ba2:	4413      	add	r3, r2
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008baa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008bac:	015b      	lsls	r3, r3, #5
 8008bae:	431a      	orrs	r2, r3
 8008bb0:	4950      	ldr	r1, [pc, #320]	@ (8008cf4 <HAL_OSPIM_Config+0x9e0>)
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	685b      	ldr	r3, [r3, #4]
 8008bb6:	3b01      	subs	r3, #1
 8008bb8:	f042 0210 	orr.w	r2, r2, #16
 8008bbc:	009b      	lsls	r3, r3, #2
 8008bbe:	440b      	add	r3, r1
 8008bc0:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	68db      	ldr	r3, [r3, #12]
 8008bc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d019      	beq.n	8008c02 <HAL_OSPIM_Config+0x8ee>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8008bce:	4a49      	ldr	r2, [pc, #292]	@ (8008cf4 <HAL_OSPIM_Config+0x9e0>)
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	68db      	ldr	r3, [r3, #12]
 8008bd4:	3b01      	subs	r3, #1
 8008bd6:	f003 0301 	and.w	r3, r3, #1
 8008bda:	009b      	lsls	r3, r3, #2
 8008bdc:	4413      	add	r3, r2
 8008bde:	685b      	ldr	r3, [r3, #4]
 8008be0:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8008be4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008be6:	049b      	lsls	r3, r3, #18
 8008be8:	431a      	orrs	r2, r3
 8008bea:	4942      	ldr	r1, [pc, #264]	@ (8008cf4 <HAL_OSPIM_Config+0x9e0>)
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	68db      	ldr	r3, [r3, #12]
 8008bf0:	3b01      	subs	r3, #1
 8008bf2:	f003 0301 	and.w	r3, r3, #1
 8008bf6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8008bfa:	009b      	lsls	r3, r3, #2
 8008bfc:	440b      	add	r3, r1
 8008bfe:	605a      	str	r2, [r3, #4]
 8008c00:	e01c      	b.n	8008c3c <HAL_OSPIM_Config+0x928>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	68db      	ldr	r3, [r3, #12]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d018      	beq.n	8008c3c <HAL_OSPIM_Config+0x928>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8008c0a:	4a3a      	ldr	r2, [pc, #232]	@ (8008cf4 <HAL_OSPIM_Config+0x9e0>)
 8008c0c:	68bb      	ldr	r3, [r7, #8]
 8008c0e:	68db      	ldr	r3, [r3, #12]
 8008c10:	3b01      	subs	r3, #1
 8008c12:	f003 0301 	and.w	r3, r3, #1
 8008c16:	009b      	lsls	r3, r3, #2
 8008c18:	4413      	add	r3, r2
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8008c20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c22:	069b      	lsls	r3, r3, #26
 8008c24:	431a      	orrs	r2, r3
 8008c26:	4933      	ldr	r1, [pc, #204]	@ (8008cf4 <HAL_OSPIM_Config+0x9e0>)
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	68db      	ldr	r3, [r3, #12]
 8008c2c:	3b01      	subs	r3, #1
 8008c2e:	f003 0301 	and.w	r3, r3, #1
 8008c32:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8008c36:	009b      	lsls	r3, r3, #2
 8008c38:	440b      	add	r3, r1
 8008c3a:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	691b      	ldr	r3, [r3, #16]
 8008c40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d019      	beq.n	8008c7c <HAL_OSPIM_Config+0x968>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8008c48:	4a2a      	ldr	r2, [pc, #168]	@ (8008cf4 <HAL_OSPIM_Config+0x9e0>)
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	691b      	ldr	r3, [r3, #16]
 8008c4e:	3b01      	subs	r3, #1
 8008c50:	f003 0301 	and.w	r3, r3, #1
 8008c54:	009b      	lsls	r3, r3, #2
 8008c56:	4413      	add	r3, r2
 8008c58:	685b      	ldr	r3, [r3, #4]
 8008c5a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8008c5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c60:	049b      	lsls	r3, r3, #18
 8008c62:	431a      	orrs	r2, r3
 8008c64:	4923      	ldr	r1, [pc, #140]	@ (8008cf4 <HAL_OSPIM_Config+0x9e0>)
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	691b      	ldr	r3, [r3, #16]
 8008c6a:	3b01      	subs	r3, #1
 8008c6c:	f003 0301 	and.w	r3, r3, #1
 8008c70:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 8008c74:	009b      	lsls	r3, r3, #2
 8008c76:	440b      	add	r3, r1
 8008c78:	605a      	str	r2, [r3, #4]
 8008c7a:	e01c      	b.n	8008cb6 <HAL_OSPIM_Config+0x9a2>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	691b      	ldr	r3, [r3, #16]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d018      	beq.n	8008cb6 <HAL_OSPIM_Config+0x9a2>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8008c84:	4a1b      	ldr	r2, [pc, #108]	@ (8008cf4 <HAL_OSPIM_Config+0x9e0>)
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	691b      	ldr	r3, [r3, #16]
 8008c8a:	3b01      	subs	r3, #1
 8008c8c:	f003 0301 	and.w	r3, r3, #1
 8008c90:	009b      	lsls	r3, r3, #2
 8008c92:	4413      	add	r3, r2
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8008c9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c9c:	069b      	lsls	r3, r3, #26
 8008c9e:	431a      	orrs	r2, r3
 8008ca0:	4914      	ldr	r1, [pc, #80]	@ (8008cf4 <HAL_OSPIM_Config+0x9e0>)
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	691b      	ldr	r3, [r3, #16]
 8008ca6:	3b01      	subs	r3, #1
 8008ca8:	f003 0301 	and.w	r3, r3, #1
 8008cac:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 8008cb0:	009b      	lsls	r3, r3, #2
 8008cb2:	440b      	add	r3, r1
 8008cb4:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8008cb6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008cba:	f003 0301 	and.w	r3, r3, #1
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d005      	beq.n	8008cce <HAL_OSPIM_Config+0x9ba>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8008cc2:	4b0d      	ldr	r3, [pc, #52]	@ (8008cf8 <HAL_OSPIM_Config+0x9e4>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	4a0c      	ldr	r2, [pc, #48]	@ (8008cf8 <HAL_OSPIM_Config+0x9e4>)
 8008cc8:	f043 0301 	orr.w	r3, r3, #1
 8008ccc:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8008cce:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008cd2:	f003 0302 	and.w	r3, r3, #2
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d005      	beq.n	8008ce6 <HAL_OSPIM_Config+0x9d2>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8008cda:	4b08      	ldr	r3, [pc, #32]	@ (8008cfc <HAL_OSPIM_Config+0x9e8>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	4a07      	ldr	r2, [pc, #28]	@ (8008cfc <HAL_OSPIM_Config+0x9e8>)
 8008ce0:	f043 0301 	orr.w	r3, r3, #1
 8008ce4:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8008ce6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8008cea:	4618      	mov	r0, r3
 8008cec:	3750      	adds	r7, #80	@ 0x50
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	bd80      	pop	{r7, pc}
 8008cf2:	bf00      	nop
 8008cf4:	420c4000 	.word	0x420c4000
 8008cf8:	420d1400 	.word	0x420d1400
 8008cfc:	420d2400 	.word	0x420d2400

08008d00 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b084      	sub	sp, #16
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	60f8      	str	r0, [r7, #12]
 8008d08:	60b9      	str	r1, [r7, #8]
 8008d0a:	603b      	str	r3, [r7, #0]
 8008d0c:	4613      	mov	r3, r2
 8008d0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8008d10:	e022      	b.n	8008d58 <OSPI_WaitFlagStateUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d12:	69bb      	ldr	r3, [r7, #24]
 8008d14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d18:	d01e      	beq.n	8008d58 <OSPI_WaitFlagStateUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d1a:	f7fd fafb 	bl	8006314 <HAL_GetTick>
 8008d1e:	4602      	mov	r2, r0
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	1ad3      	subs	r3, r2, r3
 8008d24:	69ba      	ldr	r2, [r7, #24]
 8008d26:	429a      	cmp	r2, r3
 8008d28:	d302      	bcc.n	8008d30 <OSPI_WaitFlagStateUntilTimeout+0x30>
 8008d2a:	69bb      	ldr	r3, [r7, #24]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d113      	bne.n	8008d58 <OSPI_WaitFlagStateUntilTimeout+0x58>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hospi->Instance->SR & Flag) != (uint32_t)State)
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	6a1a      	ldr	r2, [r3, #32]
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	401a      	ands	r2, r3
 8008d3a:	79fb      	ldrb	r3, [r7, #7]
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d00b      	beq.n	8008d58 <OSPI_WaitFlagStateUntilTimeout+0x58>
        {
          hospi->State     = HAL_OSPI_STATE_ERROR;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008d46:	651a      	str	r2, [r3, #80]	@ 0x50
          hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d4c:	f043 0201 	orr.w	r2, r3, #1
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	655a      	str	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
 8008d54:	2301      	movs	r3, #1
 8008d56:	e00e      	b.n	8008d76 <OSPI_WaitFlagStateUntilTimeout+0x76>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	6a1a      	ldr	r2, [r3, #32]
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	4013      	ands	r3, r2
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	bf14      	ite	ne
 8008d66:	2301      	movne	r3, #1
 8008d68:	2300      	moveq	r3, #0
 8008d6a:	b2db      	uxtb	r3, r3
 8008d6c:	461a      	mov	r2, r3
 8008d6e:	79fb      	ldrb	r3, [r7, #7]
 8008d70:	429a      	cmp	r2, r3
 8008d72:	d1ce      	bne.n	8008d12 <OSPI_WaitFlagStateUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008d74:	2300      	movs	r3, #0
}
 8008d76:	4618      	mov	r0, r3
 8008d78:	3710      	adds	r7, #16
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	bd80      	pop	{r7, pc}
	...

08008d80 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8008d80:	b480      	push	{r7}
 8008d82:	b087      	sub	sp, #28
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	4603      	mov	r3, r0
 8008d88:	6039      	str	r1, [r7, #0]
 8008d8a:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8008d90:	2300      	movs	r3, #0
 8008d92:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8008d94:	79fb      	ldrb	r3, [r7, #7]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d005      	beq.n	8008da6 <OSPIM_GetConfig+0x26>
 8008d9a:	79fb      	ldrb	r3, [r7, #7]
 8008d9c:	2b02      	cmp	r3, #2
 8008d9e:	d802      	bhi.n	8008da6 <OSPIM_GetConfig+0x26>
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d102      	bne.n	8008dac <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8008da6:	2301      	movs	r3, #1
 8008da8:	75fb      	strb	r3, [r7, #23]
 8008daa:	e098      	b.n	8008ede <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	2200      	movs	r2, #0
 8008db0:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	2200      	movs	r2, #0
 8008db6:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 8008dca:	79fb      	ldrb	r3, [r7, #7]
 8008dcc:	2b02      	cmp	r3, #2
 8008dce:	d10b      	bne.n	8008de8 <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 8008dd0:	4b46      	ldr	r3, [pc, #280]	@ (8008eec <OSPIM_GetConfig+0x16c>)
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f003 0301 	and.w	r3, r3, #1
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d102      	bne.n	8008de2 <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8008ddc:	4b44      	ldr	r3, [pc, #272]	@ (8008ef0 <OSPIM_GetConfig+0x170>)
 8008dde:	613b      	str	r3, [r7, #16]
 8008de0:	e002      	b.n	8008de8 <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 8008de2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008de6:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8008de8:	2300      	movs	r3, #0
 8008dea:	60fb      	str	r3, [r7, #12]
 8008dec:	e074      	b.n	8008ed8 <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 8008dee:	4a3f      	ldr	r2, [pc, #252]	@ (8008eec <OSPIM_GetConfig+0x16c>)
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	009b      	lsls	r3, r3, #2
 8008df4:	4413      	add	r3, r2
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	f003 0301 	and.w	r3, r3, #1
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d00a      	beq.n	8008e1a <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8008e04:	68ba      	ldr	r2, [r7, #8]
 8008e06:	693b      	ldr	r3, [r7, #16]
 8008e08:	4053      	eors	r3, r2
 8008e0a:	f003 0302 	and.w	r3, r3, #2
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d103      	bne.n	8008e1a <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	1c5a      	adds	r2, r3, #1
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	f003 0310 	and.w	r3, r3, #16
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d00a      	beq.n	8008e3a <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8008e24:	68ba      	ldr	r2, [r7, #8]
 8008e26:	693b      	ldr	r3, [r7, #16]
 8008e28:	4053      	eors	r3, r2
 8008e2a:	f003 0320 	and.w	r3, r3, #32
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d103      	bne.n	8008e3a <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	1c5a      	adds	r2, r3, #1
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d00a      	beq.n	8008e5a <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8008e44:	68ba      	ldr	r2, [r7, #8]
 8008e46:	693b      	ldr	r3, [r7, #16]
 8008e48:	4053      	eors	r3, r2
 8008e4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d103      	bne.n	8008e5a <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	1c5a      	adds	r2, r3, #1
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d018      	beq.n	8008e96 <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8008e64:	68ba      	ldr	r2, [r7, #8]
 8008e66:	693b      	ldr	r3, [r7, #16]
 8008e68:	4053      	eors	r3, r2
 8008e6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d111      	bne.n	8008e96 <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d106      	bne.n	8008e8a <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	3301      	adds	r3, #1
 8008e80:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	60da      	str	r2, [r3, #12]
 8008e88:	e005      	b.n	8008e96 <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	3301      	adds	r3, #1
 8008e8e:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d018      	beq.n	8008ed2 <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8008ea0:	68ba      	ldr	r2, [r7, #8]
 8008ea2:	693b      	ldr	r3, [r7, #16]
 8008ea4:	4053      	eors	r3, r2
 8008ea6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d111      	bne.n	8008ed2 <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d106      	bne.n	8008ec6 <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	3301      	adds	r3, #1
 8008ebc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	611a      	str	r2, [r3, #16]
 8008ec4:	e005      	b.n	8008ed2 <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	3301      	adds	r3, #1
 8008eca:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	3301      	adds	r3, #1
 8008ed6:	60fb      	str	r3, [r7, #12]
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	2b01      	cmp	r3, #1
 8008edc:	d987      	bls.n	8008dee <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 8008ede:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	371c      	adds	r7, #28
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eea:	4770      	bx	lr
 8008eec:	420c4000 	.word	0x420c4000
 8008ef0:	04040222 	.word	0x04040222

08008ef4 <HAL_OSPI_DLYB_SetConfig>:
  * @param  hospi   : OSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_SetConfig(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b084      	sub	sp, #16
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
 8008efc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008efe:	2301      	movs	r3, #1
 8008f00:	73fb      	strb	r3, [r7, #15]

  /* Enable OCTOSPI Free Running Clock (mandatory) */
  SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	689a      	ldr	r2, [r3, #8]
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f042 0202 	orr.w	r2, r2, #2
 8008f10:	609a      	str	r2, [r3, #8]

  /* Update OCTOSPI state */
  hospi->State = HAL_OSPI_STATE_BUSY_CMD;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2208      	movs	r2, #8
 8008f16:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hospi->Instance == OCTOSPI1)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	4a15      	ldr	r2, [pc, #84]	@ (8008f74 <HAL_OSPI_DLYB_SetConfig+0x80>)
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	d109      	bne.n	8008f36 <HAL_OSPI_DLYB_SetConfig+0x42>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
 8008f22:	4815      	ldr	r0, [pc, #84]	@ (8008f78 <HAL_OSPI_DLYB_SetConfig+0x84>)
 8008f24:	f7ff f8a6 	bl	8008074 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
 8008f28:	6839      	ldr	r1, [r7, #0]
 8008f2a:	4813      	ldr	r0, [pc, #76]	@ (8008f78 <HAL_OSPI_DLYB_SetConfig+0x84>)
 8008f2c:	f007 fdc2 	bl	8010ab4 <LL_DLYB_SetDelay>
    status = HAL_OK;
 8008f30:	2300      	movs	r3, #0
 8008f32:	73fb      	strb	r3, [r7, #15]
 8008f34:	e00d      	b.n	8008f52 <HAL_OSPI_DLYB_SetConfig+0x5e>
  }

#if defined (OCTOSPI2)
  else if (hospi->Instance == OCTOSPI2)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	4a10      	ldr	r2, [pc, #64]	@ (8008f7c <HAL_OSPI_DLYB_SetConfig+0x88>)
 8008f3c:	4293      	cmp	r3, r2
 8008f3e:	d108      	bne.n	8008f52 <HAL_OSPI_DLYB_SetConfig+0x5e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI2);
 8008f40:	480f      	ldr	r0, [pc, #60]	@ (8008f80 <HAL_OSPI_DLYB_SetConfig+0x8c>)
 8008f42:	f7ff f897 	bl	8008074 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI2, pdlyb_cfg);
 8008f46:	6839      	ldr	r1, [r7, #0]
 8008f48:	480d      	ldr	r0, [pc, #52]	@ (8008f80 <HAL_OSPI_DLYB_SetConfig+0x8c>)
 8008f4a:	f007 fdb3 	bl	8010ab4 <LL_DLYB_SetDelay>
    status = HAL_OK;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	73fb      	strb	r3, [r7, #15]
  {
    /* Nothing to do */
  }

  /* Abort the current OCTOSPI operation if exist */
  (void)HAL_OSPI_Abort(hospi);
 8008f52:	6878      	ldr	r0, [r7, #4]
 8008f54:	f7ff f95a 	bl	800820c <HAL_OSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	689a      	ldr	r2, [r3, #8]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f022 0202 	bic.w	r2, r2, #2
 8008f66:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return status;
 8008f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	3710      	adds	r7, #16
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd80      	pop	{r7, pc}
 8008f72:	bf00      	nop
 8008f74:	420d1400 	.word	0x420d1400
 8008f78:	420cf000 	.word	0x420cf000
 8008f7c:	420d2400 	.word	0x420d2400
 8008f80:	420cf400 	.word	0x420cf400

08008f84 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b086      	sub	sp, #24
 8008f88:	af02      	add	r7, sp, #8
 8008f8a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d101      	bne.n	8008f96 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008f92:	2301      	movs	r3, #1
 8008f94:	e108      	b.n	80091a8 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8008fa2:	b2db      	uxtb	r3, r3
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d106      	bne.n	8008fb6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	2200      	movs	r2, #0
 8008fac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f7fd f811 	bl	8005fd8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2203      	movs	r2, #3
 8008fba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8008fbe:	68bb      	ldr	r3, [r7, #8]
 8008fc0:	4a7b      	ldr	r2, [pc, #492]	@ (80091b0 <HAL_PCD_Init+0x22c>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d102      	bne.n	8008fcc <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	f007 ff84 	bl	8010ede <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6818      	ldr	r0, [r3, #0]
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	7c1a      	ldrb	r2, [r3, #16]
 8008fde:	f88d 2000 	strb.w	r2, [sp]
 8008fe2:	3304      	adds	r3, #4
 8008fe4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008fe6:	f007 ff4d 	bl	8010e84 <USB_CoreInit>
 8008fea:	4603      	mov	r3, r0
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d005      	beq.n	8008ffc <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2202      	movs	r2, #2
 8008ff4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8008ff8:	2301      	movs	r3, #1
 8008ffa:	e0d5      	b.n	80091a8 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	2100      	movs	r1, #0
 8009002:	4618      	mov	r0, r3
 8009004:	f007 ff7c 	bl	8010f00 <USB_SetCurrentMode>
 8009008:	4603      	mov	r3, r0
 800900a:	2b00      	cmp	r3, #0
 800900c:	d005      	beq.n	800901a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2202      	movs	r2, #2
 8009012:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009016:	2301      	movs	r3, #1
 8009018:	e0c6      	b.n	80091a8 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800901a:	2300      	movs	r3, #0
 800901c:	73fb      	strb	r3, [r7, #15]
 800901e:	e04a      	b.n	80090b6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009020:	7bfa      	ldrb	r2, [r7, #15]
 8009022:	6879      	ldr	r1, [r7, #4]
 8009024:	4613      	mov	r3, r2
 8009026:	00db      	lsls	r3, r3, #3
 8009028:	4413      	add	r3, r2
 800902a:	009b      	lsls	r3, r3, #2
 800902c:	440b      	add	r3, r1
 800902e:	3315      	adds	r3, #21
 8009030:	2201      	movs	r2, #1
 8009032:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009034:	7bfa      	ldrb	r2, [r7, #15]
 8009036:	6879      	ldr	r1, [r7, #4]
 8009038:	4613      	mov	r3, r2
 800903a:	00db      	lsls	r3, r3, #3
 800903c:	4413      	add	r3, r2
 800903e:	009b      	lsls	r3, r3, #2
 8009040:	440b      	add	r3, r1
 8009042:	3314      	adds	r3, #20
 8009044:	7bfa      	ldrb	r2, [r7, #15]
 8009046:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8009048:	7bfa      	ldrb	r2, [r7, #15]
 800904a:	7bfb      	ldrb	r3, [r7, #15]
 800904c:	b298      	uxth	r0, r3
 800904e:	6879      	ldr	r1, [r7, #4]
 8009050:	4613      	mov	r3, r2
 8009052:	00db      	lsls	r3, r3, #3
 8009054:	4413      	add	r3, r2
 8009056:	009b      	lsls	r3, r3, #2
 8009058:	440b      	add	r3, r1
 800905a:	332e      	adds	r3, #46	@ 0x2e
 800905c:	4602      	mov	r2, r0
 800905e:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009060:	7bfa      	ldrb	r2, [r7, #15]
 8009062:	6879      	ldr	r1, [r7, #4]
 8009064:	4613      	mov	r3, r2
 8009066:	00db      	lsls	r3, r3, #3
 8009068:	4413      	add	r3, r2
 800906a:	009b      	lsls	r3, r3, #2
 800906c:	440b      	add	r3, r1
 800906e:	3318      	adds	r3, #24
 8009070:	2200      	movs	r2, #0
 8009072:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009074:	7bfa      	ldrb	r2, [r7, #15]
 8009076:	6879      	ldr	r1, [r7, #4]
 8009078:	4613      	mov	r3, r2
 800907a:	00db      	lsls	r3, r3, #3
 800907c:	4413      	add	r3, r2
 800907e:	009b      	lsls	r3, r3, #2
 8009080:	440b      	add	r3, r1
 8009082:	331c      	adds	r3, #28
 8009084:	2200      	movs	r2, #0
 8009086:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009088:	7bfa      	ldrb	r2, [r7, #15]
 800908a:	6879      	ldr	r1, [r7, #4]
 800908c:	4613      	mov	r3, r2
 800908e:	00db      	lsls	r3, r3, #3
 8009090:	4413      	add	r3, r2
 8009092:	009b      	lsls	r3, r3, #2
 8009094:	440b      	add	r3, r1
 8009096:	3320      	adds	r3, #32
 8009098:	2200      	movs	r2, #0
 800909a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800909c:	7bfa      	ldrb	r2, [r7, #15]
 800909e:	6879      	ldr	r1, [r7, #4]
 80090a0:	4613      	mov	r3, r2
 80090a2:	00db      	lsls	r3, r3, #3
 80090a4:	4413      	add	r3, r2
 80090a6:	009b      	lsls	r3, r3, #2
 80090a8:	440b      	add	r3, r1
 80090aa:	3324      	adds	r3, #36	@ 0x24
 80090ac:	2200      	movs	r2, #0
 80090ae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80090b0:	7bfb      	ldrb	r3, [r7, #15]
 80090b2:	3301      	adds	r3, #1
 80090b4:	73fb      	strb	r3, [r7, #15]
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	791b      	ldrb	r3, [r3, #4]
 80090ba:	7bfa      	ldrb	r2, [r7, #15]
 80090bc:	429a      	cmp	r2, r3
 80090be:	d3af      	bcc.n	8009020 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80090c0:	2300      	movs	r3, #0
 80090c2:	73fb      	strb	r3, [r7, #15]
 80090c4:	e044      	b.n	8009150 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80090c6:	7bfa      	ldrb	r2, [r7, #15]
 80090c8:	6879      	ldr	r1, [r7, #4]
 80090ca:	4613      	mov	r3, r2
 80090cc:	00db      	lsls	r3, r3, #3
 80090ce:	4413      	add	r3, r2
 80090d0:	009b      	lsls	r3, r3, #2
 80090d2:	440b      	add	r3, r1
 80090d4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80090d8:	2200      	movs	r2, #0
 80090da:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80090dc:	7bfa      	ldrb	r2, [r7, #15]
 80090de:	6879      	ldr	r1, [r7, #4]
 80090e0:	4613      	mov	r3, r2
 80090e2:	00db      	lsls	r3, r3, #3
 80090e4:	4413      	add	r3, r2
 80090e6:	009b      	lsls	r3, r3, #2
 80090e8:	440b      	add	r3, r1
 80090ea:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80090ee:	7bfa      	ldrb	r2, [r7, #15]
 80090f0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80090f2:	7bfa      	ldrb	r2, [r7, #15]
 80090f4:	6879      	ldr	r1, [r7, #4]
 80090f6:	4613      	mov	r3, r2
 80090f8:	00db      	lsls	r3, r3, #3
 80090fa:	4413      	add	r3, r2
 80090fc:	009b      	lsls	r3, r3, #2
 80090fe:	440b      	add	r3, r1
 8009100:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8009104:	2200      	movs	r2, #0
 8009106:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009108:	7bfa      	ldrb	r2, [r7, #15]
 800910a:	6879      	ldr	r1, [r7, #4]
 800910c:	4613      	mov	r3, r2
 800910e:	00db      	lsls	r3, r3, #3
 8009110:	4413      	add	r3, r2
 8009112:	009b      	lsls	r3, r3, #2
 8009114:	440b      	add	r3, r1
 8009116:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800911a:	2200      	movs	r2, #0
 800911c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800911e:	7bfa      	ldrb	r2, [r7, #15]
 8009120:	6879      	ldr	r1, [r7, #4]
 8009122:	4613      	mov	r3, r2
 8009124:	00db      	lsls	r3, r3, #3
 8009126:	4413      	add	r3, r2
 8009128:	009b      	lsls	r3, r3, #2
 800912a:	440b      	add	r3, r1
 800912c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009130:	2200      	movs	r2, #0
 8009132:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009134:	7bfa      	ldrb	r2, [r7, #15]
 8009136:	6879      	ldr	r1, [r7, #4]
 8009138:	4613      	mov	r3, r2
 800913a:	00db      	lsls	r3, r3, #3
 800913c:	4413      	add	r3, r2
 800913e:	009b      	lsls	r3, r3, #2
 8009140:	440b      	add	r3, r1
 8009142:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8009146:	2200      	movs	r2, #0
 8009148:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800914a:	7bfb      	ldrb	r3, [r7, #15]
 800914c:	3301      	adds	r3, #1
 800914e:	73fb      	strb	r3, [r7, #15]
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	791b      	ldrb	r3, [r3, #4]
 8009154:	7bfa      	ldrb	r2, [r7, #15]
 8009156:	429a      	cmp	r2, r3
 8009158:	d3b5      	bcc.n	80090c6 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6818      	ldr	r0, [r3, #0]
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	7c1a      	ldrb	r2, [r3, #16]
 8009162:	f88d 2000 	strb.w	r2, [sp]
 8009166:	3304      	adds	r3, #4
 8009168:	cb0e      	ldmia	r3, {r1, r2, r3}
 800916a:	f007 ff15 	bl	8010f98 <USB_DevInit>
 800916e:	4603      	mov	r3, r0
 8009170:	2b00      	cmp	r3, #0
 8009172:	d005      	beq.n	8009180 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2202      	movs	r2, #2
 8009178:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800917c:	2301      	movs	r3, #1
 800917e:	e013      	b.n	80091a8 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2200      	movs	r2, #0
 8009184:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2201      	movs	r2, #1
 800918a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	7b1b      	ldrb	r3, [r3, #12]
 8009192:	2b01      	cmp	r3, #1
 8009194:	d102      	bne.n	800919c <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	f000 f80c 	bl	80091b4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	4618      	mov	r0, r3
 80091a2:	f008 f8be 	bl	8011322 <USB_DevDisconnect>

  return HAL_OK;
 80091a6:	2300      	movs	r3, #0
}
 80091a8:	4618      	mov	r0, r3
 80091aa:	3710      	adds	r7, #16
 80091ac:	46bd      	mov	sp, r7
 80091ae:	bd80      	pop	{r7, pc}
 80091b0:	42040000 	.word	0x42040000

080091b4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80091b4:	b480      	push	{r7}
 80091b6:	b085      	sub	sp, #20
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2201      	movs	r2, #1
 80091c6:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2200      	movs	r2, #0
 80091ce:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	699b      	ldr	r3, [r3, #24]
 80091d6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80091e6:	f043 0303 	orr.w	r3, r3, #3
 80091ea:	68fa      	ldr	r2, [r7, #12]
 80091ec:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80091ee:	2300      	movs	r3, #0
}
 80091f0:	4618      	mov	r0, r3
 80091f2:	3714      	adds	r7, #20
 80091f4:	46bd      	mov	sp, r7
 80091f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fa:	4770      	bx	lr

080091fc <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80091fc:	b480      	push	{r7}
 80091fe:	b085      	sub	sp, #20
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8009204:	4b39      	ldr	r3, [pc, #228]	@ (80092ec <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8009206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009208:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800920c:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 800920e:	68ba      	ldr	r2, [r7, #8]
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	429a      	cmp	r2, r3
 8009214:	d10b      	bne.n	800922e <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800921c:	d905      	bls.n	800922a <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800921e:	4b33      	ldr	r3, [pc, #204]	@ (80092ec <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8009220:	68db      	ldr	r3, [r3, #12]
 8009222:	4a32      	ldr	r2, [pc, #200]	@ (80092ec <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8009224:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009228:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 800922a:	2300      	movs	r3, #0
 800922c:	e057      	b.n	80092de <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009234:	d90a      	bls.n	800924c <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8009236:	4b2d      	ldr	r3, [pc, #180]	@ (80092ec <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8009238:	68db      	ldr	r3, [r3, #12]
 800923a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	4313      	orrs	r3, r2
 8009242:	4a2a      	ldr	r2, [pc, #168]	@ (80092ec <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8009244:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009248:	60d3      	str	r3, [r2, #12]
 800924a:	e007      	b.n	800925c <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 800924c:	4b27      	ldr	r3, [pc, #156]	@ (80092ec <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800924e:	68db      	ldr	r3, [r3, #12]
 8009250:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8009254:	4925      	ldr	r1, [pc, #148]	@ (80092ec <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	4313      	orrs	r3, r2
 800925a:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800925c:	4b24      	ldr	r3, [pc, #144]	@ (80092f0 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	4a24      	ldr	r2, [pc, #144]	@ (80092f4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8009262:	fba2 2303 	umull	r2, r3, r2, r3
 8009266:	099b      	lsrs	r3, r3, #6
 8009268:	2232      	movs	r2, #50	@ 0x32
 800926a:	fb02 f303 	mul.w	r3, r2, r3
 800926e:	4a21      	ldr	r2, [pc, #132]	@ (80092f4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8009270:	fba2 2303 	umull	r2, r3, r2, r3
 8009274:	099b      	lsrs	r3, r3, #6
 8009276:	3301      	adds	r3, #1
 8009278:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800927a:	e002      	b.n	8009282 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	3b01      	subs	r3, #1
 8009280:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8009282:	4b1a      	ldr	r3, [pc, #104]	@ (80092ec <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8009284:	68db      	ldr	r3, [r3, #12]
 8009286:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800928a:	2b00      	cmp	r3, #0
 800928c:	d102      	bne.n	8009294 <HAL_PWREx_ControlVoltageScaling+0x98>
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d1f3      	bne.n	800927c <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d01b      	beq.n	80092d2 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800929a:	4b15      	ldr	r3, [pc, #84]	@ (80092f0 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	4a15      	ldr	r2, [pc, #84]	@ (80092f4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80092a0:	fba2 2303 	umull	r2, r3, r2, r3
 80092a4:	099b      	lsrs	r3, r3, #6
 80092a6:	2232      	movs	r2, #50	@ 0x32
 80092a8:	fb02 f303 	mul.w	r3, r2, r3
 80092ac:	4a11      	ldr	r2, [pc, #68]	@ (80092f4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80092ae:	fba2 2303 	umull	r2, r3, r2, r3
 80092b2:	099b      	lsrs	r3, r3, #6
 80092b4:	3301      	adds	r3, #1
 80092b6:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80092b8:	e002      	b.n	80092c0 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	3b01      	subs	r3, #1
 80092be:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80092c0:	4b0a      	ldr	r3, [pc, #40]	@ (80092ec <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80092c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d102      	bne.n	80092d2 <HAL_PWREx_ControlVoltageScaling+0xd6>
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d1f3      	bne.n	80092ba <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d101      	bne.n	80092dc <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 80092d8:	2303      	movs	r3, #3
 80092da:	e000      	b.n	80092de <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 80092dc:	2300      	movs	r3, #0
}
 80092de:	4618      	mov	r0, r3
 80092e0:	3714      	adds	r7, #20
 80092e2:	46bd      	mov	sp, r7
 80092e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e8:	4770      	bx	lr
 80092ea:	bf00      	nop
 80092ec:	46020800 	.word	0x46020800
 80092f0:	20000004 	.word	0x20000004
 80092f4:	10624dd3 	.word	0x10624dd3

080092f8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80092f8:	b480      	push	{r7}
 80092fa:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 80092fc:	4b04      	ldr	r3, [pc, #16]	@ (8009310 <HAL_PWREx_GetVoltageRange+0x18>)
 80092fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009300:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8009304:	4618      	mov	r0, r3
 8009306:	46bd      	mov	sp, r7
 8009308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930c:	4770      	bx	lr
 800930e:	bf00      	nop
 8009310:	46020800 	.word	0x46020800

08009314 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8009314:	b480      	push	{r7}
 8009316:	b085      	sub	sp, #20
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800931c:	4b22      	ldr	r3, [pc, #136]	@ (80093a8 <HAL_PWREx_ConfigSupply+0x94>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	4a22      	ldr	r2, [pc, #136]	@ (80093ac <HAL_PWREx_ConfigSupply+0x98>)
 8009322:	fba2 2303 	umull	r2, r3, r2, r3
 8009326:	099b      	lsrs	r3, r3, #6
 8009328:	2232      	movs	r2, #50	@ 0x32
 800932a:	fb02 f303 	mul.w	r3, r2, r3
 800932e:	4a1f      	ldr	r2, [pc, #124]	@ (80093ac <HAL_PWREx_ConfigSupply+0x98>)
 8009330:	fba2 2303 	umull	r2, r3, r2, r3
 8009334:	099b      	lsrs	r3, r3, #6
 8009336:	3301      	adds	r3, #1
 8009338:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d113      	bne.n	8009368 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8009340:	4b1b      	ldr	r3, [pc, #108]	@ (80093b0 <HAL_PWREx_ConfigSupply+0x9c>)
 8009342:	689b      	ldr	r3, [r3, #8]
 8009344:	4a1a      	ldr	r2, [pc, #104]	@ (80093b0 <HAL_PWREx_ConfigSupply+0x9c>)
 8009346:	f023 0302 	bic.w	r3, r3, #2
 800934a:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800934c:	e002      	b.n	8009354 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	3b01      	subs	r3, #1
 8009352:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8009354:	4b16      	ldr	r3, [pc, #88]	@ (80093b0 <HAL_PWREx_ConfigSupply+0x9c>)
 8009356:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009358:	f003 0302 	and.w	r3, r3, #2
 800935c:	2b02      	cmp	r3, #2
 800935e:	d116      	bne.n	800938e <HAL_PWREx_ConfigSupply+0x7a>
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d1f3      	bne.n	800934e <HAL_PWREx_ConfigSupply+0x3a>
 8009366:	e012      	b.n	800938e <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8009368:	4b11      	ldr	r3, [pc, #68]	@ (80093b0 <HAL_PWREx_ConfigSupply+0x9c>)
 800936a:	689b      	ldr	r3, [r3, #8]
 800936c:	4a10      	ldr	r2, [pc, #64]	@ (80093b0 <HAL_PWREx_ConfigSupply+0x9c>)
 800936e:	f043 0302 	orr.w	r3, r3, #2
 8009372:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8009374:	e002      	b.n	800937c <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	3b01      	subs	r3, #1
 800937a:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800937c:	4b0c      	ldr	r3, [pc, #48]	@ (80093b0 <HAL_PWREx_ConfigSupply+0x9c>)
 800937e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009380:	f003 0302 	and.w	r3, r3, #2
 8009384:	2b00      	cmp	r3, #0
 8009386:	d102      	bne.n	800938e <HAL_PWREx_ConfigSupply+0x7a>
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d1f3      	bne.n	8009376 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d101      	bne.n	8009398 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8009394:	2303      	movs	r3, #3
 8009396:	e000      	b.n	800939a <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8009398:	2300      	movs	r3, #0
}
 800939a:	4618      	mov	r0, r3
 800939c:	3714      	adds	r7, #20
 800939e:	46bd      	mov	sp, r7
 80093a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a4:	4770      	bx	lr
 80093a6:	bf00      	nop
 80093a8:	20000004 	.word	0x20000004
 80093ac:	10624dd3 	.word	0x10624dd3
 80093b0:	46020800 	.word	0x46020800

080093b4 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80093b4:	b480      	push	{r7}
 80093b6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 80093b8:	4b05      	ldr	r3, [pc, #20]	@ (80093d0 <HAL_PWREx_EnableVddUSB+0x1c>)
 80093ba:	691b      	ldr	r3, [r3, #16]
 80093bc:	4a04      	ldr	r2, [pc, #16]	@ (80093d0 <HAL_PWREx_EnableVddUSB+0x1c>)
 80093be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80093c2:	6113      	str	r3, [r2, #16]
}
 80093c4:	bf00      	nop
 80093c6:	46bd      	mov	sp, r7
 80093c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093cc:	4770      	bx	lr
 80093ce:	bf00      	nop
 80093d0:	46020800 	.word	0x46020800

080093d4 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80093d4:	b480      	push	{r7}
 80093d6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 80093d8:	4b05      	ldr	r3, [pc, #20]	@ (80093f0 <HAL_PWREx_EnableVddIO2+0x1c>)
 80093da:	691b      	ldr	r3, [r3, #16]
 80093dc:	4a04      	ldr	r2, [pc, #16]	@ (80093f0 <HAL_PWREx_EnableVddIO2+0x1c>)
 80093de:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80093e2:	6113      	str	r3, [r2, #16]
}
 80093e4:	bf00      	nop
 80093e6:	46bd      	mov	sp, r7
 80093e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ec:	4770      	bx	lr
 80093ee:	bf00      	nop
 80093f0:	46020800 	.word	0x46020800

080093f4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b08e      	sub	sp, #56	@ 0x38
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80093fc:	2300      	movs	r3, #0
 80093fe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d102      	bne.n	800940e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8009408:	2301      	movs	r3, #1
 800940a:	f000 bec8 	b.w	800a19e <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800940e:	4b99      	ldr	r3, [pc, #612]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009410:	69db      	ldr	r3, [r3, #28]
 8009412:	f003 030c 	and.w	r3, r3, #12
 8009416:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009418:	4b96      	ldr	r3, [pc, #600]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 800941a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800941c:	f003 0303 	and.w	r3, r3, #3
 8009420:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f003 0310 	and.w	r3, r3, #16
 800942a:	2b00      	cmp	r3, #0
 800942c:	f000 816c 	beq.w	8009708 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8009430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009432:	2b00      	cmp	r3, #0
 8009434:	d007      	beq.n	8009446 <HAL_RCC_OscConfig+0x52>
 8009436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009438:	2b0c      	cmp	r3, #12
 800943a:	f040 80de 	bne.w	80095fa <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800943e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009440:	2b01      	cmp	r3, #1
 8009442:	f040 80da 	bne.w	80095fa <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	69db      	ldr	r3, [r3, #28]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d102      	bne.n	8009454 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 800944e:	2301      	movs	r3, #1
 8009450:	f000 bea5 	b.w	800a19e <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009458:	4b86      	ldr	r3, [pc, #536]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 800945a:	689b      	ldr	r3, [r3, #8]
 800945c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009460:	2b00      	cmp	r3, #0
 8009462:	d004      	beq.n	800946e <HAL_RCC_OscConfig+0x7a>
 8009464:	4b83      	ldr	r3, [pc, #524]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009466:	689b      	ldr	r3, [r3, #8]
 8009468:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800946c:	e005      	b.n	800947a <HAL_RCC_OscConfig+0x86>
 800946e:	4b81      	ldr	r3, [pc, #516]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009470:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009474:	041b      	lsls	r3, r3, #16
 8009476:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800947a:	4293      	cmp	r3, r2
 800947c:	d255      	bcs.n	800952a <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800947e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009480:	2b00      	cmp	r3, #0
 8009482:	d10a      	bne.n	800949a <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009488:	4618      	mov	r0, r3
 800948a:	f001 fa11 	bl	800a8b0 <RCC_SetFlashLatencyFromMSIRange>
 800948e:	4603      	mov	r3, r0
 8009490:	2b00      	cmp	r3, #0
 8009492:	d002      	beq.n	800949a <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8009494:	2301      	movs	r3, #1
 8009496:	f000 be82 	b.w	800a19e <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800949a:	4b76      	ldr	r3, [pc, #472]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 800949c:	689b      	ldr	r3, [r3, #8]
 800949e:	4a75      	ldr	r2, [pc, #468]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 80094a0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80094a4:	6093      	str	r3, [r2, #8]
 80094a6:	4b73      	ldr	r3, [pc, #460]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 80094a8:	689b      	ldr	r3, [r3, #8]
 80094aa:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094b2:	4970      	ldr	r1, [pc, #448]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 80094b4:	4313      	orrs	r3, r2
 80094b6:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094bc:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80094c0:	d309      	bcc.n	80094d6 <HAL_RCC_OscConfig+0xe2>
 80094c2:	4b6c      	ldr	r3, [pc, #432]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 80094c4:	68db      	ldr	r3, [r3, #12]
 80094c6:	f023 021f 	bic.w	r2, r3, #31
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6a1b      	ldr	r3, [r3, #32]
 80094ce:	4969      	ldr	r1, [pc, #420]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 80094d0:	4313      	orrs	r3, r2
 80094d2:	60cb      	str	r3, [r1, #12]
 80094d4:	e07e      	b.n	80095d4 <HAL_RCC_OscConfig+0x1e0>
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094da:	2b00      	cmp	r3, #0
 80094dc:	da0a      	bge.n	80094f4 <HAL_RCC_OscConfig+0x100>
 80094de:	4b65      	ldr	r3, [pc, #404]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 80094e0:	68db      	ldr	r3, [r3, #12]
 80094e2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6a1b      	ldr	r3, [r3, #32]
 80094ea:	015b      	lsls	r3, r3, #5
 80094ec:	4961      	ldr	r1, [pc, #388]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 80094ee:	4313      	orrs	r3, r2
 80094f0:	60cb      	str	r3, [r1, #12]
 80094f2:	e06f      	b.n	80095d4 <HAL_RCC_OscConfig+0x1e0>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094fc:	d30a      	bcc.n	8009514 <HAL_RCC_OscConfig+0x120>
 80094fe:	4b5d      	ldr	r3, [pc, #372]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009500:	68db      	ldr	r3, [r3, #12]
 8009502:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6a1b      	ldr	r3, [r3, #32]
 800950a:	029b      	lsls	r3, r3, #10
 800950c:	4959      	ldr	r1, [pc, #356]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 800950e:	4313      	orrs	r3, r2
 8009510:	60cb      	str	r3, [r1, #12]
 8009512:	e05f      	b.n	80095d4 <HAL_RCC_OscConfig+0x1e0>
 8009514:	4b57      	ldr	r3, [pc, #348]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009516:	68db      	ldr	r3, [r3, #12]
 8009518:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	6a1b      	ldr	r3, [r3, #32]
 8009520:	03db      	lsls	r3, r3, #15
 8009522:	4954      	ldr	r1, [pc, #336]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009524:	4313      	orrs	r3, r2
 8009526:	60cb      	str	r3, [r1, #12]
 8009528:	e054      	b.n	80095d4 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800952a:	4b52      	ldr	r3, [pc, #328]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 800952c:	689b      	ldr	r3, [r3, #8]
 800952e:	4a51      	ldr	r2, [pc, #324]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009530:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009534:	6093      	str	r3, [r2, #8]
 8009536:	4b4f      	ldr	r3, [pc, #316]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009538:	689b      	ldr	r3, [r3, #8]
 800953a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009542:	494c      	ldr	r1, [pc, #304]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009544:	4313      	orrs	r3, r2
 8009546:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800954c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8009550:	d309      	bcc.n	8009566 <HAL_RCC_OscConfig+0x172>
 8009552:	4b48      	ldr	r3, [pc, #288]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009554:	68db      	ldr	r3, [r3, #12]
 8009556:	f023 021f 	bic.w	r2, r3, #31
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	6a1b      	ldr	r3, [r3, #32]
 800955e:	4945      	ldr	r1, [pc, #276]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009560:	4313      	orrs	r3, r2
 8009562:	60cb      	str	r3, [r1, #12]
 8009564:	e028      	b.n	80095b8 <HAL_RCC_OscConfig+0x1c4>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800956a:	2b00      	cmp	r3, #0
 800956c:	da0a      	bge.n	8009584 <HAL_RCC_OscConfig+0x190>
 800956e:	4b41      	ldr	r3, [pc, #260]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009570:	68db      	ldr	r3, [r3, #12]
 8009572:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6a1b      	ldr	r3, [r3, #32]
 800957a:	015b      	lsls	r3, r3, #5
 800957c:	493d      	ldr	r1, [pc, #244]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 800957e:	4313      	orrs	r3, r2
 8009580:	60cb      	str	r3, [r1, #12]
 8009582:	e019      	b.n	80095b8 <HAL_RCC_OscConfig+0x1c4>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009588:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800958c:	d30a      	bcc.n	80095a4 <HAL_RCC_OscConfig+0x1b0>
 800958e:	4b39      	ldr	r3, [pc, #228]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009590:	68db      	ldr	r3, [r3, #12]
 8009592:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6a1b      	ldr	r3, [r3, #32]
 800959a:	029b      	lsls	r3, r3, #10
 800959c:	4935      	ldr	r1, [pc, #212]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 800959e:	4313      	orrs	r3, r2
 80095a0:	60cb      	str	r3, [r1, #12]
 80095a2:	e009      	b.n	80095b8 <HAL_RCC_OscConfig+0x1c4>
 80095a4:	4b33      	ldr	r3, [pc, #204]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 80095a6:	68db      	ldr	r3, [r3, #12]
 80095a8:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	6a1b      	ldr	r3, [r3, #32]
 80095b0:	03db      	lsls	r3, r3, #15
 80095b2:	4930      	ldr	r1, [pc, #192]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 80095b4:	4313      	orrs	r3, r2
 80095b6:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80095b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d10a      	bne.n	80095d4 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095c2:	4618      	mov	r0, r3
 80095c4:	f001 f974 	bl	800a8b0 <RCC_SetFlashLatencyFromMSIRange>
 80095c8:	4603      	mov	r3, r0
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d002      	beq.n	80095d4 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80095ce:	2301      	movs	r3, #1
 80095d0:	f000 bde5 	b.w	800a19e <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80095d4:	f001 f8de 	bl	800a794 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80095d8:	4b27      	ldr	r3, [pc, #156]	@ (8009678 <HAL_RCC_OscConfig+0x284>)
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	4618      	mov	r0, r3
 80095de:	f7fc f861 	bl	80056a4 <HAL_InitTick>
 80095e2:	4603      	mov	r3, r0
 80095e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80095e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	f000 808a 	beq.w	8009706 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80095f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80095f6:	f000 bdd2 	b.w	800a19e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	69db      	ldr	r3, [r3, #28]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d066      	beq.n	80096d0 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8009602:	4b1c      	ldr	r3, [pc, #112]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	4a1b      	ldr	r2, [pc, #108]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009608:	f043 0301 	orr.w	r3, r3, #1
 800960c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800960e:	f7fc fe81 	bl	8006314 <HAL_GetTick>
 8009612:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8009614:	e009      	b.n	800962a <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009616:	f7fc fe7d 	bl	8006314 <HAL_GetTick>
 800961a:	4602      	mov	r2, r0
 800961c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800961e:	1ad3      	subs	r3, r2, r3
 8009620:	2b02      	cmp	r3, #2
 8009622:	d902      	bls.n	800962a <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8009624:	2303      	movs	r3, #3
 8009626:	f000 bdba 	b.w	800a19e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800962a:	4b12      	ldr	r3, [pc, #72]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f003 0304 	and.w	r3, r3, #4
 8009632:	2b00      	cmp	r3, #0
 8009634:	d0ef      	beq.n	8009616 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8009636:	4b0f      	ldr	r3, [pc, #60]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009638:	689b      	ldr	r3, [r3, #8]
 800963a:	4a0e      	ldr	r2, [pc, #56]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 800963c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009640:	6093      	str	r3, [r2, #8]
 8009642:	4b0c      	ldr	r3, [pc, #48]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009644:	689b      	ldr	r3, [r3, #8]
 8009646:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800964e:	4909      	ldr	r1, [pc, #36]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009650:	4313      	orrs	r3, r2
 8009652:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009658:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800965c:	d30e      	bcc.n	800967c <HAL_RCC_OscConfig+0x288>
 800965e:	4b05      	ldr	r3, [pc, #20]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 8009660:	68db      	ldr	r3, [r3, #12]
 8009662:	f023 021f 	bic.w	r2, r3, #31
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	6a1b      	ldr	r3, [r3, #32]
 800966a:	4902      	ldr	r1, [pc, #8]	@ (8009674 <HAL_RCC_OscConfig+0x280>)
 800966c:	4313      	orrs	r3, r2
 800966e:	60cb      	str	r3, [r1, #12]
 8009670:	e04a      	b.n	8009708 <HAL_RCC_OscConfig+0x314>
 8009672:	bf00      	nop
 8009674:	46020c00 	.word	0x46020c00
 8009678:	2000000c 	.word	0x2000000c
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009680:	2b00      	cmp	r3, #0
 8009682:	da0a      	bge.n	800969a <HAL_RCC_OscConfig+0x2a6>
 8009684:	4b98      	ldr	r3, [pc, #608]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 8009686:	68db      	ldr	r3, [r3, #12]
 8009688:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6a1b      	ldr	r3, [r3, #32]
 8009690:	015b      	lsls	r3, r3, #5
 8009692:	4995      	ldr	r1, [pc, #596]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 8009694:	4313      	orrs	r3, r2
 8009696:	60cb      	str	r3, [r1, #12]
 8009698:	e036      	b.n	8009708 <HAL_RCC_OscConfig+0x314>
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800969e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096a2:	d30a      	bcc.n	80096ba <HAL_RCC_OscConfig+0x2c6>
 80096a4:	4b90      	ldr	r3, [pc, #576]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80096a6:	68db      	ldr	r3, [r3, #12]
 80096a8:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	6a1b      	ldr	r3, [r3, #32]
 80096b0:	029b      	lsls	r3, r3, #10
 80096b2:	498d      	ldr	r1, [pc, #564]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80096b4:	4313      	orrs	r3, r2
 80096b6:	60cb      	str	r3, [r1, #12]
 80096b8:	e026      	b.n	8009708 <HAL_RCC_OscConfig+0x314>
 80096ba:	4b8b      	ldr	r3, [pc, #556]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80096bc:	68db      	ldr	r3, [r3, #12]
 80096be:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6a1b      	ldr	r3, [r3, #32]
 80096c6:	03db      	lsls	r3, r3, #15
 80096c8:	4987      	ldr	r1, [pc, #540]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80096ca:	4313      	orrs	r3, r2
 80096cc:	60cb      	str	r3, [r1, #12]
 80096ce:	e01b      	b.n	8009708 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80096d0:	4b85      	ldr	r3, [pc, #532]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	4a84      	ldr	r2, [pc, #528]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80096d6:	f023 0301 	bic.w	r3, r3, #1
 80096da:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80096dc:	f7fc fe1a 	bl	8006314 <HAL_GetTick>
 80096e0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80096e2:	e009      	b.n	80096f8 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80096e4:	f7fc fe16 	bl	8006314 <HAL_GetTick>
 80096e8:	4602      	mov	r2, r0
 80096ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096ec:	1ad3      	subs	r3, r2, r3
 80096ee:	2b02      	cmp	r3, #2
 80096f0:	d902      	bls.n	80096f8 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80096f2:	2303      	movs	r3, #3
 80096f4:	f000 bd53 	b.w	800a19e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80096f8:	4b7b      	ldr	r3, [pc, #492]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f003 0304 	and.w	r3, r3, #4
 8009700:	2b00      	cmp	r3, #0
 8009702:	d1ef      	bne.n	80096e4 <HAL_RCC_OscConfig+0x2f0>
 8009704:	e000      	b.n	8009708 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8009706:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	f003 0301 	and.w	r3, r3, #1
 8009710:	2b00      	cmp	r3, #0
 8009712:	f000 808b 	beq.w	800982c <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8009716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009718:	2b08      	cmp	r3, #8
 800971a:	d005      	beq.n	8009728 <HAL_RCC_OscConfig+0x334>
 800971c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800971e:	2b0c      	cmp	r3, #12
 8009720:	d109      	bne.n	8009736 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8009722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009724:	2b03      	cmp	r3, #3
 8009726:	d106      	bne.n	8009736 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	685b      	ldr	r3, [r3, #4]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d17d      	bne.n	800982c <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8009730:	2301      	movs	r3, #1
 8009732:	f000 bd34 	b.w	800a19e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	685b      	ldr	r3, [r3, #4]
 800973a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800973e:	d106      	bne.n	800974e <HAL_RCC_OscConfig+0x35a>
 8009740:	4b69      	ldr	r3, [pc, #420]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	4a68      	ldr	r2, [pc, #416]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 8009746:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800974a:	6013      	str	r3, [r2, #0]
 800974c:	e041      	b.n	80097d2 <HAL_RCC_OscConfig+0x3de>
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	685b      	ldr	r3, [r3, #4]
 8009752:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009756:	d112      	bne.n	800977e <HAL_RCC_OscConfig+0x38a>
 8009758:	4b63      	ldr	r3, [pc, #396]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	4a62      	ldr	r2, [pc, #392]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 800975e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009762:	6013      	str	r3, [r2, #0]
 8009764:	4b60      	ldr	r3, [pc, #384]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	4a5f      	ldr	r2, [pc, #380]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 800976a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800976e:	6013      	str	r3, [r2, #0]
 8009770:	4b5d      	ldr	r3, [pc, #372]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	4a5c      	ldr	r2, [pc, #368]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 8009776:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800977a:	6013      	str	r3, [r2, #0]
 800977c:	e029      	b.n	80097d2 <HAL_RCC_OscConfig+0x3de>
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	685b      	ldr	r3, [r3, #4]
 8009782:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8009786:	d112      	bne.n	80097ae <HAL_RCC_OscConfig+0x3ba>
 8009788:	4b57      	ldr	r3, [pc, #348]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	4a56      	ldr	r2, [pc, #344]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 800978e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009792:	6013      	str	r3, [r2, #0]
 8009794:	4b54      	ldr	r3, [pc, #336]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	4a53      	ldr	r2, [pc, #332]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 800979a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800979e:	6013      	str	r3, [r2, #0]
 80097a0:	4b51      	ldr	r3, [pc, #324]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	4a50      	ldr	r2, [pc, #320]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80097a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80097aa:	6013      	str	r3, [r2, #0]
 80097ac:	e011      	b.n	80097d2 <HAL_RCC_OscConfig+0x3de>
 80097ae:	4b4e      	ldr	r3, [pc, #312]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	4a4d      	ldr	r2, [pc, #308]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80097b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80097b8:	6013      	str	r3, [r2, #0]
 80097ba:	4b4b      	ldr	r3, [pc, #300]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	4a4a      	ldr	r2, [pc, #296]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80097c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80097c4:	6013      	str	r3, [r2, #0]
 80097c6:	4b48      	ldr	r3, [pc, #288]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	4a47      	ldr	r2, [pc, #284]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80097cc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80097d0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	685b      	ldr	r3, [r3, #4]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d014      	beq.n	8009804 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80097da:	f7fc fd9b 	bl	8006314 <HAL_GetTick>
 80097de:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80097e0:	e009      	b.n	80097f6 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80097e2:	f7fc fd97 	bl	8006314 <HAL_GetTick>
 80097e6:	4602      	mov	r2, r0
 80097e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097ea:	1ad3      	subs	r3, r2, r3
 80097ec:	2b64      	cmp	r3, #100	@ 0x64
 80097ee:	d902      	bls.n	80097f6 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80097f0:	2303      	movs	r3, #3
 80097f2:	f000 bcd4 	b.w	800a19e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80097f6:	4b3c      	ldr	r3, [pc, #240]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d0ef      	beq.n	80097e2 <HAL_RCC_OscConfig+0x3ee>
 8009802:	e013      	b.n	800982c <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8009804:	f7fc fd86 	bl	8006314 <HAL_GetTick>
 8009808:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800980a:	e009      	b.n	8009820 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800980c:	f7fc fd82 	bl	8006314 <HAL_GetTick>
 8009810:	4602      	mov	r2, r0
 8009812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009814:	1ad3      	subs	r3, r2, r3
 8009816:	2b64      	cmp	r3, #100	@ 0x64
 8009818:	d902      	bls.n	8009820 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800981a:	2303      	movs	r3, #3
 800981c:	f000 bcbf 	b.w	800a19e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009820:	4b31      	ldr	r3, [pc, #196]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009828:	2b00      	cmp	r3, #0
 800982a:	d1ef      	bne.n	800980c <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	f003 0302 	and.w	r3, r3, #2
 8009834:	2b00      	cmp	r3, #0
 8009836:	d05f      	beq.n	80098f8 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8009838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800983a:	2b04      	cmp	r3, #4
 800983c:	d005      	beq.n	800984a <HAL_RCC_OscConfig+0x456>
 800983e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009840:	2b0c      	cmp	r3, #12
 8009842:	d114      	bne.n	800986e <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8009844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009846:	2b02      	cmp	r3, #2
 8009848:	d111      	bne.n	800986e <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	68db      	ldr	r3, [r3, #12]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d102      	bne.n	8009858 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8009852:	2301      	movs	r3, #1
 8009854:	f000 bca3 	b.w	800a19e <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8009858:	4b23      	ldr	r3, [pc, #140]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 800985a:	691b      	ldr	r3, [r3, #16]
 800985c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	691b      	ldr	r3, [r3, #16]
 8009864:	041b      	lsls	r3, r3, #16
 8009866:	4920      	ldr	r1, [pc, #128]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 8009868:	4313      	orrs	r3, r2
 800986a:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800986c:	e044      	b.n	80098f8 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	68db      	ldr	r3, [r3, #12]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d024      	beq.n	80098c0 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8009876:	4b1c      	ldr	r3, [pc, #112]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	4a1b      	ldr	r2, [pc, #108]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 800987c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009880:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8009882:	f7fc fd47 	bl	8006314 <HAL_GetTick>
 8009886:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009888:	e009      	b.n	800989e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800988a:	f7fc fd43 	bl	8006314 <HAL_GetTick>
 800988e:	4602      	mov	r2, r0
 8009890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009892:	1ad3      	subs	r3, r2, r3
 8009894:	2b02      	cmp	r3, #2
 8009896:	d902      	bls.n	800989e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8009898:	2303      	movs	r3, #3
 800989a:	f000 bc80 	b.w	800a19e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800989e:	4b12      	ldr	r3, [pc, #72]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d0ef      	beq.n	800988a <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80098aa:	4b0f      	ldr	r3, [pc, #60]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80098ac:	691b      	ldr	r3, [r3, #16]
 80098ae:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	691b      	ldr	r3, [r3, #16]
 80098b6:	041b      	lsls	r3, r3, #16
 80098b8:	490b      	ldr	r1, [pc, #44]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80098ba:	4313      	orrs	r3, r2
 80098bc:	610b      	str	r3, [r1, #16]
 80098be:	e01b      	b.n	80098f8 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80098c0:	4b09      	ldr	r3, [pc, #36]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	4a08      	ldr	r2, [pc, #32]	@ (80098e8 <HAL_RCC_OscConfig+0x4f4>)
 80098c6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80098ca:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80098cc:	f7fc fd22 	bl	8006314 <HAL_GetTick>
 80098d0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80098d2:	e00b      	b.n	80098ec <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80098d4:	f7fc fd1e 	bl	8006314 <HAL_GetTick>
 80098d8:	4602      	mov	r2, r0
 80098da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098dc:	1ad3      	subs	r3, r2, r3
 80098de:	2b02      	cmp	r3, #2
 80098e0:	d904      	bls.n	80098ec <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80098e2:	2303      	movs	r3, #3
 80098e4:	f000 bc5b 	b.w	800a19e <HAL_RCC_OscConfig+0xdaa>
 80098e8:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80098ec:	4baf      	ldr	r3, [pc, #700]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d1ed      	bne.n	80098d4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	f003 0308 	and.w	r3, r3, #8
 8009900:	2b00      	cmp	r3, #0
 8009902:	f000 80c8 	beq.w	8009a96 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8009906:	2300      	movs	r3, #0
 8009908:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800990c:	4ba7      	ldr	r3, [pc, #668]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 800990e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009912:	f003 0304 	and.w	r3, r3, #4
 8009916:	2b00      	cmp	r3, #0
 8009918:	d111      	bne.n	800993e <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800991a:	4ba4      	ldr	r3, [pc, #656]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 800991c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009920:	4aa2      	ldr	r2, [pc, #648]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009922:	f043 0304 	orr.w	r3, r3, #4
 8009926:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800992a:	4ba0      	ldr	r3, [pc, #640]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 800992c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009930:	f003 0304 	and.w	r3, r3, #4
 8009934:	617b      	str	r3, [r7, #20]
 8009936:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8009938:	2301      	movs	r3, #1
 800993a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800993e:	4b9c      	ldr	r3, [pc, #624]	@ (8009bb0 <HAL_RCC_OscConfig+0x7bc>)
 8009940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009942:	f003 0301 	and.w	r3, r3, #1
 8009946:	2b00      	cmp	r3, #0
 8009948:	d119      	bne.n	800997e <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800994a:	4b99      	ldr	r3, [pc, #612]	@ (8009bb0 <HAL_RCC_OscConfig+0x7bc>)
 800994c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800994e:	4a98      	ldr	r2, [pc, #608]	@ (8009bb0 <HAL_RCC_OscConfig+0x7bc>)
 8009950:	f043 0301 	orr.w	r3, r3, #1
 8009954:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009956:	f7fc fcdd 	bl	8006314 <HAL_GetTick>
 800995a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800995c:	e009      	b.n	8009972 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800995e:	f7fc fcd9 	bl	8006314 <HAL_GetTick>
 8009962:	4602      	mov	r2, r0
 8009964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009966:	1ad3      	subs	r3, r2, r3
 8009968:	2b02      	cmp	r3, #2
 800996a:	d902      	bls.n	8009972 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 800996c:	2303      	movs	r3, #3
 800996e:	f000 bc16 	b.w	800a19e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8009972:	4b8f      	ldr	r3, [pc, #572]	@ (8009bb0 <HAL_RCC_OscConfig+0x7bc>)
 8009974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009976:	f003 0301 	and.w	r3, r3, #1
 800997a:	2b00      	cmp	r3, #0
 800997c:	d0ef      	beq.n	800995e <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	695b      	ldr	r3, [r3, #20]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d05f      	beq.n	8009a46 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8009986:	4b89      	ldr	r3, [pc, #548]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009988:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800998c:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	699a      	ldr	r2, [r3, #24]
 8009992:	6a3b      	ldr	r3, [r7, #32]
 8009994:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009998:	429a      	cmp	r2, r3
 800999a:	d037      	beq.n	8009a0c <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800999c:	6a3b      	ldr	r3, [r7, #32]
 800999e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d006      	beq.n	80099b4 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80099a6:	6a3b      	ldr	r3, [r7, #32]
 80099a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d101      	bne.n	80099b4 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80099b0:	2301      	movs	r3, #1
 80099b2:	e3f4      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80099b4:	6a3b      	ldr	r3, [r7, #32]
 80099b6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d01b      	beq.n	80099f6 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80099be:	4b7b      	ldr	r3, [pc, #492]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 80099c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80099c4:	4a79      	ldr	r2, [pc, #484]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 80099c6:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80099ca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 80099ce:	f7fc fca1 	bl	8006314 <HAL_GetTick>
 80099d2:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80099d4:	e008      	b.n	80099e8 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80099d6:	f7fc fc9d 	bl	8006314 <HAL_GetTick>
 80099da:	4602      	mov	r2, r0
 80099dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099de:	1ad3      	subs	r3, r2, r3
 80099e0:	2b05      	cmp	r3, #5
 80099e2:	d901      	bls.n	80099e8 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80099e4:	2303      	movs	r3, #3
 80099e6:	e3da      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80099e8:	4b70      	ldr	r3, [pc, #448]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 80099ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80099ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d1ef      	bne.n	80099d6 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80099f6:	4b6d      	ldr	r3, [pc, #436]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 80099f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80099fc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	699b      	ldr	r3, [r3, #24]
 8009a04:	4969      	ldr	r1, [pc, #420]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009a06:	4313      	orrs	r3, r2
 8009a08:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8009a0c:	4b67      	ldr	r3, [pc, #412]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009a0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a12:	4a66      	ldr	r2, [pc, #408]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009a14:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009a18:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8009a1c:	f7fc fc7a 	bl	8006314 <HAL_GetTick>
 8009a20:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8009a22:	e008      	b.n	8009a36 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009a24:	f7fc fc76 	bl	8006314 <HAL_GetTick>
 8009a28:	4602      	mov	r2, r0
 8009a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a2c:	1ad3      	subs	r3, r2, r3
 8009a2e:	2b05      	cmp	r3, #5
 8009a30:	d901      	bls.n	8009a36 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8009a32:	2303      	movs	r3, #3
 8009a34:	e3b3      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8009a36:	4b5d      	ldr	r3, [pc, #372]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009a38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d0ef      	beq.n	8009a24 <HAL_RCC_OscConfig+0x630>
 8009a44:	e01b      	b.n	8009a7e <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8009a46:	4b59      	ldr	r3, [pc, #356]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009a48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a4c:	4a57      	ldr	r2, [pc, #348]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009a4e:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8009a52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8009a56:	f7fc fc5d 	bl	8006314 <HAL_GetTick>
 8009a5a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8009a5c:	e008      	b.n	8009a70 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009a5e:	f7fc fc59 	bl	8006314 <HAL_GetTick>
 8009a62:	4602      	mov	r2, r0
 8009a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a66:	1ad3      	subs	r3, r2, r3
 8009a68:	2b05      	cmp	r3, #5
 8009a6a:	d901      	bls.n	8009a70 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8009a6c:	2303      	movs	r3, #3
 8009a6e:	e396      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8009a70:	4b4e      	ldr	r3, [pc, #312]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009a72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d1ef      	bne.n	8009a5e <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009a7e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8009a82:	2b01      	cmp	r3, #1
 8009a84:	d107      	bne.n	8009a96 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009a86:	4b49      	ldr	r3, [pc, #292]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009a88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009a8c:	4a47      	ldr	r2, [pc, #284]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009a8e:	f023 0304 	bic.w	r3, r3, #4
 8009a92:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	f003 0304 	and.w	r3, r3, #4
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	f000 8111 	beq.w	8009cc6 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009aaa:	4b40      	ldr	r3, [pc, #256]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009aac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009ab0:	f003 0304 	and.w	r3, r3, #4
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d111      	bne.n	8009adc <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009ab8:	4b3c      	ldr	r3, [pc, #240]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009aba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009abe:	4a3b      	ldr	r2, [pc, #236]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009ac0:	f043 0304 	orr.w	r3, r3, #4
 8009ac4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8009ac8:	4b38      	ldr	r3, [pc, #224]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009aca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009ace:	f003 0304 	and.w	r3, r3, #4
 8009ad2:	613b      	str	r3, [r7, #16]
 8009ad4:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8009adc:	4b34      	ldr	r3, [pc, #208]	@ (8009bb0 <HAL_RCC_OscConfig+0x7bc>)
 8009ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ae0:	f003 0301 	and.w	r3, r3, #1
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d118      	bne.n	8009b1a <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8009ae8:	4b31      	ldr	r3, [pc, #196]	@ (8009bb0 <HAL_RCC_OscConfig+0x7bc>)
 8009aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009aec:	4a30      	ldr	r2, [pc, #192]	@ (8009bb0 <HAL_RCC_OscConfig+0x7bc>)
 8009aee:	f043 0301 	orr.w	r3, r3, #1
 8009af2:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009af4:	f7fc fc0e 	bl	8006314 <HAL_GetTick>
 8009af8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8009afa:	e008      	b.n	8009b0e <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009afc:	f7fc fc0a 	bl	8006314 <HAL_GetTick>
 8009b00:	4602      	mov	r2, r0
 8009b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b04:	1ad3      	subs	r3, r2, r3
 8009b06:	2b02      	cmp	r3, #2
 8009b08:	d901      	bls.n	8009b0e <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8009b0a:	2303      	movs	r3, #3
 8009b0c:	e347      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8009b0e:	4b28      	ldr	r3, [pc, #160]	@ (8009bb0 <HAL_RCC_OscConfig+0x7bc>)
 8009b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b12:	f003 0301 	and.w	r3, r3, #1
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d0f0      	beq.n	8009afc <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	689b      	ldr	r3, [r3, #8]
 8009b1e:	f003 0301 	and.w	r3, r3, #1
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d01f      	beq.n	8009b66 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	689b      	ldr	r3, [r3, #8]
 8009b2a:	f003 0304 	and.w	r3, r3, #4
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d010      	beq.n	8009b54 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009b32:	4b1e      	ldr	r3, [pc, #120]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009b34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b38:	4a1c      	ldr	r2, [pc, #112]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009b3a:	f043 0304 	orr.w	r3, r3, #4
 8009b3e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009b42:	4b1a      	ldr	r3, [pc, #104]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009b44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b48:	4a18      	ldr	r2, [pc, #96]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009b4a:	f043 0301 	orr.w	r3, r3, #1
 8009b4e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009b52:	e018      	b.n	8009b86 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009b54:	4b15      	ldr	r3, [pc, #84]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009b56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b5a:	4a14      	ldr	r2, [pc, #80]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009b5c:	f043 0301 	orr.w	r3, r3, #1
 8009b60:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009b64:	e00f      	b.n	8009b86 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009b66:	4b11      	ldr	r3, [pc, #68]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009b68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b6c:	4a0f      	ldr	r2, [pc, #60]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009b6e:	f023 0301 	bic.w	r3, r3, #1
 8009b72:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009b76:	4b0d      	ldr	r3, [pc, #52]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009b78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b7c:	4a0b      	ldr	r2, [pc, #44]	@ (8009bac <HAL_RCC_OscConfig+0x7b8>)
 8009b7e:	f023 0304 	bic.w	r3, r3, #4
 8009b82:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	689b      	ldr	r3, [r3, #8]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d057      	beq.n	8009c3e <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8009b8e:	f7fc fbc1 	bl	8006314 <HAL_GetTick>
 8009b92:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009b94:	e00e      	b.n	8009bb4 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009b96:	f7fc fbbd 	bl	8006314 <HAL_GetTick>
 8009b9a:	4602      	mov	r2, r0
 8009b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b9e:	1ad3      	subs	r3, r2, r3
 8009ba0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ba4:	4293      	cmp	r3, r2
 8009ba6:	d905      	bls.n	8009bb4 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8009ba8:	2303      	movs	r3, #3
 8009baa:	e2f8      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
 8009bac:	46020c00 	.word	0x46020c00
 8009bb0:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009bb4:	4b9c      	ldr	r3, [pc, #624]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009bb6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009bba:	f003 0302 	and.w	r3, r3, #2
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d0e9      	beq.n	8009b96 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	689b      	ldr	r3, [r3, #8]
 8009bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d01b      	beq.n	8009c06 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8009bce:	4b96      	ldr	r3, [pc, #600]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009bd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009bd4:	4a94      	ldr	r2, [pc, #592]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009bd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bda:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8009bde:	e00a      	b.n	8009bf6 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009be0:	f7fc fb98 	bl	8006314 <HAL_GetTick>
 8009be4:	4602      	mov	r2, r0
 8009be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009be8:	1ad3      	subs	r3, r2, r3
 8009bea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d901      	bls.n	8009bf6 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8009bf2:	2303      	movs	r3, #3
 8009bf4:	e2d3      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8009bf6:	4b8c      	ldr	r3, [pc, #560]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009bf8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009bfc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d0ed      	beq.n	8009be0 <HAL_RCC_OscConfig+0x7ec>
 8009c04:	e053      	b.n	8009cae <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8009c06:	4b88      	ldr	r3, [pc, #544]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009c08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c0c:	4a86      	ldr	r2, [pc, #536]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009c0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009c12:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8009c16:	e00a      	b.n	8009c2e <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009c18:	f7fc fb7c 	bl	8006314 <HAL_GetTick>
 8009c1c:	4602      	mov	r2, r0
 8009c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c20:	1ad3      	subs	r3, r2, r3
 8009c22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c26:	4293      	cmp	r3, r2
 8009c28:	d901      	bls.n	8009c2e <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8009c2a:	2303      	movs	r3, #3
 8009c2c:	e2b7      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8009c2e:	4b7e      	ldr	r3, [pc, #504]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009c30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d1ed      	bne.n	8009c18 <HAL_RCC_OscConfig+0x824>
 8009c3c:	e037      	b.n	8009cae <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8009c3e:	f7fc fb69 	bl	8006314 <HAL_GetTick>
 8009c42:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009c44:	e00a      	b.n	8009c5c <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009c46:	f7fc fb65 	bl	8006314 <HAL_GetTick>
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c4e:	1ad3      	subs	r3, r2, r3
 8009c50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c54:	4293      	cmp	r3, r2
 8009c56:	d901      	bls.n	8009c5c <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8009c58:	2303      	movs	r3, #3
 8009c5a:	e2a0      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009c5c:	4b72      	ldr	r3, [pc, #456]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009c5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c62:	f003 0302 	and.w	r3, r3, #2
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d1ed      	bne.n	8009c46 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8009c6a:	4b6f      	ldr	r3, [pc, #444]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009c6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d01a      	beq.n	8009cae <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8009c78:	4b6b      	ldr	r3, [pc, #428]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009c7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c7e:	4a6a      	ldr	r2, [pc, #424]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009c80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009c84:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8009c88:	e00a      	b.n	8009ca0 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009c8a:	f7fc fb43 	bl	8006314 <HAL_GetTick>
 8009c8e:	4602      	mov	r2, r0
 8009c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c92:	1ad3      	subs	r3, r2, r3
 8009c94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d901      	bls.n	8009ca0 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8009c9c:	2303      	movs	r3, #3
 8009c9e:	e27e      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8009ca0:	4b61      	ldr	r3, [pc, #388]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009ca2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009ca6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d1ed      	bne.n	8009c8a <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009cae:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8009cb2:	2b01      	cmp	r3, #1
 8009cb4:	d107      	bne.n	8009cc6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009cb6:	4b5c      	ldr	r3, [pc, #368]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009cb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009cbc:	4a5a      	ldr	r2, [pc, #360]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009cbe:	f023 0304 	bic.w	r3, r3, #4
 8009cc2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f003 0320 	and.w	r3, r3, #32
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d036      	beq.n	8009d40 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d019      	beq.n	8009d0e <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8009cda:	4b53      	ldr	r3, [pc, #332]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	4a52      	ldr	r2, [pc, #328]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009ce0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009ce4:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8009ce6:	f7fc fb15 	bl	8006314 <HAL_GetTick>
 8009cea:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8009cec:	e008      	b.n	8009d00 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009cee:	f7fc fb11 	bl	8006314 <HAL_GetTick>
 8009cf2:	4602      	mov	r2, r0
 8009cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cf6:	1ad3      	subs	r3, r2, r3
 8009cf8:	2b02      	cmp	r3, #2
 8009cfa:	d901      	bls.n	8009d00 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8009cfc:	2303      	movs	r3, #3
 8009cfe:	e24e      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8009d00:	4b49      	ldr	r3, [pc, #292]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d0f0      	beq.n	8009cee <HAL_RCC_OscConfig+0x8fa>
 8009d0c:	e018      	b.n	8009d40 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8009d0e:	4b46      	ldr	r3, [pc, #280]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	4a45      	ldr	r2, [pc, #276]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009d14:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009d18:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8009d1a:	f7fc fafb 	bl	8006314 <HAL_GetTick>
 8009d1e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8009d20:	e008      	b.n	8009d34 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009d22:	f7fc faf7 	bl	8006314 <HAL_GetTick>
 8009d26:	4602      	mov	r2, r0
 8009d28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d2a:	1ad3      	subs	r3, r2, r3
 8009d2c:	2b02      	cmp	r3, #2
 8009d2e:	d901      	bls.n	8009d34 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8009d30:	2303      	movs	r3, #3
 8009d32:	e234      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8009d34:	4b3c      	ldr	r3, [pc, #240]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d1f0      	bne.n	8009d22 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d036      	beq.n	8009dba <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d019      	beq.n	8009d88 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8009d54:	4b34      	ldr	r3, [pc, #208]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	4a33      	ldr	r2, [pc, #204]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009d5a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009d5e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8009d60:	f7fc fad8 	bl	8006314 <HAL_GetTick>
 8009d64:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8009d66:	e008      	b.n	8009d7a <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8009d68:	f7fc fad4 	bl	8006314 <HAL_GetTick>
 8009d6c:	4602      	mov	r2, r0
 8009d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d70:	1ad3      	subs	r3, r2, r3
 8009d72:	2b02      	cmp	r3, #2
 8009d74:	d901      	bls.n	8009d7a <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8009d76:	2303      	movs	r3, #3
 8009d78:	e211      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8009d7a:	4b2b      	ldr	r3, [pc, #172]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d0f0      	beq.n	8009d68 <HAL_RCC_OscConfig+0x974>
 8009d86:	e018      	b.n	8009dba <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8009d88:	4b27      	ldr	r3, [pc, #156]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	4a26      	ldr	r2, [pc, #152]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009d8e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009d92:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8009d94:	f7fc fabe 	bl	8006314 <HAL_GetTick>
 8009d98:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8009d9a:	e008      	b.n	8009dae <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8009d9c:	f7fc faba 	bl	8006314 <HAL_GetTick>
 8009da0:	4602      	mov	r2, r0
 8009da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009da4:	1ad3      	subs	r3, r2, r3
 8009da6:	2b02      	cmp	r3, #2
 8009da8:	d901      	bls.n	8009dae <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8009daa:	2303      	movs	r3, #3
 8009dac:	e1f7      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8009dae:	4b1e      	ldr	r3, [pc, #120]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d1f0      	bne.n	8009d9c <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d07f      	beq.n	8009ec6 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d062      	beq.n	8009e94 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8009dce:	4b16      	ldr	r3, [pc, #88]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009dd0:	689b      	ldr	r3, [r3, #8]
 8009dd2:	4a15      	ldr	r2, [pc, #84]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009dd4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009dd8:	6093      	str	r3, [r2, #8]
 8009dda:	4b13      	ldr	r3, [pc, #76]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009ddc:	689b      	ldr	r3, [r3, #8]
 8009dde:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009de6:	4910      	ldr	r1, [pc, #64]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009de8:	4313      	orrs	r3, r2
 8009dea:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009df0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8009df4:	d309      	bcc.n	8009e0a <HAL_RCC_OscConfig+0xa16>
 8009df6:	4b0c      	ldr	r3, [pc, #48]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009df8:	68db      	ldr	r3, [r3, #12]
 8009dfa:	f023 021f 	bic.w	r2, r3, #31
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6a1b      	ldr	r3, [r3, #32]
 8009e02:	4909      	ldr	r1, [pc, #36]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009e04:	4313      	orrs	r3, r2
 8009e06:	60cb      	str	r3, [r1, #12]
 8009e08:	e02a      	b.n	8009e60 <HAL_RCC_OscConfig+0xa6c>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	da0c      	bge.n	8009e2c <HAL_RCC_OscConfig+0xa38>
 8009e12:	4b05      	ldr	r3, [pc, #20]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009e14:	68db      	ldr	r3, [r3, #12]
 8009e16:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6a1b      	ldr	r3, [r3, #32]
 8009e1e:	015b      	lsls	r3, r3, #5
 8009e20:	4901      	ldr	r1, [pc, #4]	@ (8009e28 <HAL_RCC_OscConfig+0xa34>)
 8009e22:	4313      	orrs	r3, r2
 8009e24:	60cb      	str	r3, [r1, #12]
 8009e26:	e01b      	b.n	8009e60 <HAL_RCC_OscConfig+0xa6c>
 8009e28:	46020c00 	.word	0x46020c00
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e34:	d30a      	bcc.n	8009e4c <HAL_RCC_OscConfig+0xa58>
 8009e36:	4ba1      	ldr	r3, [pc, #644]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009e38:	68db      	ldr	r3, [r3, #12]
 8009e3a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6a1b      	ldr	r3, [r3, #32]
 8009e42:	029b      	lsls	r3, r3, #10
 8009e44:	499d      	ldr	r1, [pc, #628]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009e46:	4313      	orrs	r3, r2
 8009e48:	60cb      	str	r3, [r1, #12]
 8009e4a:	e009      	b.n	8009e60 <HAL_RCC_OscConfig+0xa6c>
 8009e4c:	4b9b      	ldr	r3, [pc, #620]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009e4e:	68db      	ldr	r3, [r3, #12]
 8009e50:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	6a1b      	ldr	r3, [r3, #32]
 8009e58:	03db      	lsls	r3, r3, #15
 8009e5a:	4998      	ldr	r1, [pc, #608]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009e5c:	4313      	orrs	r3, r2
 8009e5e:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8009e60:	4b96      	ldr	r3, [pc, #600]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	4a95      	ldr	r2, [pc, #596]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009e66:	f043 0310 	orr.w	r3, r3, #16
 8009e6a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8009e6c:	f7fc fa52 	bl	8006314 <HAL_GetTick>
 8009e70:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8009e72:	e008      	b.n	8009e86 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8009e74:	f7fc fa4e 	bl	8006314 <HAL_GetTick>
 8009e78:	4602      	mov	r2, r0
 8009e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e7c:	1ad3      	subs	r3, r2, r3
 8009e7e:	2b02      	cmp	r3, #2
 8009e80:	d901      	bls.n	8009e86 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8009e82:	2303      	movs	r3, #3
 8009e84:	e18b      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8009e86:	4b8d      	ldr	r3, [pc, #564]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	f003 0320 	and.w	r3, r3, #32
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d0f0      	beq.n	8009e74 <HAL_RCC_OscConfig+0xa80>
 8009e92:	e018      	b.n	8009ec6 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8009e94:	4b89      	ldr	r3, [pc, #548]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	4a88      	ldr	r2, [pc, #544]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009e9a:	f023 0310 	bic.w	r3, r3, #16
 8009e9e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8009ea0:	f7fc fa38 	bl	8006314 <HAL_GetTick>
 8009ea4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8009ea6:	e008      	b.n	8009eba <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8009ea8:	f7fc fa34 	bl	8006314 <HAL_GetTick>
 8009eac:	4602      	mov	r2, r0
 8009eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eb0:	1ad3      	subs	r3, r2, r3
 8009eb2:	2b02      	cmp	r3, #2
 8009eb4:	d901      	bls.n	8009eba <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8009eb6:	2303      	movs	r3, #3
 8009eb8:	e171      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8009eba:	4b80      	ldr	r3, [pc, #512]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f003 0320 	and.w	r3, r3, #32
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d1f0      	bne.n	8009ea8 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	f000 8166 	beq.w	800a19c <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009ed6:	4b79      	ldr	r3, [pc, #484]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009ed8:	69db      	ldr	r3, [r3, #28]
 8009eda:	f003 030c 	and.w	r3, r3, #12
 8009ede:	2b0c      	cmp	r3, #12
 8009ee0:	f000 80f2 	beq.w	800a0c8 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ee8:	2b02      	cmp	r3, #2
 8009eea:	f040 80c5 	bne.w	800a078 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8009eee:	4b73      	ldr	r3, [pc, #460]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	4a72      	ldr	r2, [pc, #456]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009ef4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009ef8:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8009efa:	f7fc fa0b 	bl	8006314 <HAL_GetTick>
 8009efe:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8009f00:	e008      	b.n	8009f14 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f02:	f7fc fa07 	bl	8006314 <HAL_GetTick>
 8009f06:	4602      	mov	r2, r0
 8009f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f0a:	1ad3      	subs	r3, r2, r3
 8009f0c:	2b02      	cmp	r3, #2
 8009f0e:	d901      	bls.n	8009f14 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8009f10:	2303      	movs	r3, #3
 8009f12:	e144      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8009f14:	4b69      	ldr	r3, [pc, #420]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d1f0      	bne.n	8009f02 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009f20:	4b66      	ldr	r3, [pc, #408]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009f22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f26:	f003 0304 	and.w	r3, r3, #4
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d111      	bne.n	8009f52 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8009f2e:	4b63      	ldr	r3, [pc, #396]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009f30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f34:	4a61      	ldr	r2, [pc, #388]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009f36:	f043 0304 	orr.w	r3, r3, #4
 8009f3a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8009f3e:	4b5f      	ldr	r3, [pc, #380]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009f40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f44:	f003 0304 	and.w	r3, r3, #4
 8009f48:	60fb      	str	r3, [r7, #12]
 8009f4a:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8009f4c:	2301      	movs	r3, #1
 8009f4e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8009f52:	4b5b      	ldr	r3, [pc, #364]	@ (800a0c0 <HAL_RCC_OscConfig+0xccc>)
 8009f54:	68db      	ldr	r3, [r3, #12]
 8009f56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009f5a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009f5e:	d102      	bne.n	8009f66 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8009f60:	2301      	movs	r3, #1
 8009f62:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8009f66:	4b56      	ldr	r3, [pc, #344]	@ (800a0c0 <HAL_RCC_OscConfig+0xccc>)
 8009f68:	68db      	ldr	r3, [r3, #12]
 8009f6a:	4a55      	ldr	r2, [pc, #340]	@ (800a0c0 <HAL_RCC_OscConfig+0xccc>)
 8009f6c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009f70:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8009f72:	4b52      	ldr	r3, [pc, #328]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009f7a:	f023 0303 	bic.w	r3, r3, #3
 8009f7e:	687a      	ldr	r2, [r7, #4]
 8009f80:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8009f82:	687a      	ldr	r2, [r7, #4]
 8009f84:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8009f86:	3a01      	subs	r2, #1
 8009f88:	0212      	lsls	r2, r2, #8
 8009f8a:	4311      	orrs	r1, r2
 8009f8c:	687a      	ldr	r2, [r7, #4]
 8009f8e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8009f90:	430a      	orrs	r2, r1
 8009f92:	494a      	ldr	r1, [pc, #296]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009f94:	4313      	orrs	r3, r2
 8009f96:	628b      	str	r3, [r1, #40]	@ 0x28
 8009f98:	4b48      	ldr	r3, [pc, #288]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009f9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009f9c:	4b49      	ldr	r3, [pc, #292]	@ (800a0c4 <HAL_RCC_OscConfig+0xcd0>)
 8009f9e:	4013      	ands	r3, r2
 8009fa0:	687a      	ldr	r2, [r7, #4]
 8009fa2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009fa4:	3a01      	subs	r2, #1
 8009fa6:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8009faa:	687a      	ldr	r2, [r7, #4]
 8009fac:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8009fae:	3a01      	subs	r2, #1
 8009fb0:	0252      	lsls	r2, r2, #9
 8009fb2:	b292      	uxth	r2, r2
 8009fb4:	4311      	orrs	r1, r2
 8009fb6:	687a      	ldr	r2, [r7, #4]
 8009fb8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009fba:	3a01      	subs	r2, #1
 8009fbc:	0412      	lsls	r2, r2, #16
 8009fbe:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009fc2:	4311      	orrs	r1, r2
 8009fc4:	687a      	ldr	r2, [r7, #4]
 8009fc6:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8009fc8:	3a01      	subs	r2, #1
 8009fca:	0612      	lsls	r2, r2, #24
 8009fcc:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8009fd0:	430a      	orrs	r2, r1
 8009fd2:	493a      	ldr	r1, [pc, #232]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009fd4:	4313      	orrs	r3, r2
 8009fd6:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8009fd8:	4b38      	ldr	r3, [pc, #224]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fdc:	4a37      	ldr	r2, [pc, #220]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009fde:	f023 0310 	bic.w	r3, r3, #16
 8009fe2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009fe8:	4a34      	ldr	r2, [pc, #208]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009fea:	00db      	lsls	r3, r3, #3
 8009fec:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8009fee:	4b33      	ldr	r3, [pc, #204]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ff2:	4a32      	ldr	r2, [pc, #200]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009ff4:	f043 0310 	orr.w	r3, r3, #16
 8009ff8:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8009ffa:	4b30      	ldr	r3, [pc, #192]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 8009ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ffe:	f023 020c 	bic.w	r2, r3, #12
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a006:	492d      	ldr	r1, [pc, #180]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 800a008:	4313      	orrs	r3, r2
 800a00a:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 800a00c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a010:	2b01      	cmp	r3, #1
 800a012:	d105      	bne.n	800a020 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800a014:	4b2a      	ldr	r3, [pc, #168]	@ (800a0c0 <HAL_RCC_OscConfig+0xccc>)
 800a016:	68db      	ldr	r3, [r3, #12]
 800a018:	4a29      	ldr	r2, [pc, #164]	@ (800a0c0 <HAL_RCC_OscConfig+0xccc>)
 800a01a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a01e:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 800a020:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800a024:	2b01      	cmp	r3, #1
 800a026:	d107      	bne.n	800a038 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 800a028:	4b24      	ldr	r3, [pc, #144]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 800a02a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a02e:	4a23      	ldr	r2, [pc, #140]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 800a030:	f023 0304 	bic.w	r3, r3, #4
 800a034:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 800a038:	4b20      	ldr	r3, [pc, #128]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	4a1f      	ldr	r2, [pc, #124]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 800a03e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a042:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800a044:	f7fc f966 	bl	8006314 <HAL_GetTick>
 800a048:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800a04a:	e008      	b.n	800a05e <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a04c:	f7fc f962 	bl	8006314 <HAL_GetTick>
 800a050:	4602      	mov	r2, r0
 800a052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a054:	1ad3      	subs	r3, r2, r3
 800a056:	2b02      	cmp	r3, #2
 800a058:	d901      	bls.n	800a05e <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 800a05a:	2303      	movs	r3, #3
 800a05c:	e09f      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800a05e:	4b17      	ldr	r3, [pc, #92]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a066:	2b00      	cmp	r3, #0
 800a068:	d0f0      	beq.n	800a04c <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a06a:	4b14      	ldr	r3, [pc, #80]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 800a06c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a06e:	4a13      	ldr	r2, [pc, #76]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 800a070:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a074:	6293      	str	r3, [r2, #40]	@ 0x28
 800a076:	e091      	b.n	800a19c <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800a078:	4b10      	ldr	r3, [pc, #64]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	4a0f      	ldr	r2, [pc, #60]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 800a07e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a082:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800a084:	f7fc f946 	bl	8006314 <HAL_GetTick>
 800a088:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800a08a:	e008      	b.n	800a09e <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a08c:	f7fc f942 	bl	8006314 <HAL_GetTick>
 800a090:	4602      	mov	r2, r0
 800a092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a094:	1ad3      	subs	r3, r2, r3
 800a096:	2b02      	cmp	r3, #2
 800a098:	d901      	bls.n	800a09e <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 800a09a:	2303      	movs	r3, #3
 800a09c:	e07f      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800a09e:	4b07      	ldr	r3, [pc, #28]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d1f0      	bne.n	800a08c <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800a0aa:	4b04      	ldr	r3, [pc, #16]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 800a0ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0ae:	4a03      	ldr	r2, [pc, #12]	@ (800a0bc <HAL_RCC_OscConfig+0xcc8>)
 800a0b0:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800a0b4:	f023 0303 	bic.w	r3, r3, #3
 800a0b8:	6293      	str	r3, [r2, #40]	@ 0x28
 800a0ba:	e06f      	b.n	800a19c <HAL_RCC_OscConfig+0xda8>
 800a0bc:	46020c00 	.word	0x46020c00
 800a0c0:	46020800 	.word	0x46020800
 800a0c4:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800a0c8:	4b37      	ldr	r3, [pc, #220]	@ (800a1a8 <HAL_RCC_OscConfig+0xdb4>)
 800a0ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0cc:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800a0ce:	4b36      	ldr	r3, [pc, #216]	@ (800a1a8 <HAL_RCC_OscConfig+0xdb4>)
 800a0d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0d2:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0d8:	2b01      	cmp	r3, #1
 800a0da:	d039      	beq.n	800a150 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800a0dc:	69fb      	ldr	r3, [r7, #28]
 800a0de:	f003 0203 	and.w	r2, r3, #3
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a0e6:	429a      	cmp	r2, r3
 800a0e8:	d132      	bne.n	800a150 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800a0ea:	69fb      	ldr	r3, [r7, #28]
 800a0ec:	0a1b      	lsrs	r3, r3, #8
 800a0ee:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0f6:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800a0f8:	429a      	cmp	r2, r3
 800a0fa:	d129      	bne.n	800a150 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800a0fc:	69fb      	ldr	r3, [r7, #28]
 800a0fe:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800a106:	429a      	cmp	r2, r3
 800a108:	d122      	bne.n	800a150 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a10a:	69bb      	ldr	r3, [r7, #24]
 800a10c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a114:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800a116:	429a      	cmp	r2, r3
 800a118:	d11a      	bne.n	800a150 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800a11a:	69bb      	ldr	r3, [r7, #24]
 800a11c:	0a5b      	lsrs	r3, r3, #9
 800a11e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a126:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a128:	429a      	cmp	r2, r3
 800a12a:	d111      	bne.n	800a150 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800a12c:	69bb      	ldr	r3, [r7, #24]
 800a12e:	0c1b      	lsrs	r3, r3, #16
 800a130:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a138:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a13a:	429a      	cmp	r2, r3
 800a13c:	d108      	bne.n	800a150 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800a13e:	69bb      	ldr	r3, [r7, #24]
 800a140:	0e1b      	lsrs	r3, r3, #24
 800a142:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a14a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a14c:	429a      	cmp	r2, r3
 800a14e:	d001      	beq.n	800a154 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 800a150:	2301      	movs	r3, #1
 800a152:	e024      	b.n	800a19e <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800a154:	4b14      	ldr	r3, [pc, #80]	@ (800a1a8 <HAL_RCC_OscConfig+0xdb4>)
 800a156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a158:	08db      	lsrs	r3, r3, #3
 800a15a:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800a162:	429a      	cmp	r2, r3
 800a164:	d01a      	beq.n	800a19c <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800a166:	4b10      	ldr	r3, [pc, #64]	@ (800a1a8 <HAL_RCC_OscConfig+0xdb4>)
 800a168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a16a:	4a0f      	ldr	r2, [pc, #60]	@ (800a1a8 <HAL_RCC_OscConfig+0xdb4>)
 800a16c:	f023 0310 	bic.w	r3, r3, #16
 800a170:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a172:	f7fc f8cf 	bl	8006314 <HAL_GetTick>
 800a176:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 800a178:	bf00      	nop
 800a17a:	f7fc f8cb 	bl	8006314 <HAL_GetTick>
 800a17e:	4602      	mov	r2, r0
 800a180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a182:	4293      	cmp	r3, r2
 800a184:	d0f9      	beq.n	800a17a <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a18a:	4a07      	ldr	r2, [pc, #28]	@ (800a1a8 <HAL_RCC_OscConfig+0xdb4>)
 800a18c:	00db      	lsls	r3, r3, #3
 800a18e:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 800a190:	4b05      	ldr	r3, [pc, #20]	@ (800a1a8 <HAL_RCC_OscConfig+0xdb4>)
 800a192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a194:	4a04      	ldr	r2, [pc, #16]	@ (800a1a8 <HAL_RCC_OscConfig+0xdb4>)
 800a196:	f043 0310 	orr.w	r3, r3, #16
 800a19a:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 800a19c:	2300      	movs	r3, #0
}
 800a19e:	4618      	mov	r0, r3
 800a1a0:	3738      	adds	r7, #56	@ 0x38
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}
 800a1a6:	bf00      	nop
 800a1a8:	46020c00 	.word	0x46020c00

0800a1ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b086      	sub	sp, #24
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
 800a1b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d101      	bne.n	800a1c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a1bc:	2301      	movs	r3, #1
 800a1be:	e1d9      	b.n	800a574 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a1c0:	4b9b      	ldr	r3, [pc, #620]	@ (800a430 <HAL_RCC_ClockConfig+0x284>)
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	f003 030f 	and.w	r3, r3, #15
 800a1c8:	683a      	ldr	r2, [r7, #0]
 800a1ca:	429a      	cmp	r2, r3
 800a1cc:	d910      	bls.n	800a1f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a1ce:	4b98      	ldr	r3, [pc, #608]	@ (800a430 <HAL_RCC_ClockConfig+0x284>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f023 020f 	bic.w	r2, r3, #15
 800a1d6:	4996      	ldr	r1, [pc, #600]	@ (800a430 <HAL_RCC_ClockConfig+0x284>)
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	4313      	orrs	r3, r2
 800a1dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a1de:	4b94      	ldr	r3, [pc, #592]	@ (800a430 <HAL_RCC_ClockConfig+0x284>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	f003 030f 	and.w	r3, r3, #15
 800a1e6:	683a      	ldr	r2, [r7, #0]
 800a1e8:	429a      	cmp	r2, r3
 800a1ea:	d001      	beq.n	800a1f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a1ec:	2301      	movs	r3, #1
 800a1ee:	e1c1      	b.n	800a574 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	f003 0310 	and.w	r3, r3, #16
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d010      	beq.n	800a21e <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	695a      	ldr	r2, [r3, #20]
 800a200:	4b8c      	ldr	r3, [pc, #560]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a204:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a208:	429a      	cmp	r2, r3
 800a20a:	d908      	bls.n	800a21e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 800a20c:	4b89      	ldr	r3, [pc, #548]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a20e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a210:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	695b      	ldr	r3, [r3, #20]
 800a218:	4986      	ldr	r1, [pc, #536]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a21a:	4313      	orrs	r3, r2
 800a21c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	f003 0308 	and.w	r3, r3, #8
 800a226:	2b00      	cmp	r3, #0
 800a228:	d012      	beq.n	800a250 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	691a      	ldr	r2, [r3, #16]
 800a22e:	4b81      	ldr	r3, [pc, #516]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a230:	6a1b      	ldr	r3, [r3, #32]
 800a232:	091b      	lsrs	r3, r3, #4
 800a234:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a238:	429a      	cmp	r2, r3
 800a23a:	d909      	bls.n	800a250 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800a23c:	4b7d      	ldr	r3, [pc, #500]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a23e:	6a1b      	ldr	r3, [r3, #32]
 800a240:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	691b      	ldr	r3, [r3, #16]
 800a248:	011b      	lsls	r3, r3, #4
 800a24a:	497a      	ldr	r1, [pc, #488]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a24c:	4313      	orrs	r3, r2
 800a24e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f003 0304 	and.w	r3, r3, #4
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d010      	beq.n	800a27e <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	68da      	ldr	r2, [r3, #12]
 800a260:	4b74      	ldr	r3, [pc, #464]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a262:	6a1b      	ldr	r3, [r3, #32]
 800a264:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a268:	429a      	cmp	r2, r3
 800a26a:	d908      	bls.n	800a27e <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 800a26c:	4b71      	ldr	r3, [pc, #452]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a26e:	6a1b      	ldr	r3, [r3, #32]
 800a270:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	68db      	ldr	r3, [r3, #12]
 800a278:	496e      	ldr	r1, [pc, #440]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a27a:	4313      	orrs	r3, r2
 800a27c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	f003 0302 	and.w	r3, r3, #2
 800a286:	2b00      	cmp	r3, #0
 800a288:	d010      	beq.n	800a2ac <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	689a      	ldr	r2, [r3, #8]
 800a28e:	4b69      	ldr	r3, [pc, #420]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a290:	6a1b      	ldr	r3, [r3, #32]
 800a292:	f003 030f 	and.w	r3, r3, #15
 800a296:	429a      	cmp	r2, r3
 800a298:	d908      	bls.n	800a2ac <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800a29a:	4b66      	ldr	r3, [pc, #408]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a29c:	6a1b      	ldr	r3, [r3, #32]
 800a29e:	f023 020f 	bic.w	r2, r3, #15
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	689b      	ldr	r3, [r3, #8]
 800a2a6:	4963      	ldr	r1, [pc, #396]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a2a8:	4313      	orrs	r3, r2
 800a2aa:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	f003 0301 	and.w	r3, r3, #1
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	f000 80d2 	beq.w	800a45e <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	685b      	ldr	r3, [r3, #4]
 800a2c2:	2b03      	cmp	r3, #3
 800a2c4:	d143      	bne.n	800a34e <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a2c6:	4b5b      	ldr	r3, [pc, #364]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a2c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a2cc:	f003 0304 	and.w	r3, r3, #4
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d110      	bne.n	800a2f6 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800a2d4:	4b57      	ldr	r3, [pc, #348]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a2d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a2da:	4a56      	ldr	r2, [pc, #344]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a2dc:	f043 0304 	orr.w	r3, r3, #4
 800a2e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800a2e4:	4b53      	ldr	r3, [pc, #332]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a2e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a2ea:	f003 0304 	and.w	r3, r3, #4
 800a2ee:	60bb      	str	r3, [r7, #8]
 800a2f0:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 800a2f6:	f7fc f80d 	bl	8006314 <HAL_GetTick>
 800a2fa:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 800a2fc:	4b4e      	ldr	r3, [pc, #312]	@ (800a438 <HAL_RCC_ClockConfig+0x28c>)
 800a2fe:	68db      	ldr	r3, [r3, #12]
 800a300:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a304:	2b00      	cmp	r3, #0
 800a306:	d00f      	beq.n	800a328 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 800a308:	e008      	b.n	800a31c <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 800a30a:	f7fc f803 	bl	8006314 <HAL_GetTick>
 800a30e:	4602      	mov	r2, r0
 800a310:	693b      	ldr	r3, [r7, #16]
 800a312:	1ad3      	subs	r3, r2, r3
 800a314:	2b02      	cmp	r3, #2
 800a316:	d901      	bls.n	800a31c <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 800a318:	2303      	movs	r3, #3
 800a31a:	e12b      	b.n	800a574 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 800a31c:	4b46      	ldr	r3, [pc, #280]	@ (800a438 <HAL_RCC_ClockConfig+0x28c>)
 800a31e:	68db      	ldr	r3, [r3, #12]
 800a320:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a324:	2b00      	cmp	r3, #0
 800a326:	d0f0      	beq.n	800a30a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800a328:	7dfb      	ldrb	r3, [r7, #23]
 800a32a:	2b01      	cmp	r3, #1
 800a32c:	d107      	bne.n	800a33e <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800a32e:	4b41      	ldr	r3, [pc, #260]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a330:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a334:	4a3f      	ldr	r2, [pc, #252]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a336:	f023 0304 	bic.w	r3, r3, #4
 800a33a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800a33e:	4b3d      	ldr	r3, [pc, #244]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a346:	2b00      	cmp	r3, #0
 800a348:	d121      	bne.n	800a38e <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 800a34a:	2301      	movs	r3, #1
 800a34c:	e112      	b.n	800a574 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	685b      	ldr	r3, [r3, #4]
 800a352:	2b02      	cmp	r3, #2
 800a354:	d107      	bne.n	800a366 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a356:	4b37      	ldr	r3, [pc, #220]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d115      	bne.n	800a38e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800a362:	2301      	movs	r3, #1
 800a364:	e106      	b.n	800a574 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	685b      	ldr	r3, [r3, #4]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d107      	bne.n	800a37e <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800a36e:	4b31      	ldr	r3, [pc, #196]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	f003 0304 	and.w	r3, r3, #4
 800a376:	2b00      	cmp	r3, #0
 800a378:	d109      	bne.n	800a38e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800a37a:	2301      	movs	r3, #1
 800a37c:	e0fa      	b.n	800a574 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a37e:	4b2d      	ldr	r3, [pc, #180]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a386:	2b00      	cmp	r3, #0
 800a388:	d101      	bne.n	800a38e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800a38a:	2301      	movs	r3, #1
 800a38c:	e0f2      	b.n	800a574 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 800a38e:	4b29      	ldr	r3, [pc, #164]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a390:	69db      	ldr	r3, [r3, #28]
 800a392:	f023 0203 	bic.w	r2, r3, #3
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	685b      	ldr	r3, [r3, #4]
 800a39a:	4926      	ldr	r1, [pc, #152]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a39c:	4313      	orrs	r3, r2
 800a39e:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 800a3a0:	f7fb ffb8 	bl	8006314 <HAL_GetTick>
 800a3a4:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	685b      	ldr	r3, [r3, #4]
 800a3aa:	2b03      	cmp	r3, #3
 800a3ac:	d112      	bne.n	800a3d4 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a3ae:	e00a      	b.n	800a3c6 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a3b0:	f7fb ffb0 	bl	8006314 <HAL_GetTick>
 800a3b4:	4602      	mov	r2, r0
 800a3b6:	693b      	ldr	r3, [r7, #16]
 800a3b8:	1ad3      	subs	r3, r2, r3
 800a3ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a3be:	4293      	cmp	r3, r2
 800a3c0:	d901      	bls.n	800a3c6 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 800a3c2:	2303      	movs	r3, #3
 800a3c4:	e0d6      	b.n	800a574 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a3c6:	4b1b      	ldr	r3, [pc, #108]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a3c8:	69db      	ldr	r3, [r3, #28]
 800a3ca:	f003 030c 	and.w	r3, r3, #12
 800a3ce:	2b0c      	cmp	r3, #12
 800a3d0:	d1ee      	bne.n	800a3b0 <HAL_RCC_ClockConfig+0x204>
 800a3d2:	e044      	b.n	800a45e <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	685b      	ldr	r3, [r3, #4]
 800a3d8:	2b02      	cmp	r3, #2
 800a3da:	d112      	bne.n	800a402 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800a3dc:	e00a      	b.n	800a3f4 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a3de:	f7fb ff99 	bl	8006314 <HAL_GetTick>
 800a3e2:	4602      	mov	r2, r0
 800a3e4:	693b      	ldr	r3, [r7, #16]
 800a3e6:	1ad3      	subs	r3, r2, r3
 800a3e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a3ec:	4293      	cmp	r3, r2
 800a3ee:	d901      	bls.n	800a3f4 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 800a3f0:	2303      	movs	r3, #3
 800a3f2:	e0bf      	b.n	800a574 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800a3f4:	4b0f      	ldr	r3, [pc, #60]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a3f6:	69db      	ldr	r3, [r3, #28]
 800a3f8:	f003 030c 	and.w	r3, r3, #12
 800a3fc:	2b08      	cmp	r3, #8
 800a3fe:	d1ee      	bne.n	800a3de <HAL_RCC_ClockConfig+0x232>
 800a400:	e02d      	b.n	800a45e <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	685b      	ldr	r3, [r3, #4]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d123      	bne.n	800a452 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800a40a:	e00a      	b.n	800a422 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a40c:	f7fb ff82 	bl	8006314 <HAL_GetTick>
 800a410:	4602      	mov	r2, r0
 800a412:	693b      	ldr	r3, [r7, #16]
 800a414:	1ad3      	subs	r3, r2, r3
 800a416:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a41a:	4293      	cmp	r3, r2
 800a41c:	d901      	bls.n	800a422 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 800a41e:	2303      	movs	r3, #3
 800a420:	e0a8      	b.n	800a574 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800a422:	4b04      	ldr	r3, [pc, #16]	@ (800a434 <HAL_RCC_ClockConfig+0x288>)
 800a424:	69db      	ldr	r3, [r3, #28]
 800a426:	f003 030c 	and.w	r3, r3, #12
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d1ee      	bne.n	800a40c <HAL_RCC_ClockConfig+0x260>
 800a42e:	e016      	b.n	800a45e <HAL_RCC_ClockConfig+0x2b2>
 800a430:	40022000 	.word	0x40022000
 800a434:	46020c00 	.word	0x46020c00
 800a438:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a43c:	f7fb ff6a 	bl	8006314 <HAL_GetTick>
 800a440:	4602      	mov	r2, r0
 800a442:	693b      	ldr	r3, [r7, #16]
 800a444:	1ad3      	subs	r3, r2, r3
 800a446:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a44a:	4293      	cmp	r3, r2
 800a44c:	d901      	bls.n	800a452 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800a44e:	2303      	movs	r3, #3
 800a450:	e090      	b.n	800a574 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800a452:	4b4a      	ldr	r3, [pc, #296]	@ (800a57c <HAL_RCC_ClockConfig+0x3d0>)
 800a454:	69db      	ldr	r3, [r3, #28]
 800a456:	f003 030c 	and.w	r3, r3, #12
 800a45a:	2b04      	cmp	r3, #4
 800a45c:	d1ee      	bne.n	800a43c <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	f003 0302 	and.w	r3, r3, #2
 800a466:	2b00      	cmp	r3, #0
 800a468:	d010      	beq.n	800a48c <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	689a      	ldr	r2, [r3, #8]
 800a46e:	4b43      	ldr	r3, [pc, #268]	@ (800a57c <HAL_RCC_ClockConfig+0x3d0>)
 800a470:	6a1b      	ldr	r3, [r3, #32]
 800a472:	f003 030f 	and.w	r3, r3, #15
 800a476:	429a      	cmp	r2, r3
 800a478:	d208      	bcs.n	800a48c <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800a47a:	4b40      	ldr	r3, [pc, #256]	@ (800a57c <HAL_RCC_ClockConfig+0x3d0>)
 800a47c:	6a1b      	ldr	r3, [r3, #32]
 800a47e:	f023 020f 	bic.w	r2, r3, #15
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	689b      	ldr	r3, [r3, #8]
 800a486:	493d      	ldr	r1, [pc, #244]	@ (800a57c <HAL_RCC_ClockConfig+0x3d0>)
 800a488:	4313      	orrs	r3, r2
 800a48a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a48c:	4b3c      	ldr	r3, [pc, #240]	@ (800a580 <HAL_RCC_ClockConfig+0x3d4>)
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f003 030f 	and.w	r3, r3, #15
 800a494:	683a      	ldr	r2, [r7, #0]
 800a496:	429a      	cmp	r2, r3
 800a498:	d210      	bcs.n	800a4bc <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a49a:	4b39      	ldr	r3, [pc, #228]	@ (800a580 <HAL_RCC_ClockConfig+0x3d4>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	f023 020f 	bic.w	r2, r3, #15
 800a4a2:	4937      	ldr	r1, [pc, #220]	@ (800a580 <HAL_RCC_ClockConfig+0x3d4>)
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	4313      	orrs	r3, r2
 800a4a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a4aa:	4b35      	ldr	r3, [pc, #212]	@ (800a580 <HAL_RCC_ClockConfig+0x3d4>)
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	f003 030f 	and.w	r3, r3, #15
 800a4b2:	683a      	ldr	r2, [r7, #0]
 800a4b4:	429a      	cmp	r2, r3
 800a4b6:	d001      	beq.n	800a4bc <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 800a4b8:	2301      	movs	r3, #1
 800a4ba:	e05b      	b.n	800a574 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	f003 0304 	and.w	r3, r3, #4
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d010      	beq.n	800a4ea <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	68da      	ldr	r2, [r3, #12]
 800a4cc:	4b2b      	ldr	r3, [pc, #172]	@ (800a57c <HAL_RCC_ClockConfig+0x3d0>)
 800a4ce:	6a1b      	ldr	r3, [r3, #32]
 800a4d0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a4d4:	429a      	cmp	r2, r3
 800a4d6:	d208      	bcs.n	800a4ea <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 800a4d8:	4b28      	ldr	r3, [pc, #160]	@ (800a57c <HAL_RCC_ClockConfig+0x3d0>)
 800a4da:	6a1b      	ldr	r3, [r3, #32]
 800a4dc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	68db      	ldr	r3, [r3, #12]
 800a4e4:	4925      	ldr	r1, [pc, #148]	@ (800a57c <HAL_RCC_ClockConfig+0x3d0>)
 800a4e6:	4313      	orrs	r3, r2
 800a4e8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f003 0308 	and.w	r3, r3, #8
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d012      	beq.n	800a51c <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	691a      	ldr	r2, [r3, #16]
 800a4fa:	4b20      	ldr	r3, [pc, #128]	@ (800a57c <HAL_RCC_ClockConfig+0x3d0>)
 800a4fc:	6a1b      	ldr	r3, [r3, #32]
 800a4fe:	091b      	lsrs	r3, r3, #4
 800a500:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a504:	429a      	cmp	r2, r3
 800a506:	d209      	bcs.n	800a51c <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800a508:	4b1c      	ldr	r3, [pc, #112]	@ (800a57c <HAL_RCC_ClockConfig+0x3d0>)
 800a50a:	6a1b      	ldr	r3, [r3, #32]
 800a50c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	691b      	ldr	r3, [r3, #16]
 800a514:	011b      	lsls	r3, r3, #4
 800a516:	4919      	ldr	r1, [pc, #100]	@ (800a57c <HAL_RCC_ClockConfig+0x3d0>)
 800a518:	4313      	orrs	r3, r2
 800a51a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	f003 0310 	and.w	r3, r3, #16
 800a524:	2b00      	cmp	r3, #0
 800a526:	d010      	beq.n	800a54a <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	695a      	ldr	r2, [r3, #20]
 800a52c:	4b13      	ldr	r3, [pc, #76]	@ (800a57c <HAL_RCC_ClockConfig+0x3d0>)
 800a52e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a530:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a534:	429a      	cmp	r2, r3
 800a536:	d208      	bcs.n	800a54a <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 800a538:	4b10      	ldr	r3, [pc, #64]	@ (800a57c <HAL_RCC_ClockConfig+0x3d0>)
 800a53a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a53c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	695b      	ldr	r3, [r3, #20]
 800a544:	490d      	ldr	r1, [pc, #52]	@ (800a57c <HAL_RCC_ClockConfig+0x3d0>)
 800a546:	4313      	orrs	r3, r2
 800a548:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800a54a:	f000 f821 	bl	800a590 <HAL_RCC_GetSysClockFreq>
 800a54e:	4602      	mov	r2, r0
 800a550:	4b0a      	ldr	r3, [pc, #40]	@ (800a57c <HAL_RCC_ClockConfig+0x3d0>)
 800a552:	6a1b      	ldr	r3, [r3, #32]
 800a554:	f003 030f 	and.w	r3, r3, #15
 800a558:	490a      	ldr	r1, [pc, #40]	@ (800a584 <HAL_RCC_ClockConfig+0x3d8>)
 800a55a:	5ccb      	ldrb	r3, [r1, r3]
 800a55c:	fa22 f303 	lsr.w	r3, r2, r3
 800a560:	4a09      	ldr	r2, [pc, #36]	@ (800a588 <HAL_RCC_ClockConfig+0x3dc>)
 800a562:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800a564:	4b09      	ldr	r3, [pc, #36]	@ (800a58c <HAL_RCC_ClockConfig+0x3e0>)
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	4618      	mov	r0, r3
 800a56a:	f7fb f89b 	bl	80056a4 <HAL_InitTick>
 800a56e:	4603      	mov	r3, r0
 800a570:	73fb      	strb	r3, [r7, #15]

  return status;
 800a572:	7bfb      	ldrb	r3, [r7, #15]
}
 800a574:	4618      	mov	r0, r3
 800a576:	3718      	adds	r7, #24
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}
 800a57c:	46020c00 	.word	0x46020c00
 800a580:	40022000 	.word	0x40022000
 800a584:	08018d44 	.word	0x08018d44
 800a588:	20000004 	.word	0x20000004
 800a58c:	2000000c 	.word	0x2000000c

0800a590 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a590:	b480      	push	{r7}
 800a592:	b08b      	sub	sp, #44	@ 0x2c
 800a594:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800a596:	2300      	movs	r3, #0
 800a598:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800a59a:	2300      	movs	r3, #0
 800a59c:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a59e:	4b78      	ldr	r3, [pc, #480]	@ (800a780 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800a5a0:	69db      	ldr	r3, [r3, #28]
 800a5a2:	f003 030c 	and.w	r3, r3, #12
 800a5a6:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a5a8:	4b75      	ldr	r3, [pc, #468]	@ (800a780 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800a5aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5ac:	f003 0303 	and.w	r3, r3, #3
 800a5b0:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800a5b2:	69bb      	ldr	r3, [r7, #24]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d005      	beq.n	800a5c4 <HAL_RCC_GetSysClockFreq+0x34>
 800a5b8:	69bb      	ldr	r3, [r7, #24]
 800a5ba:	2b0c      	cmp	r3, #12
 800a5bc:	d121      	bne.n	800a602 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800a5be:	697b      	ldr	r3, [r7, #20]
 800a5c0:	2b01      	cmp	r3, #1
 800a5c2:	d11e      	bne.n	800a602 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 800a5c4:	4b6e      	ldr	r3, [pc, #440]	@ (800a780 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800a5c6:	689b      	ldr	r3, [r3, #8]
 800a5c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d107      	bne.n	800a5e0 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 800a5d0:	4b6b      	ldr	r3, [pc, #428]	@ (800a780 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800a5d2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a5d6:	0b1b      	lsrs	r3, r3, #12
 800a5d8:	f003 030f 	and.w	r3, r3, #15
 800a5dc:	627b      	str	r3, [r7, #36]	@ 0x24
 800a5de:	e005      	b.n	800a5ec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 800a5e0:	4b67      	ldr	r3, [pc, #412]	@ (800a780 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800a5e2:	689b      	ldr	r3, [r3, #8]
 800a5e4:	0f1b      	lsrs	r3, r3, #28
 800a5e6:	f003 030f 	and.w	r3, r3, #15
 800a5ea:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800a5ec:	4a65      	ldr	r2, [pc, #404]	@ (800a784 <HAL_RCC_GetSysClockFreq+0x1f4>)
 800a5ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a5f4:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800a5f6:	69bb      	ldr	r3, [r7, #24]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d110      	bne.n	800a61e <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800a5fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5fe:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800a600:	e00d      	b.n	800a61e <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a602:	4b5f      	ldr	r3, [pc, #380]	@ (800a780 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800a604:	69db      	ldr	r3, [r3, #28]
 800a606:	f003 030c 	and.w	r3, r3, #12
 800a60a:	2b04      	cmp	r3, #4
 800a60c:	d102      	bne.n	800a614 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a60e:	4b5e      	ldr	r3, [pc, #376]	@ (800a788 <HAL_RCC_GetSysClockFreq+0x1f8>)
 800a610:	623b      	str	r3, [r7, #32]
 800a612:	e004      	b.n	800a61e <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a614:	69bb      	ldr	r3, [r7, #24]
 800a616:	2b08      	cmp	r3, #8
 800a618:	d101      	bne.n	800a61e <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a61a:	4b5b      	ldr	r3, [pc, #364]	@ (800a788 <HAL_RCC_GetSysClockFreq+0x1f8>)
 800a61c:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a61e:	69bb      	ldr	r3, [r7, #24]
 800a620:	2b0c      	cmp	r3, #12
 800a622:	f040 80a5 	bne.w	800a770 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800a626:	4b56      	ldr	r3, [pc, #344]	@ (800a780 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800a628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a62a:	f003 0303 	and.w	r3, r3, #3
 800a62e:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800a630:	4b53      	ldr	r3, [pc, #332]	@ (800a780 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800a632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a634:	0a1b      	lsrs	r3, r3, #8
 800a636:	f003 030f 	and.w	r3, r3, #15
 800a63a:	3301      	adds	r3, #1
 800a63c:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800a63e:	4b50      	ldr	r3, [pc, #320]	@ (800a780 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800a640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a642:	091b      	lsrs	r3, r3, #4
 800a644:	f003 0301 	and.w	r3, r3, #1
 800a648:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800a64a:	4b4d      	ldr	r3, [pc, #308]	@ (800a780 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800a64c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a64e:	08db      	lsrs	r3, r3, #3
 800a650:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a654:	68ba      	ldr	r2, [r7, #8]
 800a656:	fb02 f303 	mul.w	r3, r2, r3
 800a65a:	ee07 3a90 	vmov	s15, r3
 800a65e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a662:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800a666:	693b      	ldr	r3, [r7, #16]
 800a668:	2b02      	cmp	r3, #2
 800a66a:	d003      	beq.n	800a674 <HAL_RCC_GetSysClockFreq+0xe4>
 800a66c:	693b      	ldr	r3, [r7, #16]
 800a66e:	2b03      	cmp	r3, #3
 800a670:	d022      	beq.n	800a6b8 <HAL_RCC_GetSysClockFreq+0x128>
 800a672:	e043      	b.n	800a6fc <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	ee07 3a90 	vmov	s15, r3
 800a67a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a67e:	eddf 6a43 	vldr	s13, [pc, #268]	@ 800a78c <HAL_RCC_GetSysClockFreq+0x1fc>
 800a682:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a686:	4b3e      	ldr	r3, [pc, #248]	@ (800a780 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800a688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a68a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a68e:	ee07 3a90 	vmov	s15, r3
 800a692:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800a696:	ed97 6a01 	vldr	s12, [r7, #4]
 800a69a:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 800a790 <HAL_RCC_GetSysClockFreq+0x200>
 800a69e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a6a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800a6a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a6aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a6ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a6b6:	e046      	b.n	800a746 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	ee07 3a90 	vmov	s15, r3
 800a6be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a6c2:	eddf 6a32 	vldr	s13, [pc, #200]	@ 800a78c <HAL_RCC_GetSysClockFreq+0x1fc>
 800a6c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a6ca:	4b2d      	ldr	r3, [pc, #180]	@ (800a780 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800a6cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6d2:	ee07 3a90 	vmov	s15, r3
 800a6d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800a6da:	ed97 6a01 	vldr	s12, [r7, #4]
 800a6de:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800a790 <HAL_RCC_GetSysClockFreq+0x200>
 800a6e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a6e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800a6ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a6ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a6f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a6fa:	e024      	b.n	800a746 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a6fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6fe:	ee07 3a90 	vmov	s15, r3
 800a702:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	ee07 3a90 	vmov	s15, r3
 800a70c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a710:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a714:	4b1a      	ldr	r3, [pc, #104]	@ (800a780 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800a716:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a718:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a71c:	ee07 3a90 	vmov	s15, r3
 800a720:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800a724:	ed97 6a01 	vldr	s12, [r7, #4]
 800a728:	eddf 5a19 	vldr	s11, [pc, #100]	@ 800a790 <HAL_RCC_GetSysClockFreq+0x200>
 800a72c:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a730:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800a734:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a738:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a73c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a740:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a744:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800a746:	4b0e      	ldr	r3, [pc, #56]	@ (800a780 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800a748:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a74a:	0e1b      	lsrs	r3, r3, #24
 800a74c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a750:	3301      	adds	r3, #1
 800a752:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 800a754:	683b      	ldr	r3, [r7, #0]
 800a756:	ee07 3a90 	vmov	s15, r3
 800a75a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a75e:	edd7 6a07 	vldr	s13, [r7, #28]
 800a762:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a766:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a76a:	ee17 3a90 	vmov	r3, s15
 800a76e:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 800a770:	6a3b      	ldr	r3, [r7, #32]
}
 800a772:	4618      	mov	r0, r3
 800a774:	372c      	adds	r7, #44	@ 0x2c
 800a776:	46bd      	mov	sp, r7
 800a778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77c:	4770      	bx	lr
 800a77e:	bf00      	nop
 800a780:	46020c00 	.word	0x46020c00
 800a784:	08018d5c 	.word	0x08018d5c
 800a788:	00f42400 	.word	0x00f42400
 800a78c:	4b742400 	.word	0x4b742400
 800a790:	46000000 	.word	0x46000000

0800a794 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a794:	b580      	push	{r7, lr}
 800a796:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800a798:	f7ff fefa 	bl	800a590 <HAL_RCC_GetSysClockFreq>
 800a79c:	4602      	mov	r2, r0
 800a79e:	4b07      	ldr	r3, [pc, #28]	@ (800a7bc <HAL_RCC_GetHCLKFreq+0x28>)
 800a7a0:	6a1b      	ldr	r3, [r3, #32]
 800a7a2:	f003 030f 	and.w	r3, r3, #15
 800a7a6:	4906      	ldr	r1, [pc, #24]	@ (800a7c0 <HAL_RCC_GetHCLKFreq+0x2c>)
 800a7a8:	5ccb      	ldrb	r3, [r1, r3]
 800a7aa:	fa22 f303 	lsr.w	r3, r2, r3
 800a7ae:	4a05      	ldr	r2, [pc, #20]	@ (800a7c4 <HAL_RCC_GetHCLKFreq+0x30>)
 800a7b0:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 800a7b2:	4b04      	ldr	r3, [pc, #16]	@ (800a7c4 <HAL_RCC_GetHCLKFreq+0x30>)
 800a7b4:	681b      	ldr	r3, [r3, #0]
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	bd80      	pop	{r7, pc}
 800a7ba:	bf00      	nop
 800a7bc:	46020c00 	.word	0x46020c00
 800a7c0:	08018d44 	.word	0x08018d44
 800a7c4:	20000004 	.word	0x20000004

0800a7c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 800a7cc:	f7ff ffe2 	bl	800a794 <HAL_RCC_GetHCLKFreq>
 800a7d0:	4602      	mov	r2, r0
 800a7d2:	4b05      	ldr	r3, [pc, #20]	@ (800a7e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a7d4:	6a1b      	ldr	r3, [r3, #32]
 800a7d6:	091b      	lsrs	r3, r3, #4
 800a7d8:	f003 0307 	and.w	r3, r3, #7
 800a7dc:	4903      	ldr	r1, [pc, #12]	@ (800a7ec <HAL_RCC_GetPCLK1Freq+0x24>)
 800a7de:	5ccb      	ldrb	r3, [r1, r3]
 800a7e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	bd80      	pop	{r7, pc}
 800a7e8:	46020c00 	.word	0x46020c00
 800a7ec:	08018d54 	.word	0x08018d54

0800a7f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a7f0:	b580      	push	{r7, lr}
 800a7f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 800a7f4:	f7ff ffce 	bl	800a794 <HAL_RCC_GetHCLKFreq>
 800a7f8:	4602      	mov	r2, r0
 800a7fa:	4b05      	ldr	r3, [pc, #20]	@ (800a810 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a7fc:	6a1b      	ldr	r3, [r3, #32]
 800a7fe:	0a1b      	lsrs	r3, r3, #8
 800a800:	f003 0307 	and.w	r3, r3, #7
 800a804:	4903      	ldr	r1, [pc, #12]	@ (800a814 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a806:	5ccb      	ldrb	r3, [r1, r3]
 800a808:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	bd80      	pop	{r7, pc}
 800a810:	46020c00 	.word	0x46020c00
 800a814:	08018d54 	.word	0x08018d54

0800a818 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800a818:	b580      	push	{r7, lr}
 800a81a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 800a81c:	f7ff ffba 	bl	800a794 <HAL_RCC_GetHCLKFreq>
 800a820:	4602      	mov	r2, r0
 800a822:	4b05      	ldr	r3, [pc, #20]	@ (800a838 <HAL_RCC_GetPCLK3Freq+0x20>)
 800a824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a826:	091b      	lsrs	r3, r3, #4
 800a828:	f003 0307 	and.w	r3, r3, #7
 800a82c:	4903      	ldr	r1, [pc, #12]	@ (800a83c <HAL_RCC_GetPCLK3Freq+0x24>)
 800a82e:	5ccb      	ldrb	r3, [r1, r3]
 800a830:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a834:	4618      	mov	r0, r3
 800a836:	bd80      	pop	{r7, pc}
 800a838:	46020c00 	.word	0x46020c00
 800a83c:	08018d54 	.word	0x08018d54

0800a840 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a840:	b480      	push	{r7}
 800a842:	b083      	sub	sp, #12
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
 800a848:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pRCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | \
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	221f      	movs	r2, #31
 800a84e:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 800a850:	4b15      	ldr	r3, [pc, #84]	@ (800a8a8 <HAL_RCC_GetClockConfig+0x68>)
 800a852:	69db      	ldr	r3, [r3, #28]
 800a854:	f003 0203 	and.w	r2, r3, #3
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_HPRE);
 800a85c:	4b12      	ldr	r3, [pc, #72]	@ (800a8a8 <HAL_RCC_GetClockConfig+0x68>)
 800a85e:	6a1b      	ldr	r3, [r3, #32]
 800a860:	f003 020f 	and.w	r2, r3, #15
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PPRE1);
 800a868:	4b0f      	ldr	r3, [pc, #60]	@ (800a8a8 <HAL_RCC_GetClockConfig+0x68>)
 800a86a:	6a1b      	ldr	r3, [r3, #32]
 800a86c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4);
 800a874:	4b0c      	ldr	r3, [pc, #48]	@ (800a8a8 <HAL_RCC_GetClockConfig+0x68>)
 800a876:	6a1b      	ldr	r3, [r3, #32]
 800a878:	091b      	lsrs	r3, r3, #4
 800a87a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CFGR3 & RCC_CFGR3_PPRE3);
 800a882:	4b09      	ldr	r3, [pc, #36]	@ (800a8a8 <HAL_RCC_GetClockConfig+0x68>)
 800a884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a886:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a88e:	4b07      	ldr	r3, [pc, #28]	@ (800a8ac <HAL_RCC_GetClockConfig+0x6c>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	f003 020f 	and.w	r2, r3, #15
 800a896:	683b      	ldr	r3, [r7, #0]
 800a898:	601a      	str	r2, [r3, #0]
}
 800a89a:	bf00      	nop
 800a89c:	370c      	adds	r7, #12
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a4:	4770      	bx	lr
 800a8a6:	bf00      	nop
 800a8a8:	46020c00 	.word	0x46020c00
 800a8ac:	40022000 	.word	0x40022000

0800a8b0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b086      	sub	sp, #24
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800a8b8:	4b3e      	ldr	r3, [pc, #248]	@ (800a9b4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800a8ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a8be:	f003 0304 	and.w	r3, r3, #4
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d003      	beq.n	800a8ce <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800a8c6:	f7fe fd17 	bl	80092f8 <HAL_PWREx_GetVoltageRange>
 800a8ca:	6178      	str	r0, [r7, #20]
 800a8cc:	e019      	b.n	800a902 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800a8ce:	4b39      	ldr	r3, [pc, #228]	@ (800a9b4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800a8d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a8d4:	4a37      	ldr	r2, [pc, #220]	@ (800a9b4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800a8d6:	f043 0304 	orr.w	r3, r3, #4
 800a8da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800a8de:	4b35      	ldr	r3, [pc, #212]	@ (800a9b4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800a8e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a8e4:	f003 0304 	and.w	r3, r3, #4
 800a8e8:	60fb      	str	r3, [r7, #12]
 800a8ea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800a8ec:	f7fe fd04 	bl	80092f8 <HAL_PWREx_GetVoltageRange>
 800a8f0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800a8f2:	4b30      	ldr	r3, [pc, #192]	@ (800a9b4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800a8f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a8f8:	4a2e      	ldr	r2, [pc, #184]	@ (800a9b4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800a8fa:	f023 0304 	bic.w	r3, r3, #4
 800a8fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 800a902:	697b      	ldr	r3, [r7, #20]
 800a904:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a908:	d003      	beq.n	800a912 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800a90a:	697b      	ldr	r3, [r7, #20]
 800a90c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a910:	d109      	bne.n	800a926 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a918:	d202      	bcs.n	800a920 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800a91a:	2301      	movs	r3, #1
 800a91c:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800a91e:	e033      	b.n	800a988 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 800a920:	2300      	movs	r3, #0
 800a922:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800a924:	e030      	b.n	800a988 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a92c:	d208      	bcs.n	800a940 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800a92e:	697b      	ldr	r3, [r7, #20]
 800a930:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a934:	d102      	bne.n	800a93c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 800a936:	2303      	movs	r3, #3
 800a938:	613b      	str	r3, [r7, #16]
 800a93a:	e025      	b.n	800a988 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 800a93c:	2301      	movs	r3, #1
 800a93e:	e035      	b.n	800a9ac <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a946:	d90f      	bls.n	800a968 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 800a948:	697b      	ldr	r3, [r7, #20]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d109      	bne.n	800a962 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a954:	d902      	bls.n	800a95c <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 800a956:	2300      	movs	r3, #0
 800a958:	613b      	str	r3, [r7, #16]
 800a95a:	e015      	b.n	800a988 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 800a95c:	2301      	movs	r3, #1
 800a95e:	613b      	str	r3, [r7, #16]
 800a960:	e012      	b.n	800a988 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 800a962:	2300      	movs	r3, #0
 800a964:	613b      	str	r3, [r7, #16]
 800a966:	e00f      	b.n	800a988 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a96e:	d109      	bne.n	800a984 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800a970:	697b      	ldr	r3, [r7, #20]
 800a972:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a976:	d102      	bne.n	800a97e <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 800a978:	2301      	movs	r3, #1
 800a97a:	613b      	str	r3, [r7, #16]
 800a97c:	e004      	b.n	800a988 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800a97e:	2302      	movs	r3, #2
 800a980:	613b      	str	r3, [r7, #16]
 800a982:	e001      	b.n	800a988 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 800a984:	2301      	movs	r3, #1
 800a986:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800a988:	4b0b      	ldr	r3, [pc, #44]	@ (800a9b8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	f023 020f 	bic.w	r2, r3, #15
 800a990:	4909      	ldr	r1, [pc, #36]	@ (800a9b8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800a992:	693b      	ldr	r3, [r7, #16]
 800a994:	4313      	orrs	r3, r2
 800a996:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800a998:	4b07      	ldr	r3, [pc, #28]	@ (800a9b8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	f003 030f 	and.w	r3, r3, #15
 800a9a0:	693a      	ldr	r2, [r7, #16]
 800a9a2:	429a      	cmp	r2, r3
 800a9a4:	d001      	beq.n	800a9aa <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800a9a6:	2301      	movs	r3, #1
 800a9a8:	e000      	b.n	800a9ac <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800a9aa:	2300      	movs	r3, #0
}
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	3718      	adds	r7, #24
 800a9b0:	46bd      	mov	sp, r7
 800a9b2:	bd80      	pop	{r7, pc}
 800a9b4:	46020c00 	.word	0x46020c00
 800a9b8:	40022000 	.word	0x40022000

0800a9bc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800a9bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a9c0:	b0ba      	sub	sp, #232	@ 0xe8
 800a9c2:	af00      	add	r7, sp, #0
 800a9c4:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a9d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a9d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9dc:	f002 0401 	and.w	r4, r2, #1
 800a9e0:	2500      	movs	r5, #0
 800a9e2:	ea54 0305 	orrs.w	r3, r4, r5
 800a9e6:	d00b      	beq.n	800aa00 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800a9e8:	4bcb      	ldr	r3, [pc, #812]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a9ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a9ee:	f023 0103 	bic.w	r1, r3, #3
 800a9f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a9f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a9f8:	4ac7      	ldr	r2, [pc, #796]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a9fa:	430b      	orrs	r3, r1
 800a9fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800aa00:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aa04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa08:	f002 0802 	and.w	r8, r2, #2
 800aa0c:	f04f 0900 	mov.w	r9, #0
 800aa10:	ea58 0309 	orrs.w	r3, r8, r9
 800aa14:	d00b      	beq.n	800aa2e <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800aa16:	4bc0      	ldr	r3, [pc, #768]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800aa18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800aa1c:	f023 010c 	bic.w	r1, r3, #12
 800aa20:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aa24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa26:	4abc      	ldr	r2, [pc, #752]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800aa28:	430b      	orrs	r3, r1
 800aa2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800aa2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aa32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa36:	f002 0a04 	and.w	sl, r2, #4
 800aa3a:	f04f 0b00 	mov.w	fp, #0
 800aa3e:	ea5a 030b 	orrs.w	r3, sl, fp
 800aa42:	d00b      	beq.n	800aa5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800aa44:	4bb4      	ldr	r3, [pc, #720]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800aa46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800aa4a:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800aa4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aa52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa54:	4ab0      	ldr	r2, [pc, #704]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800aa56:	430b      	orrs	r3, r1
 800aa58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800aa5c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aa60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa64:	f002 0308 	and.w	r3, r2, #8
 800aa68:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800aa72:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800aa76:	460b      	mov	r3, r1
 800aa78:	4313      	orrs	r3, r2
 800aa7a:	d00b      	beq.n	800aa94 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800aa7c:	4ba6      	ldr	r3, [pc, #664]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800aa7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800aa82:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800aa86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aa8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aa8c:	4aa2      	ldr	r2, [pc, #648]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800aa8e:	430b      	orrs	r3, r1
 800aa90:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800aa94:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aa98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa9c:	f002 0310 	and.w	r3, r2, #16
 800aaa0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800aaaa:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800aaae:	460b      	mov	r3, r1
 800aab0:	4313      	orrs	r3, r2
 800aab2:	d00b      	beq.n	800aacc <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 800aab4:	4b98      	ldr	r3, [pc, #608]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800aab6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800aaba:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800aabe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aac2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aac4:	4a94      	ldr	r2, [pc, #592]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800aac6:	430b      	orrs	r3, r1
 800aac8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800aacc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aad4:	f002 0320 	and.w	r3, r2, #32
 800aad8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800aadc:	2300      	movs	r3, #0
 800aade:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800aae2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800aae6:	460b      	mov	r3, r1
 800aae8:	4313      	orrs	r3, r2
 800aaea:	d00b      	beq.n	800ab04 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800aaec:	4b8a      	ldr	r3, [pc, #552]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800aaee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800aaf2:	f023 0107 	bic.w	r1, r3, #7
 800aaf6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aafa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aafc:	4a86      	ldr	r2, [pc, #536]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800aafe:	430b      	orrs	r3, r1
 800ab00:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ab04:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ab08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab0c:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800ab10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ab14:	2300      	movs	r3, #0
 800ab16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ab1a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800ab1e:	460b      	mov	r3, r1
 800ab20:	4313      	orrs	r3, r2
 800ab22:	d00b      	beq.n	800ab3c <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800ab24:	4b7c      	ldr	r3, [pc, #496]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ab26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ab2a:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800ab2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ab32:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ab34:	4a78      	ldr	r2, [pc, #480]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ab36:	430b      	orrs	r3, r1
 800ab38:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ab3c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ab40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab44:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800ab48:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ab52:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ab56:	460b      	mov	r3, r1
 800ab58:	4313      	orrs	r3, r2
 800ab5a:	d00b      	beq.n	800ab74 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800ab5c:	4b6e      	ldr	r3, [pc, #440]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ab5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ab62:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ab66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ab6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab6c:	4a6a      	ldr	r2, [pc, #424]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ab6e:	430b      	orrs	r3, r1
 800ab70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800ab74:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ab78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab7c:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 800ab80:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ab84:	2300      	movs	r3, #0
 800ab86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ab8a:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800ab8e:	460b      	mov	r3, r1
 800ab90:	4313      	orrs	r3, r2
 800ab92:	d00b      	beq.n	800abac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800ab94:	4b60      	ldr	r3, [pc, #384]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ab96:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ab9a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800ab9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aba2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aba4:	4a5c      	ldr	r2, [pc, #368]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800aba6:	430b      	orrs	r3, r1
 800aba8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800abac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800abb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abb4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800abb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800abbc:	2300      	movs	r3, #0
 800abbe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800abc2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800abc6:	460b      	mov	r3, r1
 800abc8:	4313      	orrs	r3, r2
 800abca:	d00b      	beq.n	800abe4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 800abcc:	4b52      	ldr	r3, [pc, #328]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800abce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800abd2:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 800abd6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800abda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800abdc:	4a4e      	ldr	r2, [pc, #312]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800abde:	430b      	orrs	r3, r1
 800abe0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800abe4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800abe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abec:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 800abf0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800abf4:	2300      	movs	r3, #0
 800abf6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800abfa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800abfe:	460b      	mov	r3, r1
 800ac00:	4313      	orrs	r3, r2
 800ac02:	d00b      	beq.n	800ac1c <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800ac04:	4b44      	ldr	r3, [pc, #272]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ac06:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ac0a:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800ac0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ac12:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ac14:	4a40      	ldr	r2, [pc, #256]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ac16:	430b      	orrs	r3, r1
 800ac18:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800ac1c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ac20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac24:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800ac28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ac32:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800ac36:	460b      	mov	r3, r1
 800ac38:	4313      	orrs	r3, r2
 800ac3a:	d00b      	beq.n	800ac54 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800ac3c:	4b36      	ldr	r3, [pc, #216]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ac3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ac42:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800ac46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ac4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ac4c:	4a32      	ldr	r2, [pc, #200]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ac4e:	430b      	orrs	r3, r1
 800ac50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 800ac54:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ac58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac5c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800ac60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ac64:	2300      	movs	r3, #0
 800ac66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ac6a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800ac6e:	460b      	mov	r3, r1
 800ac70:	4313      	orrs	r3, r2
 800ac72:	d00c      	beq.n	800ac8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 800ac74:	4b28      	ldr	r3, [pc, #160]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ac76:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ac7a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ac7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ac82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac86:	4a24      	ldr	r2, [pc, #144]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800ac88:	430b      	orrs	r3, r1
 800ac8a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800ac8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ac92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac96:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800ac9a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aca0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800aca4:	460b      	mov	r3, r1
 800aca6:	4313      	orrs	r3, r2
 800aca8:	d04f      	beq.n	800ad4a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800acaa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800acae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acb2:	2b80      	cmp	r3, #128	@ 0x80
 800acb4:	d02d      	beq.n	800ad12 <HAL_RCCEx_PeriphCLKConfig+0x356>
 800acb6:	2b80      	cmp	r3, #128	@ 0x80
 800acb8:	d827      	bhi.n	800ad0a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800acba:	2b60      	cmp	r3, #96	@ 0x60
 800acbc:	d02e      	beq.n	800ad1c <HAL_RCCEx_PeriphCLKConfig+0x360>
 800acbe:	2b60      	cmp	r3, #96	@ 0x60
 800acc0:	d823      	bhi.n	800ad0a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800acc2:	2b40      	cmp	r3, #64	@ 0x40
 800acc4:	d006      	beq.n	800acd4 <HAL_RCCEx_PeriphCLKConfig+0x318>
 800acc6:	2b40      	cmp	r3, #64	@ 0x40
 800acc8:	d81f      	bhi.n	800ad0a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800acca:	2b00      	cmp	r3, #0
 800accc:	d009      	beq.n	800ace2 <HAL_RCCEx_PeriphCLKConfig+0x326>
 800acce:	2b20      	cmp	r3, #32
 800acd0:	d011      	beq.n	800acf6 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800acd2:	e01a      	b.n	800ad0a <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800acd4:	4b10      	ldr	r3, [pc, #64]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800acd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acd8:	4a0f      	ldr	r2, [pc, #60]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800acda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800acde:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 800ace0:	e01d      	b.n	800ad1e <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800ace2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ace6:	3308      	adds	r3, #8
 800ace8:	4618      	mov	r0, r3
 800acea:	f002 fa17 	bl	800d11c <RCCEx_PLL2_Config>
 800acee:	4603      	mov	r3, r0
 800acf0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 800acf4:	e013      	b.n	800ad1e <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800acf6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800acfa:	332c      	adds	r3, #44	@ 0x2c
 800acfc:	4618      	mov	r0, r3
 800acfe:	f002 faa5 	bl	800d24c <RCCEx_PLL3_Config>
 800ad02:	4603      	mov	r3, r0
 800ad04:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 800ad08:	e009      	b.n	800ad1e <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ad0a:	2301      	movs	r3, #1
 800ad0c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800ad10:	e005      	b.n	800ad1e <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 800ad12:	bf00      	nop
 800ad14:	e003      	b.n	800ad1e <HAL_RCCEx_PeriphCLKConfig+0x362>
 800ad16:	bf00      	nop
 800ad18:	46020c00 	.word	0x46020c00
        break;
 800ad1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad1e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d10d      	bne.n	800ad42 <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 800ad26:	4bb6      	ldr	r3, [pc, #728]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800ad28:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ad2c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 800ad30:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ad34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad38:	4ab1      	ldr	r2, [pc, #708]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800ad3a:	430b      	orrs	r3, r1
 800ad3c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800ad40:	e003      	b.n	800ad4a <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad42:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800ad46:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800ad4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ad4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad52:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800ad56:	673b      	str	r3, [r7, #112]	@ 0x70
 800ad58:	2300      	movs	r3, #0
 800ad5a:	677b      	str	r3, [r7, #116]	@ 0x74
 800ad5c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800ad60:	460b      	mov	r3, r1
 800ad62:	4313      	orrs	r3, r2
 800ad64:	d053      	beq.n	800ae0e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800ad66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ad6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ad6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ad72:	d033      	beq.n	800addc <HAL_RCCEx_PeriphCLKConfig+0x420>
 800ad74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ad78:	d82c      	bhi.n	800add4 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800ad7a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ad7e:	d02f      	beq.n	800ade0 <HAL_RCCEx_PeriphCLKConfig+0x424>
 800ad80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ad84:	d826      	bhi.n	800add4 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800ad86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad8a:	d008      	beq.n	800ad9e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 800ad8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad90:	d820      	bhi.n	800add4 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d00a      	beq.n	800adac <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 800ad96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad9a:	d011      	beq.n	800adc0 <HAL_RCCEx_PeriphCLKConfig+0x404>
 800ad9c:	e01a      	b.n	800add4 <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800ad9e:	4b98      	ldr	r3, [pc, #608]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800ada0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ada2:	4a97      	ldr	r2, [pc, #604]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800ada4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ada8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800adaa:	e01a      	b.n	800ade2 <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800adac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800adb0:	3308      	adds	r3, #8
 800adb2:	4618      	mov	r0, r3
 800adb4:	f002 f9b2 	bl	800d11c <RCCEx_PLL2_Config>
 800adb8:	4603      	mov	r3, r0
 800adba:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 800adbe:	e010      	b.n	800ade2 <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800adc0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800adc4:	332c      	adds	r3, #44	@ 0x2c
 800adc6:	4618      	mov	r0, r3
 800adc8:	f002 fa40 	bl	800d24c <RCCEx_PLL3_Config>
 800adcc:	4603      	mov	r3, r0
 800adce:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 800add2:	e006      	b.n	800ade2 <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800add4:	2301      	movs	r3, #1
 800add6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800adda:	e002      	b.n	800ade2 <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 800addc:	bf00      	nop
 800adde:	e000      	b.n	800ade2 <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 800ade0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ade2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d10d      	bne.n	800ae06 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800adea:	4b85      	ldr	r3, [pc, #532]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800adec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800adf0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800adf4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800adf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800adfc:	4a80      	ldr	r2, [pc, #512]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800adfe:	430b      	orrs	r3, r1
 800ae00:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800ae04:	e003      	b.n	800ae0e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae06:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800ae0a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800ae0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ae12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae16:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800ae1a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ae20:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800ae24:	460b      	mov	r3, r1
 800ae26:	4313      	orrs	r3, r2
 800ae28:	d046      	beq.n	800aeb8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800ae2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ae2e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800ae32:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800ae36:	d028      	beq.n	800ae8a <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800ae38:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800ae3c:	d821      	bhi.n	800ae82 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800ae3e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ae42:	d022      	beq.n	800ae8a <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800ae44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ae48:	d81b      	bhi.n	800ae82 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800ae4a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ae4e:	d01c      	beq.n	800ae8a <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800ae50:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ae54:	d815      	bhi.n	800ae82 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800ae56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae5a:	d008      	beq.n	800ae6e <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 800ae5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae60:	d80f      	bhi.n	800ae82 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d011      	beq.n	800ae8a <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800ae66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ae6a:	d00e      	beq.n	800ae8a <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800ae6c:	e009      	b.n	800ae82 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800ae6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ae72:	3308      	adds	r3, #8
 800ae74:	4618      	mov	r0, r3
 800ae76:	f002 f951 	bl	800d11c <RCCEx_PLL2_Config>
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800ae80:	e004      	b.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800ae82:	2301      	movs	r3, #1
 800ae84:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800ae88:	e000      	b.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 800ae8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae8c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d10d      	bne.n	800aeb0 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 800ae94:	4b5a      	ldr	r3, [pc, #360]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800ae96:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ae9a:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800ae9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aea2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800aea6:	4a56      	ldr	r2, [pc, #344]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800aea8:	430b      	orrs	r3, r1
 800aeaa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800aeae:	e003      	b.n	800aeb8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aeb0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800aeb4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800aeb8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aec0:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800aec4:	663b      	str	r3, [r7, #96]	@ 0x60
 800aec6:	2300      	movs	r3, #0
 800aec8:	667b      	str	r3, [r7, #100]	@ 0x64
 800aeca:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800aece:	460b      	mov	r3, r1
 800aed0:	4313      	orrs	r3, r2
 800aed2:	d03f      	beq.n	800af54 <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 800aed4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aedc:	2b04      	cmp	r3, #4
 800aede:	d81e      	bhi.n	800af1e <HAL_RCCEx_PeriphCLKConfig+0x562>
 800aee0:	a201      	add	r2, pc, #4	@ (adr r2, 800aee8 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 800aee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aee6:	bf00      	nop
 800aee8:	0800af27 	.word	0x0800af27
 800aeec:	0800aefd 	.word	0x0800aefd
 800aef0:	0800af0b 	.word	0x0800af0b
 800aef4:	0800af27 	.word	0x0800af27
 800aef8:	0800af27 	.word	0x0800af27
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800aefc:	4b40      	ldr	r3, [pc, #256]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800aefe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af00:	4a3f      	ldr	r2, [pc, #252]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800af02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800af06:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800af08:	e00e      	b.n	800af28 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800af0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800af0e:	332c      	adds	r3, #44	@ 0x2c
 800af10:	4618      	mov	r0, r3
 800af12:	f002 f99b 	bl	800d24c <RCCEx_PLL3_Config>
 800af16:	4603      	mov	r3, r0
 800af18:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800af1c:	e004      	b.n	800af28 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800af1e:	2301      	movs	r3, #1
 800af20:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800af24:	e000      	b.n	800af28 <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 800af26:	bf00      	nop
    }
    if (ret == HAL_OK)
 800af28:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d10d      	bne.n	800af4c <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 800af30:	4b33      	ldr	r3, [pc, #204]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800af32:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800af36:	f023 0107 	bic.w	r1, r3, #7
 800af3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800af3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af42:	4a2f      	ldr	r2, [pc, #188]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800af44:	430b      	orrs	r3, r1
 800af46:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800af4a:	e003      	b.n	800af54 <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af4c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800af50:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 800af54:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800af58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af5c:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800af60:	65bb      	str	r3, [r7, #88]	@ 0x58
 800af62:	2300      	movs	r3, #0
 800af64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800af66:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800af6a:	460b      	mov	r3, r1
 800af6c:	4313      	orrs	r3, r2
 800af6e:	d04d      	beq.n	800b00c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 800af70:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800af74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800af78:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800af7c:	d028      	beq.n	800afd0 <HAL_RCCEx_PeriphCLKConfig+0x614>
 800af7e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800af82:	d821      	bhi.n	800afc8 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 800af84:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800af88:	d024      	beq.n	800afd4 <HAL_RCCEx_PeriphCLKConfig+0x618>
 800af8a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800af8e:	d81b      	bhi.n	800afc8 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 800af90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af94:	d00e      	beq.n	800afb4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 800af96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af9a:	d815      	bhi.n	800afc8 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d01b      	beq.n	800afd8 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 800afa0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800afa4:	d110      	bne.n	800afc8 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800afa6:	4b16      	ldr	r3, [pc, #88]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800afa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afaa:	4a15      	ldr	r2, [pc, #84]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800afac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800afb0:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800afb2:	e012      	b.n	800afda <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800afb4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800afb8:	332c      	adds	r3, #44	@ 0x2c
 800afba:	4618      	mov	r0, r3
 800afbc:	f002 f946 	bl	800d24c <RCCEx_PLL3_Config>
 800afc0:	4603      	mov	r3, r0
 800afc2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800afc6:	e008      	b.n	800afda <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800afc8:	2301      	movs	r3, #1
 800afca:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800afce:	e004      	b.n	800afda <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 800afd0:	bf00      	nop
 800afd2:	e002      	b.n	800afda <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 800afd4:	bf00      	nop
 800afd6:	e000      	b.n	800afda <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 800afd8:	bf00      	nop
    }
    if (ret == HAL_OK)
 800afda:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d110      	bne.n	800b004 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 800afe2:	4b07      	ldr	r3, [pc, #28]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800afe4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800afe8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800afec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aff0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aff4:	4a02      	ldr	r2, [pc, #8]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800aff6:	430b      	orrs	r3, r1
 800aff8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800affc:	e006      	b.n	800b00c <HAL_RCCEx_PeriphCLKConfig+0x650>
 800affe:	bf00      	nop
 800b000:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b004:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800b008:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b00c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b010:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b014:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800b018:	653b      	str	r3, [r7, #80]	@ 0x50
 800b01a:	2300      	movs	r3, #0
 800b01c:	657b      	str	r3, [r7, #84]	@ 0x54
 800b01e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800b022:	460b      	mov	r3, r1
 800b024:	4313      	orrs	r3, r2
 800b026:	f000 80b5 	beq.w	800b194 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b02a:	2300      	movs	r3, #0
 800b02c:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b030:	4b9d      	ldr	r3, [pc, #628]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b032:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b036:	f003 0304 	and.w	r3, r3, #4
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d113      	bne.n	800b066 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b03e:	4b9a      	ldr	r3, [pc, #616]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b040:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b044:	4a98      	ldr	r2, [pc, #608]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b046:	f043 0304 	orr.w	r3, r3, #4
 800b04a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800b04e:	4b96      	ldr	r3, [pc, #600]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b050:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b054:	f003 0304 	and.w	r3, r3, #4
 800b058:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b05c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
      pwrclkchanged = SET;
 800b060:	2301      	movs	r3, #1
 800b062:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800b066:	4b91      	ldr	r3, [pc, #580]	@ (800b2ac <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 800b068:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b06a:	4a90      	ldr	r2, [pc, #576]	@ (800b2ac <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 800b06c:	f043 0301 	orr.w	r3, r3, #1
 800b070:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b072:	f7fb f94f 	bl	8006314 <HAL_GetTick>
 800b076:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800b07a:	e00b      	b.n	800b094 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b07c:	f7fb f94a 	bl	8006314 <HAL_GetTick>
 800b080:	4602      	mov	r2, r0
 800b082:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b086:	1ad3      	subs	r3, r2, r3
 800b088:	2b02      	cmp	r3, #2
 800b08a:	d903      	bls.n	800b094 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 800b08c:	2303      	movs	r3, #3
 800b08e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800b092:	e005      	b.n	800b0a0 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800b094:	4b85      	ldr	r3, [pc, #532]	@ (800b2ac <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 800b096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b098:	f003 0301 	and.w	r3, r3, #1
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d0ed      	beq.n	800b07c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 800b0a0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d165      	bne.n	800b174 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b0a8:	4b7f      	ldr	r3, [pc, #508]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b0aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b0ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b0b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800b0b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d023      	beq.n	800b106 <HAL_RCCEx_PeriphCLKConfig+0x74a>
 800b0be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b0c2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800b0c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b0ca:	4293      	cmp	r3, r2
 800b0cc:	d01b      	beq.n	800b106 <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b0ce:	4b76      	ldr	r3, [pc, #472]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b0d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b0d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b0d8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b0dc:	4b72      	ldr	r3, [pc, #456]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b0de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b0e2:	4a71      	ldr	r2, [pc, #452]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b0e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b0e8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b0ec:	4b6e      	ldr	r3, [pc, #440]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b0ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b0f2:	4a6d      	ldr	r2, [pc, #436]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b0f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b0f8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b0fc:	4a6a      	ldr	r2, [pc, #424]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b0fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b102:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b106:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b10a:	f003 0301 	and.w	r3, r3, #1
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d019      	beq.n	800b146 <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b112:	f7fb f8ff 	bl	8006314 <HAL_GetTick>
 800b116:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b11a:	e00d      	b.n	800b138 <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b11c:	f7fb f8fa 	bl	8006314 <HAL_GetTick>
 800b120:	4602      	mov	r2, r0
 800b122:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b126:	1ad2      	subs	r2, r2, r3
 800b128:	f241 3388 	movw	r3, #5000	@ 0x1388
 800b12c:	429a      	cmp	r2, r3
 800b12e:	d903      	bls.n	800b138 <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 800b130:	2303      	movs	r3, #3
 800b132:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 800b136:	e006      	b.n	800b146 <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b138:	4b5b      	ldr	r3, [pc, #364]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b13a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b13e:	f003 0302 	and.w	r3, r3, #2
 800b142:	2b00      	cmp	r3, #0
 800b144:	d0ea      	beq.n	800b11c <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 800b146:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d10d      	bne.n	800b16a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800b14e:	4b56      	ldr	r3, [pc, #344]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b150:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b154:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b158:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b15c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b160:	4a51      	ldr	r2, [pc, #324]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b162:	430b      	orrs	r3, r1
 800b164:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b168:	e008      	b.n	800b17c <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b16a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800b16e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 800b172:	e003      	b.n	800b17c <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b174:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800b178:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b17c:	f897 30e1 	ldrb.w	r3, [r7, #225]	@ 0xe1
 800b180:	2b01      	cmp	r3, #1
 800b182:	d107      	bne.n	800b194 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b184:	4b48      	ldr	r3, [pc, #288]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b186:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b18a:	4a47      	ldr	r2, [pc, #284]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b18c:	f023 0304 	bic.w	r3, r3, #4
 800b190:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 800b194:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b19c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800b1a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b1a6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800b1aa:	460b      	mov	r3, r1
 800b1ac:	4313      	orrs	r3, r2
 800b1ae:	d042      	beq.n	800b236 <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 800b1b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b1b4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b1b8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b1bc:	d022      	beq.n	800b204 <HAL_RCCEx_PeriphCLKConfig+0x848>
 800b1be:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b1c2:	d81b      	bhi.n	800b1fc <HAL_RCCEx_PeriphCLKConfig+0x840>
 800b1c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b1c8:	d011      	beq.n	800b1ee <HAL_RCCEx_PeriphCLKConfig+0x832>
 800b1ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b1ce:	d815      	bhi.n	800b1fc <HAL_RCCEx_PeriphCLKConfig+0x840>
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d019      	beq.n	800b208 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 800b1d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b1d8:	d110      	bne.n	800b1fc <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b1da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b1de:	3308      	adds	r3, #8
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	f001 ff9b 	bl	800d11c <RCCEx_PLL2_Config>
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800b1ec:	e00d      	b.n	800b20a <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b1ee:	4b2e      	ldr	r3, [pc, #184]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b1f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1f2:	4a2d      	ldr	r2, [pc, #180]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b1f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b1f8:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800b1fa:	e006      	b.n	800b20a <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800b1fc:	2301      	movs	r3, #1
 800b1fe:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800b202:	e002      	b.n	800b20a <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 800b204:	bf00      	nop
 800b206:	e000      	b.n	800b20a <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 800b208:	bf00      	nop
    }
    if (ret == HAL_OK)
 800b20a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d10d      	bne.n	800b22e <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 800b212:	4b25      	ldr	r3, [pc, #148]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b214:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b218:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800b21c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b220:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b224:	4a20      	ldr	r2, [pc, #128]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b226:	430b      	orrs	r3, r1
 800b228:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b22c:	e003      	b.n	800b236 <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b22e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800b232:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b236:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b23a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b23e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800b242:	643b      	str	r3, [r7, #64]	@ 0x40
 800b244:	2300      	movs	r3, #0
 800b246:	647b      	str	r3, [r7, #68]	@ 0x44
 800b248:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800b24c:	460b      	mov	r3, r1
 800b24e:	4313      	orrs	r3, r2
 800b250:	d032      	beq.n	800b2b8 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800b252:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b256:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b25a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b25e:	d00b      	beq.n	800b278 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 800b260:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b264:	d804      	bhi.n	800b270 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 800b266:	2b00      	cmp	r3, #0
 800b268:	d008      	beq.n	800b27c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 800b26a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b26e:	d007      	beq.n	800b280 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 800b270:	2301      	movs	r3, #1
 800b272:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800b276:	e004      	b.n	800b282 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 800b278:	bf00      	nop
 800b27a:	e002      	b.n	800b282 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 800b27c:	bf00      	nop
 800b27e:	e000      	b.n	800b282 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 800b280:	bf00      	nop
    }
    if (ret == HAL_OK)
 800b282:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800b286:	2b00      	cmp	r3, #0
 800b288:	d112      	bne.n	800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800b28a:	4b07      	ldr	r3, [pc, #28]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b28c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b290:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b294:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b298:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b29c:	4a02      	ldr	r2, [pc, #8]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800b29e:	430b      	orrs	r3, r1
 800b2a0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800b2a4:	e008      	b.n	800b2b8 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 800b2a6:	bf00      	nop
 800b2a8:	46020c00 	.word	0x46020c00
 800b2ac:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2b0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800b2b4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 800b2b8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2c0:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800b2c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b2ca:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800b2ce:	460b      	mov	r3, r1
 800b2d0:	4313      	orrs	r3, r2
 800b2d2:	d00c      	beq.n	800b2ee <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 800b2d4:	4b98      	ldr	r3, [pc, #608]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b2d6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b2da:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 800b2de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b2e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b2e6:	4a94      	ldr	r2, [pc, #592]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b2e8:	430b      	orrs	r3, r1
 800b2ea:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 800b2ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b2f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800b2fa:	633b      	str	r3, [r7, #48]	@ 0x30
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800b300:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800b304:	460b      	mov	r3, r1
 800b306:	4313      	orrs	r3, r2
 800b308:	d019      	beq.n	800b33e <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 800b30a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b30e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b312:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b316:	d105      	bne.n	800b324 <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800b318:	4b87      	ldr	r3, [pc, #540]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b31a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b31c:	4a86      	ldr	r2, [pc, #536]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b31e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b322:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 800b324:	4b84      	ldr	r3, [pc, #528]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b326:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b32a:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800b32e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b332:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b336:	4a80      	ldr	r2, [pc, #512]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b338:	430b      	orrs	r3, r1
 800b33a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800b33e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b342:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b346:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800b34a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b34c:	2300      	movs	r3, #0
 800b34e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b350:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800b354:	460b      	mov	r3, r1
 800b356:	4313      	orrs	r3, r2
 800b358:	d00c      	beq.n	800b374 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800b35a:	4b77      	ldr	r3, [pc, #476]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b35c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b360:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b364:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b368:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b36c:	4972      	ldr	r1, [pc, #456]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b36e:	4313      	orrs	r3, r2
 800b370:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800b374:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b37c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800b380:	623b      	str	r3, [r7, #32]
 800b382:	2300      	movs	r3, #0
 800b384:	627b      	str	r3, [r7, #36]	@ 0x24
 800b386:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800b38a:	460b      	mov	r3, r1
 800b38c:	4313      	orrs	r3, r2
 800b38e:	d00c      	beq.n	800b3aa <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800b390:	4b69      	ldr	r3, [pc, #420]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b392:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b396:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b39a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b39e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800b3a2:	4965      	ldr	r1, [pc, #404]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b3a4:	4313      	orrs	r3, r2
 800b3a6:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 800b3aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b3ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3b2:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800b3b6:	61bb      	str	r3, [r7, #24]
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	61fb      	str	r3, [r7, #28]
 800b3bc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800b3c0:	460b      	mov	r3, r1
 800b3c2:	4313      	orrs	r3, r2
 800b3c4:	d00c      	beq.n	800b3e0 <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800b3c6:	4b5c      	ldr	r3, [pc, #368]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b3c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b3cc:	f023 0218 	bic.w	r2, r3, #24
 800b3d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b3d4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800b3d8:	4957      	ldr	r1, [pc, #348]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b3da:	4313      	orrs	r3, r2
 800b3dc:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800b3e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3e8:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800b3ec:	613b      	str	r3, [r7, #16]
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	617b      	str	r3, [r7, #20]
 800b3f2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800b3f6:	460b      	mov	r3, r1
 800b3f8:	4313      	orrs	r3, r2
 800b3fa:	d032      	beq.n	800b462 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 800b3fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b400:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b404:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b408:	d105      	bne.n	800b416 <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b40a:	4b4b      	ldr	r3, [pc, #300]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b40c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b40e:	4a4a      	ldr	r2, [pc, #296]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b410:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b414:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 800b416:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b41a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b41e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b422:	d108      	bne.n	800b436 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b424:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b428:	3308      	adds	r3, #8
 800b42a:	4618      	mov	r0, r3
 800b42c:	f001 fe76 	bl	800d11c <RCCEx_PLL2_Config>
 800b430:	4603      	mov	r3, r0
 800b432:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
    }
    if (ret == HAL_OK)
 800b436:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d10d      	bne.n	800b45a <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800b43e:	4b3e      	ldr	r3, [pc, #248]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b440:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b444:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b448:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b44c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b450:	4939      	ldr	r1, [pc, #228]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b452:	4313      	orrs	r3, r2
 800b454:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800b458:	e003      	b.n	800b462 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b45a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800b45e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 800b462:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b46a:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 800b46e:	60bb      	str	r3, [r7, #8]
 800b470:	2300      	movs	r3, #0
 800b472:	60fb      	str	r3, [r7, #12]
 800b474:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800b478:	460b      	mov	r3, r1
 800b47a:	4313      	orrs	r3, r2
 800b47c:	d03a      	beq.n	800b4f4 <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 800b47e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b482:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b486:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b48a:	d00e      	beq.n	800b4aa <HAL_RCCEx_PeriphCLKConfig+0xaee>
 800b48c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b490:	d815      	bhi.n	800b4be <HAL_RCCEx_PeriphCLKConfig+0xb02>
 800b492:	2b00      	cmp	r3, #0
 800b494:	d017      	beq.n	800b4c6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 800b496:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b49a:	d110      	bne.n	800b4be <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b49c:	4b26      	ldr	r3, [pc, #152]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b49e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4a0:	4a25      	ldr	r2, [pc, #148]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b4a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b4a6:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800b4a8:	e00e      	b.n	800b4c8 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b4aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b4ae:	3308      	adds	r3, #8
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	f001 fe33 	bl	800d11c <RCCEx_PLL2_Config>
 800b4b6:	4603      	mov	r3, r0
 800b4b8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800b4bc:	e004      	b.n	800b4c8 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 800b4be:	2301      	movs	r3, #1
 800b4c0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800b4c4:	e000      	b.n	800b4c8 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 800b4c6:	bf00      	nop
    }
    if (ret == HAL_OK)
 800b4c8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d10d      	bne.n	800b4ec <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 800b4d0:	4b19      	ldr	r3, [pc, #100]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b4d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b4d6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b4da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b4de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b4e2:	4915      	ldr	r1, [pc, #84]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b4e4:	4313      	orrs	r3, r2
 800b4e6:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800b4ea:	e003      	b.n	800b4f4 <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4ec:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800b4f0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 800b4f4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b4f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4fc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800b500:	603b      	str	r3, [r7, #0]
 800b502:	2300      	movs	r3, #0
 800b504:	607b      	str	r3, [r7, #4]
 800b506:	e9d7 1200 	ldrd	r1, r2, [r7]
 800b50a:	460b      	mov	r3, r1
 800b50c:	4313      	orrs	r3, r2
 800b50e:	d00c      	beq.n	800b52a <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 800b510:	4b09      	ldr	r3, [pc, #36]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b512:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b516:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800b51a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b51e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b522:	4905      	ldr	r1, [pc, #20]	@ (800b538 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800b524:	4313      	orrs	r3, r2
 800b526:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 800b52a:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 800b52e:	4618      	mov	r0, r3
 800b530:	37e8      	adds	r7, #232	@ 0xe8
 800b532:	46bd      	mov	sp, r7
 800b534:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b538:	46020c00 	.word	0x46020c00

0800b53c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b53c:	b480      	push	{r7}
 800b53e:	b089      	sub	sp, #36	@ 0x24
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800b544:	4ba6      	ldr	r3, [pc, #664]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b546:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b548:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b54c:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800b54e:	4ba4      	ldr	r3, [pc, #656]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b552:	f003 0303 	and.w	r3, r3, #3
 800b556:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800b558:	4ba1      	ldr	r3, [pc, #644]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b55a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b55c:	0a1b      	lsrs	r3, r3, #8
 800b55e:	f003 030f 	and.w	r3, r3, #15
 800b562:	3301      	adds	r3, #1
 800b564:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800b566:	4b9e      	ldr	r3, [pc, #632]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b56a:	091b      	lsrs	r3, r3, #4
 800b56c:	f003 0301 	and.w	r3, r3, #1
 800b570:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800b572:	4b9b      	ldr	r3, [pc, #620]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b576:	08db      	lsrs	r3, r3, #3
 800b578:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b57c:	68fa      	ldr	r2, [r7, #12]
 800b57e:	fb02 f303 	mul.w	r3, r2, r3
 800b582:	ee07 3a90 	vmov	s15, r3
 800b586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b58a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 800b58e:	697b      	ldr	r3, [r7, #20]
 800b590:	2b03      	cmp	r3, #3
 800b592:	d062      	beq.n	800b65a <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 800b594:	697b      	ldr	r3, [r7, #20]
 800b596:	2b03      	cmp	r3, #3
 800b598:	f200 8081 	bhi.w	800b69e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 800b59c:	697b      	ldr	r3, [r7, #20]
 800b59e:	2b01      	cmp	r3, #1
 800b5a0:	d024      	beq.n	800b5ec <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 800b5a2:	697b      	ldr	r3, [r7, #20]
 800b5a4:	2b02      	cmp	r3, #2
 800b5a6:	d17a      	bne.n	800b69e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800b5a8:	693b      	ldr	r3, [r7, #16]
 800b5aa:	ee07 3a90 	vmov	s15, r3
 800b5ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5b2:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 800b7e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 800b5b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b5ba:	4b89      	ldr	r3, [pc, #548]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b5bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5c2:	ee07 3a90 	vmov	s15, r3
 800b5c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800b5ca:	ed97 6a02 	vldr	s12, [r7, #8]
 800b5ce:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800b7e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800b5d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800b5d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800b5da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b5de:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800b5e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5e6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b5ea:	e08f      	b.n	800b70c <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800b5ec:	4b7c      	ldr	r3, [pc, #496]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b5ee:	689b      	ldr	r3, [r3, #8]
 800b5f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d005      	beq.n	800b604 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 800b5f8:	4b79      	ldr	r3, [pc, #484]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b5fa:	689b      	ldr	r3, [r3, #8]
 800b5fc:	0f1b      	lsrs	r3, r3, #28
 800b5fe:	f003 030f 	and.w	r3, r3, #15
 800b602:	e006      	b.n	800b612 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 800b604:	4b76      	ldr	r3, [pc, #472]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b606:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b60a:	041b      	lsls	r3, r3, #16
 800b60c:	0f1b      	lsrs	r3, r3, #28
 800b60e:	f003 030f 	and.w	r3, r3, #15
 800b612:	4a76      	ldr	r2, [pc, #472]	@ (800b7ec <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 800b614:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b618:	ee07 3a90 	vmov	s15, r3
 800b61c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b620:	693b      	ldr	r3, [r7, #16]
 800b622:	ee07 3a90 	vmov	s15, r3
 800b626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b62a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b62e:	69bb      	ldr	r3, [r7, #24]
 800b630:	ee07 3a90 	vmov	s15, r3
 800b634:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b638:	ed97 6a02 	vldr	s12, [r7, #8]
 800b63c:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800b7e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800b640:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b644:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b648:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b64c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800b650:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b654:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b658:	e058      	b.n	800b70c <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800b65a:	693b      	ldr	r3, [r7, #16]
 800b65c:	ee07 3a90 	vmov	s15, r3
 800b660:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b664:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b7e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 800b668:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b66c:	4b5c      	ldr	r3, [pc, #368]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b66e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b670:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b674:	ee07 3a90 	vmov	s15, r3
 800b678:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800b67c:	ed97 6a02 	vldr	s12, [r7, #8]
 800b680:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800b7e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800b684:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800b688:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800b68c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b690:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800b694:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b698:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b69c:	e036      	b.n	800b70c <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800b69e:	4b50      	ldr	r3, [pc, #320]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b6a0:	689b      	ldr	r3, [r3, #8]
 800b6a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d005      	beq.n	800b6b6 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 800b6aa:	4b4d      	ldr	r3, [pc, #308]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b6ac:	689b      	ldr	r3, [r3, #8]
 800b6ae:	0f1b      	lsrs	r3, r3, #28
 800b6b0:	f003 030f 	and.w	r3, r3, #15
 800b6b4:	e006      	b.n	800b6c4 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 800b6b6:	4b4a      	ldr	r3, [pc, #296]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b6b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b6bc:	041b      	lsls	r3, r3, #16
 800b6be:	0f1b      	lsrs	r3, r3, #28
 800b6c0:	f003 030f 	and.w	r3, r3, #15
 800b6c4:	4a49      	ldr	r2, [pc, #292]	@ (800b7ec <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 800b6c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b6ca:	ee07 3a90 	vmov	s15, r3
 800b6ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6d2:	693b      	ldr	r3, [r7, #16]
 800b6d4:	ee07 3a90 	vmov	s15, r3
 800b6d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b6e0:	69bb      	ldr	r3, [r7, #24]
 800b6e2:	ee07 3a90 	vmov	s15, r3
 800b6e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6ea:	ed97 6a02 	vldr	s12, [r7, #8]
 800b6ee:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800b7e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800b6f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b6f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b6fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b6fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800b702:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b706:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b70a:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800b70c:	4b34      	ldr	r3, [pc, #208]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b70e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b710:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b714:	2b00      	cmp	r3, #0
 800b716:	d017      	beq.n	800b748 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800b718:	4b31      	ldr	r3, [pc, #196]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b71a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b71c:	0a5b      	lsrs	r3, r3, #9
 800b71e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b722:	ee07 3a90 	vmov	s15, r3
 800b726:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 800b72a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b72e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800b732:	edd7 6a07 	vldr	s13, [r7, #28]
 800b736:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b73a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b73e:	ee17 2a90 	vmov	r2, s15
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	601a      	str	r2, [r3, #0]
 800b746:	e002      	b.n	800b74e <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	2200      	movs	r2, #0
 800b74c:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800b74e:	4b24      	ldr	r3, [pc, #144]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b756:	2b00      	cmp	r3, #0
 800b758:	d017      	beq.n	800b78a <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800b75a:	4b21      	ldr	r3, [pc, #132]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b75c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b75e:	0c1b      	lsrs	r3, r3, #16
 800b760:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b764:	ee07 3a90 	vmov	s15, r3
 800b768:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 800b76c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b770:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800b774:	edd7 6a07 	vldr	s13, [r7, #28]
 800b778:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b77c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b780:	ee17 2a90 	vmov	r2, s15
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	605a      	str	r2, [r3, #4]
 800b788:	e002      	b.n	800b790 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	2200      	movs	r2, #0
 800b78e:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800b790:	4b13      	ldr	r3, [pc, #76]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b794:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d017      	beq.n	800b7cc <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800b79c:	4b10      	ldr	r3, [pc, #64]	@ (800b7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800b79e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7a0:	0e1b      	lsrs	r3, r3, #24
 800b7a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b7a6:	ee07 3a90 	vmov	s15, r3
 800b7aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 800b7ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b7b2:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800b7b6:	edd7 6a07 	vldr	s13, [r7, #28]
 800b7ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b7be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b7c2:	ee17 2a90 	vmov	r2, s15
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b7ca:	e002      	b.n	800b7d2 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	609a      	str	r2, [r3, #8]
}
 800b7d2:	bf00      	nop
 800b7d4:	3724      	adds	r7, #36	@ 0x24
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7dc:	4770      	bx	lr
 800b7de:	bf00      	nop
 800b7e0:	46020c00 	.word	0x46020c00
 800b7e4:	4b742400 	.word	0x4b742400
 800b7e8:	46000000 	.word	0x46000000
 800b7ec:	08018d5c 	.word	0x08018d5c

0800b7f0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800b7f0:	b480      	push	{r7}
 800b7f2:	b089      	sub	sp, #36	@ 0x24
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800b7f8:	4ba6      	ldr	r3, [pc, #664]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800b7fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b800:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800b802:	4ba4      	ldr	r3, [pc, #656]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800b804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b806:	f003 0303 	and.w	r3, r3, #3
 800b80a:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 800b80c:	4ba1      	ldr	r3, [pc, #644]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800b80e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b810:	0a1b      	lsrs	r3, r3, #8
 800b812:	f003 030f 	and.w	r3, r3, #15
 800b816:	3301      	adds	r3, #1
 800b818:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800b81a:	4b9e      	ldr	r3, [pc, #632]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800b81c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b81e:	091b      	lsrs	r3, r3, #4
 800b820:	f003 0301 	and.w	r3, r3, #1
 800b824:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800b826:	4b9b      	ldr	r3, [pc, #620]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800b828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b82a:	08db      	lsrs	r3, r3, #3
 800b82c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b830:	68fa      	ldr	r2, [r7, #12]
 800b832:	fb02 f303 	mul.w	r3, r2, r3
 800b836:	ee07 3a90 	vmov	s15, r3
 800b83a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b83e:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 800b842:	697b      	ldr	r3, [r7, #20]
 800b844:	2b03      	cmp	r3, #3
 800b846:	d062      	beq.n	800b90e <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 800b848:	697b      	ldr	r3, [r7, #20]
 800b84a:	2b03      	cmp	r3, #3
 800b84c:	f200 8081 	bhi.w	800b952 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 800b850:	697b      	ldr	r3, [r7, #20]
 800b852:	2b01      	cmp	r3, #1
 800b854:	d024      	beq.n	800b8a0 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 800b856:	697b      	ldr	r3, [r7, #20]
 800b858:	2b02      	cmp	r3, #2
 800b85a:	d17a      	bne.n	800b952 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800b85c:	693b      	ldr	r3, [r7, #16]
 800b85e:	ee07 3a90 	vmov	s15, r3
 800b862:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b866:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 800ba98 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 800b86a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b86e:	4b89      	ldr	r3, [pc, #548]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800b870:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b876:	ee07 3a90 	vmov	s15, r3
 800b87a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800b87e:	ed97 6a02 	vldr	s12, [r7, #8]
 800b882:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800ba9c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800b886:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800b88a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800b88e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b892:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800b896:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b89a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b89e:	e08f      	b.n	800b9c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800b8a0:	4b7c      	ldr	r3, [pc, #496]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800b8a2:	689b      	ldr	r3, [r3, #8]
 800b8a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d005      	beq.n	800b8b8 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800b8ac:	4b79      	ldr	r3, [pc, #484]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800b8ae:	689b      	ldr	r3, [r3, #8]
 800b8b0:	0f1b      	lsrs	r3, r3, #28
 800b8b2:	f003 030f 	and.w	r3, r3, #15
 800b8b6:	e006      	b.n	800b8c6 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 800b8b8:	4b76      	ldr	r3, [pc, #472]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800b8ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b8be:	041b      	lsls	r3, r3, #16
 800b8c0:	0f1b      	lsrs	r3, r3, #28
 800b8c2:	f003 030f 	and.w	r3, r3, #15
 800b8c6:	4a76      	ldr	r2, [pc, #472]	@ (800baa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 800b8c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b8cc:	ee07 3a90 	vmov	s15, r3
 800b8d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b8d4:	693b      	ldr	r3, [r7, #16]
 800b8d6:	ee07 3a90 	vmov	s15, r3
 800b8da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b8e2:	69bb      	ldr	r3, [r7, #24]
 800b8e4:	ee07 3a90 	vmov	s15, r3
 800b8e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b8ec:	ed97 6a02 	vldr	s12, [r7, #8]
 800b8f0:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800ba9c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800b8f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b8f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b8fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b900:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800b904:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b908:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b90c:	e058      	b.n	800b9c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800b90e:	693b      	ldr	r3, [r7, #16]
 800b910:	ee07 3a90 	vmov	s15, r3
 800b914:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b918:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ba98 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 800b91c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b920:	4b5c      	ldr	r3, [pc, #368]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800b922:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b924:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b928:	ee07 3a90 	vmov	s15, r3
 800b92c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800b930:	ed97 6a02 	vldr	s12, [r7, #8]
 800b934:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800ba9c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800b938:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800b93c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800b940:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b944:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800b948:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b94c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b950:	e036      	b.n	800b9c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800b952:	4b50      	ldr	r3, [pc, #320]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800b954:	689b      	ldr	r3, [r3, #8]
 800b956:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d005      	beq.n	800b96a <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 800b95e:	4b4d      	ldr	r3, [pc, #308]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800b960:	689b      	ldr	r3, [r3, #8]
 800b962:	0f1b      	lsrs	r3, r3, #28
 800b964:	f003 030f 	and.w	r3, r3, #15
 800b968:	e006      	b.n	800b978 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 800b96a:	4b4a      	ldr	r3, [pc, #296]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800b96c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b970:	041b      	lsls	r3, r3, #16
 800b972:	0f1b      	lsrs	r3, r3, #28
 800b974:	f003 030f 	and.w	r3, r3, #15
 800b978:	4a49      	ldr	r2, [pc, #292]	@ (800baa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 800b97a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b97e:	ee07 3a90 	vmov	s15, r3
 800b982:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b986:	693b      	ldr	r3, [r7, #16]
 800b988:	ee07 3a90 	vmov	s15, r3
 800b98c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b990:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b994:	69bb      	ldr	r3, [r7, #24]
 800b996:	ee07 3a90 	vmov	s15, r3
 800b99a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b99e:	ed97 6a02 	vldr	s12, [r7, #8]
 800b9a2:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800ba9c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800b9a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b9aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b9ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b9b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800b9b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b9ba:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b9be:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800b9c0:	4b34      	ldr	r3, [pc, #208]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800b9c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d017      	beq.n	800b9fc <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800b9cc:	4b31      	ldr	r3, [pc, #196]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800b9ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b9d0:	0a5b      	lsrs	r3, r3, #9
 800b9d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b9d6:	ee07 3a90 	vmov	s15, r3
 800b9da:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 800b9de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b9e2:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800b9e6:	edd7 6a07 	vldr	s13, [r7, #28]
 800b9ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b9ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b9f2:	ee17 2a90 	vmov	r2, s15
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	601a      	str	r2, [r3, #0]
 800b9fa:	e002      	b.n	800ba02 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	2200      	movs	r2, #0
 800ba00:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800ba02:	4b24      	ldr	r3, [pc, #144]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800ba04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d017      	beq.n	800ba3e <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800ba0e:	4b21      	ldr	r3, [pc, #132]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800ba10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba12:	0c1b      	lsrs	r3, r3, #16
 800ba14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ba18:	ee07 3a90 	vmov	s15, r3
 800ba1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 800ba20:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ba24:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800ba28:	edd7 6a07 	vldr	s13, [r7, #28]
 800ba2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ba30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ba34:	ee17 2a90 	vmov	r2, s15
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	605a      	str	r2, [r3, #4]
 800ba3c:	e002      	b.n	800ba44 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2200      	movs	r2, #0
 800ba42:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800ba44:	4b13      	ldr	r3, [pc, #76]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800ba46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba48:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d017      	beq.n	800ba80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800ba50:	4b10      	ldr	r3, [pc, #64]	@ (800ba94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800ba52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba54:	0e1b      	lsrs	r3, r3, #24
 800ba56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ba5a:	ee07 3a90 	vmov	s15, r3
 800ba5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 800ba62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ba66:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800ba6a:	edd7 6a07 	vldr	s13, [r7, #28]
 800ba6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ba72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ba76:	ee17 2a90 	vmov	r2, s15
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800ba7e:	e002      	b.n	800ba86 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	2200      	movs	r2, #0
 800ba84:	609a      	str	r2, [r3, #8]
}
 800ba86:	bf00      	nop
 800ba88:	3724      	adds	r7, #36	@ 0x24
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba90:	4770      	bx	lr
 800ba92:	bf00      	nop
 800ba94:	46020c00 	.word	0x46020c00
 800ba98:	4b742400 	.word	0x4b742400
 800ba9c:	46000000 	.word	0x46000000
 800baa0:	08018d5c 	.word	0x08018d5c

0800baa4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800baa4:	b480      	push	{r7}
 800baa6:	b089      	sub	sp, #36	@ 0x24
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800baac:	4ba6      	ldr	r3, [pc, #664]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800baae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bab0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bab4:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800bab6:	4ba4      	ldr	r3, [pc, #656]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800bab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800baba:	f003 0303 	and.w	r3, r3, #3
 800babe:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 800bac0:	4ba1      	ldr	r3, [pc, #644]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800bac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bac4:	0a1b      	lsrs	r3, r3, #8
 800bac6:	f003 030f 	and.w	r3, r3, #15
 800baca:	3301      	adds	r3, #1
 800bacc:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800bace:	4b9e      	ldr	r3, [pc, #632]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800bad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bad2:	091b      	lsrs	r3, r3, #4
 800bad4:	f003 0301 	and.w	r3, r3, #1
 800bad8:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800bada:	4b9b      	ldr	r3, [pc, #620]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800badc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bade:	08db      	lsrs	r3, r3, #3
 800bae0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bae4:	68fa      	ldr	r2, [r7, #12]
 800bae6:	fb02 f303 	mul.w	r3, r2, r3
 800baea:	ee07 3a90 	vmov	s15, r3
 800baee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800baf2:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 800baf6:	697b      	ldr	r3, [r7, #20]
 800baf8:	2b03      	cmp	r3, #3
 800bafa:	d062      	beq.n	800bbc2 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 800bafc:	697b      	ldr	r3, [r7, #20]
 800bafe:	2b03      	cmp	r3, #3
 800bb00:	f200 8081 	bhi.w	800bc06 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 800bb04:	697b      	ldr	r3, [r7, #20]
 800bb06:	2b01      	cmp	r3, #1
 800bb08:	d024      	beq.n	800bb54 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 800bb0a:	697b      	ldr	r3, [r7, #20]
 800bb0c:	2b02      	cmp	r3, #2
 800bb0e:	d17a      	bne.n	800bc06 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800bb10:	693b      	ldr	r3, [r7, #16]
 800bb12:	ee07 3a90 	vmov	s15, r3
 800bb16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb1a:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 800bd4c <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 800bb1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bb22:	4b89      	ldr	r3, [pc, #548]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800bb24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb2a:	ee07 3a90 	vmov	s15, r3
 800bb2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800bb32:	ed97 6a02 	vldr	s12, [r7, #8]
 800bb36:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800bd50 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800bb3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800bb3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800bb42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bb46:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800bb4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bb4e:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 800bb52:	e08f      	b.n	800bc74 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800bb54:	4b7c      	ldr	r3, [pc, #496]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800bb56:	689b      	ldr	r3, [r3, #8]
 800bb58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d005      	beq.n	800bb6c <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 800bb60:	4b79      	ldr	r3, [pc, #484]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800bb62:	689b      	ldr	r3, [r3, #8]
 800bb64:	0f1b      	lsrs	r3, r3, #28
 800bb66:	f003 030f 	and.w	r3, r3, #15
 800bb6a:	e006      	b.n	800bb7a <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 800bb6c:	4b76      	ldr	r3, [pc, #472]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800bb6e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800bb72:	041b      	lsls	r3, r3, #16
 800bb74:	0f1b      	lsrs	r3, r3, #28
 800bb76:	f003 030f 	and.w	r3, r3, #15
 800bb7a:	4a76      	ldr	r2, [pc, #472]	@ (800bd54 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800bb7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb80:	ee07 3a90 	vmov	s15, r3
 800bb84:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bb88:	693b      	ldr	r3, [r7, #16]
 800bb8a:	ee07 3a90 	vmov	s15, r3
 800bb8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 800bb96:	69bb      	ldr	r3, [r7, #24]
 800bb98:	ee07 3a90 	vmov	s15, r3
 800bb9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bba0:	ed97 6a02 	vldr	s12, [r7, #8]
 800bba4:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800bd50 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800bba8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bbac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bbb0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bbb4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800bbb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bbbc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800bbc0:	e058      	b.n	800bc74 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800bbc2:	693b      	ldr	r3, [r7, #16]
 800bbc4:	ee07 3a90 	vmov	s15, r3
 800bbc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bbcc:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800bd4c <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 800bbd0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bbd4:	4b5c      	ldr	r3, [pc, #368]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800bbd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bbd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bbdc:	ee07 3a90 	vmov	s15, r3
 800bbe0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800bbe4:	ed97 6a02 	vldr	s12, [r7, #8]
 800bbe8:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800bd50 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800bbec:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800bbf0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800bbf4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bbf8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800bbfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc00:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800bc04:	e036      	b.n	800bc74 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800bc06:	4b50      	ldr	r3, [pc, #320]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800bc08:	689b      	ldr	r3, [r3, #8]
 800bc0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d005      	beq.n	800bc1e <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 800bc12:	4b4d      	ldr	r3, [pc, #308]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800bc14:	689b      	ldr	r3, [r3, #8]
 800bc16:	0f1b      	lsrs	r3, r3, #28
 800bc18:	f003 030f 	and.w	r3, r3, #15
 800bc1c:	e006      	b.n	800bc2c <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 800bc1e:	4b4a      	ldr	r3, [pc, #296]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800bc20:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800bc24:	041b      	lsls	r3, r3, #16
 800bc26:	0f1b      	lsrs	r3, r3, #28
 800bc28:	f003 030f 	and.w	r3, r3, #15
 800bc2c:	4a49      	ldr	r2, [pc, #292]	@ (800bd54 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800bc2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bc32:	ee07 3a90 	vmov	s15, r3
 800bc36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bc3a:	693b      	ldr	r3, [r7, #16]
 800bc3c:	ee07 3a90 	vmov	s15, r3
 800bc40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc44:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 800bc48:	69bb      	ldr	r3, [r7, #24]
 800bc4a:	ee07 3a90 	vmov	s15, r3
 800bc4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bc52:	ed97 6a02 	vldr	s12, [r7, #8]
 800bc56:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800bd50 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800bc5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bc5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bc62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bc66:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800bc6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc6e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800bc72:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 800bc74:	4b34      	ldr	r3, [pc, #208]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800bc76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d017      	beq.n	800bcb0 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800bc80:	4b31      	ldr	r3, [pc, #196]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800bc82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc84:	0a5b      	lsrs	r3, r3, #9
 800bc86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc8a:	ee07 3a90 	vmov	s15, r3
 800bc8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 800bc92:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bc96:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800bc9a:	edd7 6a07 	vldr	s13, [r7, #28]
 800bc9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bca2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bca6:	ee17 2a90 	vmov	r2, s15
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	601a      	str	r2, [r3, #0]
 800bcae:	e002      	b.n	800bcb6 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 800bcb6:	4b24      	ldr	r3, [pc, #144]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800bcb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d017      	beq.n	800bcf2 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800bcc2:	4b21      	ldr	r3, [pc, #132]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800bcc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bcc6:	0c1b      	lsrs	r3, r3, #16
 800bcc8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bccc:	ee07 3a90 	vmov	s15, r3
 800bcd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 800bcd4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bcd8:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800bcdc:	edd7 6a07 	vldr	s13, [r7, #28]
 800bce0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bce4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bce8:	ee17 2a90 	vmov	r2, s15
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	605a      	str	r2, [r3, #4]
 800bcf0:	e002      	b.n	800bcf8 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	2200      	movs	r2, #0
 800bcf6:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 800bcf8:	4b13      	ldr	r3, [pc, #76]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800bcfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcfc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d017      	beq.n	800bd34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800bd04:	4b10      	ldr	r3, [pc, #64]	@ (800bd48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800bd06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd08:	0e1b      	lsrs	r3, r3, #24
 800bd0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bd0e:	ee07 3a90 	vmov	s15, r3
 800bd12:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 800bd16:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bd1a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800bd1e:	edd7 6a07 	vldr	s13, [r7, #28]
 800bd22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bd26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bd2a:	ee17 2a90 	vmov	r2, s15
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800bd32:	e002      	b.n	800bd3a <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	2200      	movs	r2, #0
 800bd38:	609a      	str	r2, [r3, #8]
}
 800bd3a:	bf00      	nop
 800bd3c:	3724      	adds	r7, #36	@ 0x24
 800bd3e:	46bd      	mov	sp, r7
 800bd40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd44:	4770      	bx	lr
 800bd46:	bf00      	nop
 800bd48:	46020c00 	.word	0x46020c00
 800bd4c:	4b742400 	.word	0x4b742400
 800bd50:	46000000 	.word	0x46000000
 800bd54:	08018d5c 	.word	0x08018d5c

0800bd58 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b08e      	sub	sp, #56	@ 0x38
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800bd62:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd66:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 800bd6a:	430b      	orrs	r3, r1
 800bd6c:	d145      	bne.n	800bdfa <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800bd6e:	4ba7      	ldr	r3, [pc, #668]	@ (800c00c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800bd70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bd74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bd78:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800bd7a:	4ba4      	ldr	r3, [pc, #656]	@ (800c00c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800bd7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bd80:	f003 0302 	and.w	r3, r3, #2
 800bd84:	2b02      	cmp	r3, #2
 800bd86:	d108      	bne.n	800bd9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800bd88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd8e:	d104      	bne.n	800bd9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800bd90:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bd94:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd96:	f001 b9b3 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800bd9a:	4b9c      	ldr	r3, [pc, #624]	@ (800c00c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800bd9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bda0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bda4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bda8:	d114      	bne.n	800bdd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 800bdaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bdb0:	d110      	bne.n	800bdd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800bdb2:	4b96      	ldr	r3, [pc, #600]	@ (800c00c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800bdb4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bdb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bdbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bdc0:	d103      	bne.n	800bdca <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 800bdc2:	23fa      	movs	r3, #250	@ 0xfa
 800bdc4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800bdc6:	f001 b99b 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 800bdca:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800bdce:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800bdd0:	f001 b996 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 800bdd4:	4b8d      	ldr	r3, [pc, #564]	@ (800c00c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bddc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bde0:	d107      	bne.n	800bdf2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 800bde2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bde4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bde8:	d103      	bne.n	800bdf2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 800bdea:	4b89      	ldr	r3, [pc, #548]	@ (800c010 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800bdec:	637b      	str	r3, [r7, #52]	@ 0x34
 800bdee:	f001 b987 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	637b      	str	r3, [r7, #52]	@ 0x34
 800bdf6:	f001 b983 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800bdfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bdfe:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800be02:	430b      	orrs	r3, r1
 800be04:	d151      	bne.n	800beaa <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800be06:	4b81      	ldr	r3, [pc, #516]	@ (800c00c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800be08:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800be0c:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800be10:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800be12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be14:	2b80      	cmp	r3, #128	@ 0x80
 800be16:	d035      	beq.n	800be84 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 800be18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be1a:	2b80      	cmp	r3, #128	@ 0x80
 800be1c:	d841      	bhi.n	800bea2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800be1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be20:	2b60      	cmp	r3, #96	@ 0x60
 800be22:	d02a      	beq.n	800be7a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 800be24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be26:	2b60      	cmp	r3, #96	@ 0x60
 800be28:	d83b      	bhi.n	800bea2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800be2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be2c:	2b40      	cmp	r3, #64	@ 0x40
 800be2e:	d009      	beq.n	800be44 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800be30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be32:	2b40      	cmp	r3, #64	@ 0x40
 800be34:	d835      	bhi.n	800bea2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800be36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d00c      	beq.n	800be56 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 800be3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be3e:	2b20      	cmp	r3, #32
 800be40:	d012      	beq.n	800be68 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800be42:	e02e      	b.n	800bea2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800be44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800be48:	4618      	mov	r0, r3
 800be4a:	f7ff fb77 	bl	800b53c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800be4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be50:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800be52:	f001 b955 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800be56:	f107 0318 	add.w	r3, r7, #24
 800be5a:	4618      	mov	r0, r3
 800be5c:	f7ff fcc8 	bl	800b7f0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800be60:	69bb      	ldr	r3, [r7, #24]
 800be62:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800be64:	f001 b94c 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be68:	f107 030c 	add.w	r3, r7, #12
 800be6c:	4618      	mov	r0, r3
 800be6e:	f7ff fe19 	bl	800baa4 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800be76:	f001 b943 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800be7a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800be7e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800be80:	f001 b93e 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800be84:	4b61      	ldr	r3, [pc, #388]	@ (800c00c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800be8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800be90:	d103      	bne.n	800be9a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 800be92:	4b60      	ldr	r3, [pc, #384]	@ (800c014 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800be94:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800be96:	f001 b933 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800be9a:	2300      	movs	r3, #0
 800be9c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800be9e:	f001 b92f 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :
      {
        frequency = 0U;
 800bea2:	2300      	movs	r3, #0
 800bea4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bea6:	f001 b92b 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800beaa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800beae:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800beb2:	430b      	orrs	r3, r1
 800beb4:	d158      	bne.n	800bf68 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800beb6:	4b55      	ldr	r3, [pc, #340]	@ (800c00c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800beb8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800bebc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bec0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800bec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bec4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bec8:	d03b      	beq.n	800bf42 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 800beca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800becc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bed0:	d846      	bhi.n	800bf60 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800bed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bed4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bed8:	d02e      	beq.n	800bf38 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 800beda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bedc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bee0:	d83e      	bhi.n	800bf60 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800bee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bee4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bee8:	d00b      	beq.n	800bf02 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 800beea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bef0:	d836      	bhi.n	800bf60 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800bef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d00d      	beq.n	800bf14 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 800bef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800befa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800befe:	d012      	beq.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 800bf00:	e02e      	b.n	800bf60 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bf02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bf06:	4618      	mov	r0, r3
 800bf08:	f7ff fb18 	bl	800b53c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800bf0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf0e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bf10:	f001 b8f6 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bf14:	f107 0318 	add.w	r3, r7, #24
 800bf18:	4618      	mov	r0, r3
 800bf1a:	f7ff fc69 	bl	800b7f0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800bf1e:	69bb      	ldr	r3, [r7, #24]
 800bf20:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bf22:	f001 b8ed 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bf26:	f107 030c 	add.w	r3, r7, #12
 800bf2a:	4618      	mov	r0, r3
 800bf2c:	f7ff fdba 	bl	800baa4 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bf34:	f001 b8e4 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800bf38:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800bf3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bf3e:	f001 b8df 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bf42:	4b32      	ldr	r3, [pc, #200]	@ (800c00c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bf4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bf4e:	d103      	bne.n	800bf58 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 800bf50:	4b30      	ldr	r3, [pc, #192]	@ (800c014 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800bf52:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800bf54:	f001 b8d4 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800bf58:	2300      	movs	r3, #0
 800bf5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bf5c:	f001 b8d0 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 800bf60:	2300      	movs	r3, #0
 800bf62:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bf64:	f001 b8cc 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 800bf68:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf6c:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800bf70:	430b      	orrs	r3, r1
 800bf72:	d126      	bne.n	800bfc2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 800bf74:	4b25      	ldr	r3, [pc, #148]	@ (800c00c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800bf76:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800bf7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bf7e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 800bf80:	4b22      	ldr	r3, [pc, #136]	@ (800c00c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bf88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bf8c:	d106      	bne.n	800bf9c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800bf8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d103      	bne.n	800bf9c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 800bf94:	4b1f      	ldr	r3, [pc, #124]	@ (800c014 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800bf96:	637b      	str	r3, [r7, #52]	@ 0x34
 800bf98:	f001 b8b2 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 800bf9c:	4b1b      	ldr	r3, [pc, #108]	@ (800c00c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bfa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bfa8:	d107      	bne.n	800bfba <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 800bfaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bfb0:	d103      	bne.n	800bfba <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 800bfb2:	4b19      	ldr	r3, [pc, #100]	@ (800c018 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800bfb4:	637b      	str	r3, [r7, #52]	@ 0x34
 800bfb6:	f001 b8a3 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 800bfba:	2300      	movs	r3, #0
 800bfbc:	637b      	str	r3, [r7, #52]	@ 0x34
 800bfbe:	f001 b89f 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 800bfc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bfc6:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 800bfca:	430b      	orrs	r3, r1
 800bfcc:	d16e      	bne.n	800c0ac <HAL_RCCEx_GetPeriphCLKFreq+0x354>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800bfce:	4b0f      	ldr	r3, [pc, #60]	@ (800c00c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800bfd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bfd4:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800bfd8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800bfda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfdc:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800bfe0:	d03d      	beq.n	800c05e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800bfe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfe4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800bfe8:	d85c      	bhi.n	800c0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800bfea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bff0:	d014      	beq.n	800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 800bff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bff4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bff8:	d854      	bhi.n	800c0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800bffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d01f      	beq.n	800c040 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 800c000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c002:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c006:	d012      	beq.n	800c02e <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 800c008:	e04c      	b.n	800c0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800c00a:	bf00      	nop
 800c00c:	46020c00 	.word	0x46020c00
 800c010:	0007a120 	.word	0x0007a120
 800c014:	00f42400 	.word	0x00f42400
 800c018:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c01c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c020:	4618      	mov	r0, r3
 800c022:	f7ff fa8b 	bl	800b53c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800c026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c028:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c02a:	f001 b869 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c02e:	f107 0318 	add.w	r3, r7, #24
 800c032:	4618      	mov	r0, r3
 800c034:	f7ff fbdc 	bl	800b7f0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800c038:	69fb      	ldr	r3, [r7, #28]
 800c03a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c03c:	f001 b860 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800c040:	4ba7      	ldr	r3, [pc, #668]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c048:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c04c:	d103      	bne.n	800c056 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 800c04e:	4ba5      	ldr	r3, [pc, #660]	@ (800c2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800c050:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800c052:	f001 b855 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800c056:	2300      	movs	r3, #0
 800c058:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c05a:	f001 b851 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800c05e:	4ba0      	ldr	r3, [pc, #640]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	f003 0320 	and.w	r3, r3, #32
 800c066:	2b20      	cmp	r3, #32
 800c068:	d118      	bne.n	800c09c <HAL_RCCEx_GetPeriphCLKFreq+0x344>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800c06a:	4b9d      	ldr	r3, [pc, #628]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c06c:	689b      	ldr	r3, [r3, #8]
 800c06e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c072:	2b00      	cmp	r3, #0
 800c074:	d005      	beq.n	800c082 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800c076:	4b9a      	ldr	r3, [pc, #616]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c078:	689b      	ldr	r3, [r3, #8]
 800c07a:	0e1b      	lsrs	r3, r3, #24
 800c07c:	f003 030f 	and.w	r3, r3, #15
 800c080:	e006      	b.n	800c090 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 800c082:	4b97      	ldr	r3, [pc, #604]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c084:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800c088:	041b      	lsls	r3, r3, #16
 800c08a:	0e1b      	lsrs	r3, r3, #24
 800c08c:	f003 030f 	and.w	r3, r3, #15
 800c090:	4a95      	ldr	r2, [pc, #596]	@ (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c092:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c096:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800c098:	f001 b832 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800c09c:	2300      	movs	r3, #0
 800c09e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c0a0:	f001 b82e 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c0a8:	f001 b82a 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c0ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c0b0:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 800c0b4:	430b      	orrs	r3, r1
 800c0b6:	d17f      	bne.n	800c1b8 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c0b8:	4b89      	ldr	r3, [pc, #548]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c0ba:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800c0be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c0c2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 800c0c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d165      	bne.n	800c196 <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800c0ca:	4b85      	ldr	r3, [pc, #532]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c0cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c0d0:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800c0d4:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 800c0d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0d8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800c0dc:	d034      	beq.n	800c148 <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
 800c0de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0e0:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800c0e4:	d853      	bhi.n	800c18e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 800c0e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c0ec:	d00b      	beq.n	800c106 <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 800c0ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c0f4:	d84b      	bhi.n	800c18e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 800c0f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d016      	beq.n	800c12a <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 800c0fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c102:	d009      	beq.n	800c118 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 800c104:	e043      	b.n	800c18e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c106:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c10a:	4618      	mov	r0, r3
 800c10c:	f7ff fa16 	bl	800b53c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c112:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800c114:	f000 bff4 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c118:	f107 0318 	add.w	r3, r7, #24
 800c11c:	4618      	mov	r0, r3
 800c11e:	f7ff fb67 	bl	800b7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c122:	69fb      	ldr	r3, [r7, #28]
 800c124:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800c126:	f000 bfeb 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800c12a:	4b6d      	ldr	r3, [pc, #436]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c132:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c136:	d103      	bne.n	800c140 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
          {
            frequency = HSI48_VALUE;
 800c138:	4b6a      	ldr	r3, [pc, #424]	@ (800c2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800c13a:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 800c13c:	f000 bfe0 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 800c140:	2300      	movs	r3, #0
 800c142:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800c144:	f000 bfdc 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800c148:	4b65      	ldr	r3, [pc, #404]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	f003 0320 	and.w	r3, r3, #32
 800c150:	2b20      	cmp	r3, #32
 800c152:	d118      	bne.n	800c186 <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800c154:	4b62      	ldr	r3, [pc, #392]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c156:	689b      	ldr	r3, [r3, #8]
 800c158:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d005      	beq.n	800c16c <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 800c160:	4b5f      	ldr	r3, [pc, #380]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c162:	689b      	ldr	r3, [r3, #8]
 800c164:	0e1b      	lsrs	r3, r3, #24
 800c166:	f003 030f 	and.w	r3, r3, #15
 800c16a:	e006      	b.n	800c17a <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 800c16c:	4b5c      	ldr	r3, [pc, #368]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c16e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800c172:	041b      	lsls	r3, r3, #16
 800c174:	0e1b      	lsrs	r3, r3, #24
 800c176:	f003 030f 	and.w	r3, r3, #15
 800c17a:	4a5b      	ldr	r2, [pc, #364]	@ (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800c17c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c180:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 800c182:	f000 bfbd 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 800c186:	2300      	movs	r3, #0
 800c188:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800c18a:	f000 bfb9 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        default :
        {
          frequency = 0U;
 800c18e:	2300      	movs	r3, #0
 800c190:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800c192:	f000 bfb5 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 800c196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c198:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c19c:	d108      	bne.n	800c1b0 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c19e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c1a2:	4618      	mov	r0, r3
 800c1a4:	f7ff f9ca 	bl	800b53c <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 800c1a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1aa:	637b      	str	r3, [r7, #52]	@ 0x34
 800c1ac:	f000 bfa8 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else
    {
      frequency = 0U;
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	637b      	str	r3, [r7, #52]	@ 0x34
 800c1b4:	f000 bfa4 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 800c1b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c1bc:	1e51      	subs	r1, r2, #1
 800c1be:	430b      	orrs	r3, r1
 800c1c0:	d136      	bne.n	800c230 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800c1c2:	4b47      	ldr	r3, [pc, #284]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c1c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c1c8:	f003 0303 	and.w	r3, r3, #3
 800c1cc:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800c1ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d104      	bne.n	800c1de <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 800c1d4:	f7fe fb0c 	bl	800a7f0 <HAL_RCC_GetPCLK2Freq>
 800c1d8:	6378      	str	r0, [r7, #52]	@ 0x34
 800c1da:	f000 bf91 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 800c1de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1e0:	2b01      	cmp	r3, #1
 800c1e2:	d104      	bne.n	800c1ee <HAL_RCCEx_GetPeriphCLKFreq+0x496>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800c1e4:	f7fe f9d4 	bl	800a590 <HAL_RCC_GetSysClockFreq>
 800c1e8:	6378      	str	r0, [r7, #52]	@ 0x34
 800c1ea:	f000 bf89 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800c1ee:	4b3c      	ldr	r3, [pc, #240]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c1f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c1fa:	d106      	bne.n	800c20a <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 800c1fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1fe:	2b02      	cmp	r3, #2
 800c200:	d103      	bne.n	800c20a <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
    {
      frequency = HSI_VALUE;
 800c202:	4b3a      	ldr	r3, [pc, #232]	@ (800c2ec <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800c204:	637b      	str	r3, [r7, #52]	@ 0x34
 800c206:	f000 bf7b 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800c20a:	4b35      	ldr	r3, [pc, #212]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c20c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c210:	f003 0302 	and.w	r3, r3, #2
 800c214:	2b02      	cmp	r3, #2
 800c216:	d107      	bne.n	800c228 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 800c218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c21a:	2b03      	cmp	r3, #3
 800c21c:	d104      	bne.n	800c228 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = LSE_VALUE;
 800c21e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c222:	637b      	str	r3, [r7, #52]	@ 0x34
 800c224:	f000 bf6c 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 800c228:	2300      	movs	r3, #0
 800c22a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c22c:	f000 bf68 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 800c230:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c234:	1e91      	subs	r1, r2, #2
 800c236:	430b      	orrs	r3, r1
 800c238:	d136      	bne.n	800c2a8 <HAL_RCCEx_GetPeriphCLKFreq+0x550>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800c23a:	4b29      	ldr	r3, [pc, #164]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c23c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c240:	f003 030c 	and.w	r3, r3, #12
 800c244:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800c246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d104      	bne.n	800c256 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800c24c:	f7fe fabc 	bl	800a7c8 <HAL_RCC_GetPCLK1Freq>
 800c250:	6378      	str	r0, [r7, #52]	@ 0x34
 800c252:	f000 bf55 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 800c256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c258:	2b04      	cmp	r3, #4
 800c25a:	d104      	bne.n	800c266 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800c25c:	f7fe f998 	bl	800a590 <HAL_RCC_GetSysClockFreq>
 800c260:	6378      	str	r0, [r7, #52]	@ 0x34
 800c262:	f000 bf4d 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800c266:	4b1e      	ldr	r3, [pc, #120]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c26e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c272:	d106      	bne.n	800c282 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800c274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c276:	2b08      	cmp	r3, #8
 800c278:	d103      	bne.n	800c282 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
    {
      frequency = HSI_VALUE;
 800c27a:	4b1c      	ldr	r3, [pc, #112]	@ (800c2ec <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800c27c:	637b      	str	r3, [r7, #52]	@ 0x34
 800c27e:	f000 bf3f 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800c282:	4b17      	ldr	r3, [pc, #92]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c284:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c288:	f003 0302 	and.w	r3, r3, #2
 800c28c:	2b02      	cmp	r3, #2
 800c28e:	d107      	bne.n	800c2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 800c290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c292:	2b0c      	cmp	r3, #12
 800c294:	d104      	bne.n	800c2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = LSE_VALUE;
 800c296:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c29a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c29c:	f000 bf30 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 800c2a0:	2300      	movs	r3, #0
 800c2a2:	637b      	str	r3, [r7, #52]	@ 0x34
 800c2a4:	f000 bf2c 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 800c2a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c2ac:	1f11      	subs	r1, r2, #4
 800c2ae:	430b      	orrs	r3, r1
 800c2b0:	d13f      	bne.n	800c332 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800c2b2:	4b0b      	ldr	r3, [pc, #44]	@ (800c2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800c2b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c2b8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c2bc:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800c2be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d104      	bne.n	800c2ce <HAL_RCCEx_GetPeriphCLKFreq+0x576>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800c2c4:	f7fe fa80 	bl	800a7c8 <HAL_RCC_GetPCLK1Freq>
 800c2c8:	6378      	str	r0, [r7, #52]	@ 0x34
 800c2ca:	f000 bf19 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 800c2ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2d0:	2b10      	cmp	r3, #16
 800c2d2:	d10d      	bne.n	800c2f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800c2d4:	f7fe f95c 	bl	800a590 <HAL_RCC_GetSysClockFreq>
 800c2d8:	6378      	str	r0, [r7, #52]	@ 0x34
 800c2da:	f000 bf11 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800c2de:	bf00      	nop
 800c2e0:	46020c00 	.word	0x46020c00
 800c2e4:	02dc6c00 	.word	0x02dc6c00
 800c2e8:	08018d5c 	.word	0x08018d5c
 800c2ec:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800c2f0:	4ba6      	ldr	r3, [pc, #664]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c2f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c2fc:	d106      	bne.n	800c30c <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 800c2fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c300:	2b20      	cmp	r3, #32
 800c302:	d103      	bne.n	800c30c <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
    {
      frequency = HSI_VALUE;
 800c304:	4ba2      	ldr	r3, [pc, #648]	@ (800c590 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800c306:	637b      	str	r3, [r7, #52]	@ 0x34
 800c308:	f000 befa 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800c30c:	4b9f      	ldr	r3, [pc, #636]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c30e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c312:	f003 0302 	and.w	r3, r3, #2
 800c316:	2b02      	cmp	r3, #2
 800c318:	d107      	bne.n	800c32a <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800c31a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c31c:	2b30      	cmp	r3, #48	@ 0x30
 800c31e:	d104      	bne.n	800c32a <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
    {
      frequency = LSE_VALUE;
 800c320:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c324:	637b      	str	r3, [r7, #52]	@ 0x34
 800c326:	f000 beeb 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 800c32a:	2300      	movs	r3, #0
 800c32c:	637b      	str	r3, [r7, #52]	@ 0x34
 800c32e:	f000 bee7 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 800c332:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c336:	f1a2 0108 	sub.w	r1, r2, #8
 800c33a:	430b      	orrs	r3, r1
 800c33c:	d136      	bne.n	800c3ac <HAL_RCCEx_GetPeriphCLKFreq+0x654>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800c33e:	4b93      	ldr	r3, [pc, #588]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c340:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c344:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c348:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800c34a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d104      	bne.n	800c35a <HAL_RCCEx_GetPeriphCLKFreq+0x602>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800c350:	f7fe fa3a 	bl	800a7c8 <HAL_RCC_GetPCLK1Freq>
 800c354:	6378      	str	r0, [r7, #52]	@ 0x34
 800c356:	f000 bed3 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 800c35a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c35c:	2b40      	cmp	r3, #64	@ 0x40
 800c35e:	d104      	bne.n	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0x612>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800c360:	f7fe f916 	bl	800a590 <HAL_RCC_GetSysClockFreq>
 800c364:	6378      	str	r0, [r7, #52]	@ 0x34
 800c366:	f000 becb 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800c36a:	4b88      	ldr	r3, [pc, #544]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c372:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c376:	d106      	bne.n	800c386 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
 800c378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c37a:	2b80      	cmp	r3, #128	@ 0x80
 800c37c:	d103      	bne.n	800c386 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    {
      frequency = HSI_VALUE;
 800c37e:	4b84      	ldr	r3, [pc, #528]	@ (800c590 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800c380:	637b      	str	r3, [r7, #52]	@ 0x34
 800c382:	f000 bebd 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800c386:	4b81      	ldr	r3, [pc, #516]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c388:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c38c:	f003 0302 	and.w	r3, r3, #2
 800c390:	2b02      	cmp	r3, #2
 800c392:	d107      	bne.n	800c3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 800c394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c396:	2bc0      	cmp	r3, #192	@ 0xc0
 800c398:	d104      	bne.n	800c3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
    {
      frequency = LSE_VALUE;
 800c39a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c39e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c3a0:	f000 beae 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	637b      	str	r3, [r7, #52]	@ 0x34
 800c3a8:	f000 beaa 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 800c3ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c3b0:	f1a2 0110 	sub.w	r1, r2, #16
 800c3b4:	430b      	orrs	r3, r1
 800c3b6:	d139      	bne.n	800c42c <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800c3b8:	4b74      	ldr	r3, [pc, #464]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c3ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c3be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c3c2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800c3c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d104      	bne.n	800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800c3ca:	f7fe f9fd 	bl	800a7c8 <HAL_RCC_GetPCLK1Freq>
 800c3ce:	6378      	str	r0, [r7, #52]	@ 0x34
 800c3d0:	f000 be96 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 800c3d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c3da:	d104      	bne.n	800c3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800c3dc:	f7fe f8d8 	bl	800a590 <HAL_RCC_GetSysClockFreq>
 800c3e0:	6378      	str	r0, [r7, #52]	@ 0x34
 800c3e2:	f000 be8d 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800c3e6:	4b69      	ldr	r3, [pc, #420]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c3ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c3f2:	d107      	bne.n	800c404 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 800c3f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c3fa:	d103      	bne.n	800c404 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
    {
      frequency = HSI_VALUE;
 800c3fc:	4b64      	ldr	r3, [pc, #400]	@ (800c590 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800c3fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800c400:	f000 be7e 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800c404:	4b61      	ldr	r3, [pc, #388]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c406:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c40a:	f003 0302 	and.w	r3, r3, #2
 800c40e:	2b02      	cmp	r3, #2
 800c410:	d108      	bne.n	800c424 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 800c412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c414:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c418:	d104      	bne.n	800c424 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
    {
      frequency = LSE_VALUE;
 800c41a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c41e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c420:	f000 be6e 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 800c424:	2300      	movs	r3, #0
 800c426:	637b      	str	r3, [r7, #52]	@ 0x34
 800c428:	f000 be6a 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 800c42c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c430:	f1a2 0120 	sub.w	r1, r2, #32
 800c434:	430b      	orrs	r3, r1
 800c436:	d158      	bne.n	800c4ea <HAL_RCCEx_GetPeriphCLKFreq+0x792>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800c438:	4b54      	ldr	r3, [pc, #336]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c43a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c43e:	f003 0307 	and.w	r3, r3, #7
 800c442:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800c444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c446:	2b00      	cmp	r3, #0
 800c448:	d104      	bne.n	800c454 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 800c44a:	f7fe f9e5 	bl	800a818 <HAL_RCC_GetPCLK3Freq>
 800c44e:	6378      	str	r0, [r7, #52]	@ 0x34
 800c450:	f000 be56 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 800c454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c456:	2b01      	cmp	r3, #1
 800c458:	d104      	bne.n	800c464 <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800c45a:	f7fe f899 	bl	800a590 <HAL_RCC_GetSysClockFreq>
 800c45e:	6378      	str	r0, [r7, #52]	@ 0x34
 800c460:	f000 be4e 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800c464:	4b49      	ldr	r3, [pc, #292]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c46c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c470:	d106      	bne.n	800c480 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 800c472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c474:	2b02      	cmp	r3, #2
 800c476:	d103      	bne.n	800c480 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
    {
      frequency = HSI_VALUE;
 800c478:	4b45      	ldr	r3, [pc, #276]	@ (800c590 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800c47a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c47c:	f000 be40 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800c480:	4b42      	ldr	r3, [pc, #264]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c482:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c486:	f003 0302 	and.w	r3, r3, #2
 800c48a:	2b02      	cmp	r3, #2
 800c48c:	d107      	bne.n	800c49e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 800c48e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c490:	2b03      	cmp	r3, #3
 800c492:	d104      	bne.n	800c49e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
    {
      frequency = LSE_VALUE;
 800c494:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c498:	637b      	str	r3, [r7, #52]	@ 0x34
 800c49a:	f000 be31 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 800c49e:	4b3b      	ldr	r3, [pc, #236]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	f003 0320 	and.w	r3, r3, #32
 800c4a6:	2b20      	cmp	r3, #32
 800c4a8:	d11b      	bne.n	800c4e2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 800c4aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4ac:	2b04      	cmp	r3, #4
 800c4ae:	d118      	bne.n	800c4e2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800c4b0:	4b36      	ldr	r3, [pc, #216]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c4b2:	689b      	ldr	r3, [r3, #8]
 800c4b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d005      	beq.n	800c4c8 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800c4bc:	4b33      	ldr	r3, [pc, #204]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c4be:	689b      	ldr	r3, [r3, #8]
 800c4c0:	0e1b      	lsrs	r3, r3, #24
 800c4c2:	f003 030f 	and.w	r3, r3, #15
 800c4c6:	e006      	b.n	800c4d6 <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
 800c4c8:	4b30      	ldr	r3, [pc, #192]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c4ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800c4ce:	041b      	lsls	r3, r3, #16
 800c4d0:	0e1b      	lsrs	r3, r3, #24
 800c4d2:	f003 030f 	and.w	r3, r3, #15
 800c4d6:	4a2f      	ldr	r2, [pc, #188]	@ (800c594 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800c4d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c4dc:	637b      	str	r3, [r7, #52]	@ 0x34
 800c4de:	f000 be0f 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 800c4e2:	2300      	movs	r3, #0
 800c4e4:	637b      	str	r3, [r7, #52]	@ 0x34
 800c4e6:	f000 be0b 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 800c4ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c4ee:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800c4f2:	430b      	orrs	r3, r1
 800c4f4:	d172      	bne.n	800c5dc <HAL_RCCEx_GetPeriphCLKFreq+0x884>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800c4f6:	4b25      	ldr	r3, [pc, #148]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c4f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c4fc:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800c500:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800c502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c504:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c508:	d104      	bne.n	800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800c50a:	f7fe f841 	bl	800a590 <HAL_RCC_GetSysClockFreq>
 800c50e:	6378      	str	r0, [r7, #52]	@ 0x34
 800c510:	f000 bdf6 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 800c514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c516:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c51a:	d108      	bne.n	800c52e <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c51c:	f107 0318 	add.w	r3, r7, #24
 800c520:	4618      	mov	r0, r3
 800c522:	f7ff f965 	bl	800b7f0 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 800c526:	6a3b      	ldr	r3, [r7, #32]
 800c528:	637b      	str	r3, [r7, #52]	@ 0x34
 800c52a:	f000 bde9 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800c52e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c530:	2b00      	cmp	r3, #0
 800c532:	d104      	bne.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 800c534:	f7fe f92e 	bl	800a794 <HAL_RCC_GetHCLKFreq>
 800c538:	6378      	str	r0, [r7, #52]	@ 0x34
 800c53a:	f000 bde1 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 800c53e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c540:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800c544:	d128      	bne.n	800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800c546:	4b11      	ldr	r3, [pc, #68]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	f003 0320 	and.w	r3, r3, #32
 800c54e:	2b20      	cmp	r3, #32
 800c550:	d118      	bne.n	800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800c552:	4b0e      	ldr	r3, [pc, #56]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c554:	689b      	ldr	r3, [r3, #8]
 800c556:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d005      	beq.n	800c56a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 800c55e:	4b0b      	ldr	r3, [pc, #44]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c560:	689b      	ldr	r3, [r3, #8]
 800c562:	0e1b      	lsrs	r3, r3, #24
 800c564:	f003 030f 	and.w	r3, r3, #15
 800c568:	e006      	b.n	800c578 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 800c56a:	4b08      	ldr	r3, [pc, #32]	@ (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800c56c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800c570:	041b      	lsls	r3, r3, #16
 800c572:	0e1b      	lsrs	r3, r3, #24
 800c574:	f003 030f 	and.w	r3, r3, #15
 800c578:	4a06      	ldr	r2, [pc, #24]	@ (800c594 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800c57a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c57e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c580:	f000 bdbe 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 800c584:	2300      	movs	r3, #0
 800c586:	637b      	str	r3, [r7, #52]	@ 0x34
 800c588:	f000 bdba 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800c58c:	46020c00 	.word	0x46020c00
 800c590:	00f42400 	.word	0x00f42400
 800c594:	08018d5c 	.word	0x08018d5c
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800c598:	4baf      	ldr	r3, [pc, #700]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c5a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c5a4:	d107      	bne.n	800c5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
 800c5a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c5ac:	d103      	bne.n	800c5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
    {
      frequency = HSE_VALUE;
 800c5ae:	4bab      	ldr	r3, [pc, #684]	@ (800c85c <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 800c5b0:	637b      	str	r3, [r7, #52]	@ 0x34
 800c5b2:	f000 bda5 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800c5b6:	4ba8      	ldr	r3, [pc, #672]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c5be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c5c2:	d107      	bne.n	800c5d4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 800c5c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c5ca:	d103      	bne.n	800c5d4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
    {
      frequency = HSI_VALUE;
 800c5cc:	4ba3      	ldr	r3, [pc, #652]	@ (800c85c <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 800c5ce:	637b      	str	r3, [r7, #52]	@ 0x34
 800c5d0:	f000 bd96 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 800c5d4:	2300      	movs	r3, #0
 800c5d6:	637b      	str	r3, [r7, #52]	@ 0x34
 800c5d8:	f000 bd92 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 800c5dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c5e0:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800c5e4:	430b      	orrs	r3, r1
 800c5e6:	d158      	bne.n	800c69a <HAL_RCCEx_GetPeriphCLKFreq+0x942>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 800c5e8:	4b9b      	ldr	r3, [pc, #620]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c5ea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800c5ee:	f003 0307 	and.w	r3, r3, #7
 800c5f2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800c5f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5f6:	2b04      	cmp	r3, #4
 800c5f8:	d84b      	bhi.n	800c692 <HAL_RCCEx_GetPeriphCLKFreq+0x93a>
 800c5fa:	a201      	add	r2, pc, #4	@ (adr r2, 800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 800c5fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c600:	0800c639 	.word	0x0800c639
 800c604:	0800c615 	.word	0x0800c615
 800c608:	0800c627 	.word	0x0800c627
 800c60c:	0800c643 	.word	0x0800c643
 800c610:	0800c64d 	.word	0x0800c64d
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c614:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c618:	4618      	mov	r0, r3
 800c61a:	f7fe ff8f 	bl	800b53c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800c61e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c620:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c622:	f000 bd6d 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c626:	f107 030c 	add.w	r3, r7, #12
 800c62a:	4618      	mov	r0, r3
 800c62c:	f7ff fa3a 	bl	800baa4 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800c630:	693b      	ldr	r3, [r7, #16]
 800c632:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c634:	f000 bd64 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800c638:	f7fe f8ac 	bl	800a794 <HAL_RCC_GetHCLKFreq>
 800c63c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800c63e:	f000 bd5f 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800c642:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800c646:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c648:	f000 bd5a 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800c64c:	4b82      	ldr	r3, [pc, #520]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	f003 0320 	and.w	r3, r3, #32
 800c654:	2b20      	cmp	r3, #32
 800c656:	d118      	bne.n	800c68a <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800c658:	4b7f      	ldr	r3, [pc, #508]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c65a:	689b      	ldr	r3, [r3, #8]
 800c65c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c660:	2b00      	cmp	r3, #0
 800c662:	d005      	beq.n	800c670 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 800c664:	4b7c      	ldr	r3, [pc, #496]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c666:	689b      	ldr	r3, [r3, #8]
 800c668:	0e1b      	lsrs	r3, r3, #24
 800c66a:	f003 030f 	and.w	r3, r3, #15
 800c66e:	e006      	b.n	800c67e <HAL_RCCEx_GetPeriphCLKFreq+0x926>
 800c670:	4b79      	ldr	r3, [pc, #484]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c672:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800c676:	041b      	lsls	r3, r3, #16
 800c678:	0e1b      	lsrs	r3, r3, #24
 800c67a:	f003 030f 	and.w	r3, r3, #15
 800c67e:	4a78      	ldr	r2, [pc, #480]	@ (800c860 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 800c680:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c684:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800c686:	f000 bd3b 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800c68a:	2300      	movs	r3, #0
 800c68c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c68e:	f000 bd37 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800c692:	2300      	movs	r3, #0
 800c694:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c696:	f000 bd33 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 800c69a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c69e:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 800c6a2:	430b      	orrs	r3, r1
 800c6a4:	d167      	bne.n	800c776 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 800c6a6:	4b6c      	ldr	r3, [pc, #432]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c6a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c6ac:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800c6b0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800c6b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6b4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c6b8:	d036      	beq.n	800c728 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800c6ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6bc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c6c0:	d855      	bhi.n	800c76e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 800c6c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6c4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c6c8:	d029      	beq.n	800c71e <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
 800c6ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6cc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c6d0:	d84d      	bhi.n	800c76e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 800c6d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c6d8:	d013      	beq.n	800c702 <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 800c6da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c6e0:	d845      	bhi.n	800c76e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 800c6e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d015      	beq.n	800c714 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 800c6e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c6ee:	d13e      	bne.n	800c76e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c6f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c6f4:	4618      	mov	r0, r3
 800c6f6:	f7fe ff21 	bl	800b53c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800c6fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c6fe:	f000 bcff 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c702:	f107 030c 	add.w	r3, r7, #12
 800c706:	4618      	mov	r0, r3
 800c708:	f7ff f9cc 	bl	800baa4 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800c70c:	693b      	ldr	r3, [r7, #16]
 800c70e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c710:	f000 bcf6 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800c714:	f7fe f83e 	bl	800a794 <HAL_RCC_GetHCLKFreq>
 800c718:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800c71a:	f000 bcf1 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800c71e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800c722:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c724:	f000 bcec 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800c728:	4b4b      	ldr	r3, [pc, #300]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	f003 0320 	and.w	r3, r3, #32
 800c730:	2b20      	cmp	r3, #32
 800c732:	d118      	bne.n	800c766 <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800c734:	4b48      	ldr	r3, [pc, #288]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c736:	689b      	ldr	r3, [r3, #8]
 800c738:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d005      	beq.n	800c74c <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
 800c740:	4b45      	ldr	r3, [pc, #276]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c742:	689b      	ldr	r3, [r3, #8]
 800c744:	0e1b      	lsrs	r3, r3, #24
 800c746:	f003 030f 	and.w	r3, r3, #15
 800c74a:	e006      	b.n	800c75a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800c74c:	4b42      	ldr	r3, [pc, #264]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c74e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800c752:	041b      	lsls	r3, r3, #16
 800c754:	0e1b      	lsrs	r3, r3, #24
 800c756:	f003 030f 	and.w	r3, r3, #15
 800c75a:	4a41      	ldr	r2, [pc, #260]	@ (800c860 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 800c75c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c760:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800c762:	f000 bccd 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800c766:	2300      	movs	r3, #0
 800c768:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c76a:	f000 bcc9 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800c76e:	2300      	movs	r3, #0
 800c770:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c772:	f000 bcc5 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 800c776:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c77a:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 800c77e:	430b      	orrs	r3, r1
 800c780:	d14c      	bne.n	800c81c <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800c782:	4b35      	ldr	r3, [pc, #212]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c784:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c788:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c78c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800c78e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c790:	2b00      	cmp	r3, #0
 800c792:	d104      	bne.n	800c79e <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800c794:	f7fe f818 	bl	800a7c8 <HAL_RCC_GetPCLK1Freq>
 800c798:	6378      	str	r0, [r7, #52]	@ 0x34
 800c79a:	f000 bcb1 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 800c79e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c7a4:	d104      	bne.n	800c7b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800c7a6:	f7fd fef3 	bl	800a590 <HAL_RCC_GetSysClockFreq>
 800c7aa:	6378      	str	r0, [r7, #52]	@ 0x34
 800c7ac:	f000 bca8 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800c7b0:	4b29      	ldr	r3, [pc, #164]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c7b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c7bc:	d107      	bne.n	800c7ce <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 800c7be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c7c4:	d103      	bne.n	800c7ce <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
    {
      frequency = HSI_VALUE;
 800c7c6:	4b25      	ldr	r3, [pc, #148]	@ (800c85c <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 800c7c8:	637b      	str	r3, [r7, #52]	@ 0x34
 800c7ca:	f000 bc99 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 800c7ce:	4b22      	ldr	r3, [pc, #136]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	f003 0320 	and.w	r3, r3, #32
 800c7d6:	2b20      	cmp	r3, #32
 800c7d8:	d11c      	bne.n	800c814 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 800c7da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7dc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c7e0:	d118      	bne.n	800c814 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800c7e2:	4b1d      	ldr	r3, [pc, #116]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c7e4:	689b      	ldr	r3, [r3, #8]
 800c7e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d005      	beq.n	800c7fa <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 800c7ee:	4b1a      	ldr	r3, [pc, #104]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c7f0:	689b      	ldr	r3, [r3, #8]
 800c7f2:	0e1b      	lsrs	r3, r3, #24
 800c7f4:	f003 030f 	and.w	r3, r3, #15
 800c7f8:	e006      	b.n	800c808 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 800c7fa:	4b17      	ldr	r3, [pc, #92]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c7fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800c800:	041b      	lsls	r3, r3, #16
 800c802:	0e1b      	lsrs	r3, r3, #24
 800c804:	f003 030f 	and.w	r3, r3, #15
 800c808:	4a15      	ldr	r2, [pc, #84]	@ (800c860 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 800c80a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c80e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c810:	f000 bc76 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 800c814:	2300      	movs	r3, #0
 800c816:	637b      	str	r3, [r7, #52]	@ 0x34
 800c818:	f000 bc72 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 800c81c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c820:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 800c824:	430b      	orrs	r3, r1
 800c826:	d153      	bne.n	800c8d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800c828:	4b0b      	ldr	r3, [pc, #44]	@ (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800c82a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c82e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800c832:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800c834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c836:	2b00      	cmp	r3, #0
 800c838:	d104      	bne.n	800c844 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800c83a:	f7fd ffc5 	bl	800a7c8 <HAL_RCC_GetPCLK1Freq>
 800c83e:	6378      	str	r0, [r7, #52]	@ 0x34
 800c840:	f000 bc5e 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 800c844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c846:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c84a:	d10b      	bne.n	800c864 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800c84c:	f7fd fea0 	bl	800a590 <HAL_RCC_GetSysClockFreq>
 800c850:	6378      	str	r0, [r7, #52]	@ 0x34
 800c852:	f000 bc55 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800c856:	bf00      	nop
 800c858:	46020c00 	.word	0x46020c00
 800c85c:	00f42400 	.word	0x00f42400
 800c860:	08018d5c 	.word	0x08018d5c
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800c864:	4ba1      	ldr	r3, [pc, #644]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c86c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c870:	d107      	bne.n	800c882 <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
 800c872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c874:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c878:	d103      	bne.n	800c882 <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
    {
      frequency = HSI_VALUE;
 800c87a:	4b9d      	ldr	r3, [pc, #628]	@ (800caf0 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800c87c:	637b      	str	r3, [r7, #52]	@ 0x34
 800c87e:	f000 bc3f 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 800c882:	4b9a      	ldr	r3, [pc, #616]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	f003 0320 	and.w	r3, r3, #32
 800c88a:	2b20      	cmp	r3, #32
 800c88c:	d11c      	bne.n	800c8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
 800c88e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c890:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c894:	d118      	bne.n	800c8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800c896:	4b95      	ldr	r3, [pc, #596]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800c898:	689b      	ldr	r3, [r3, #8]
 800c89a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d005      	beq.n	800c8ae <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
 800c8a2:	4b92      	ldr	r3, [pc, #584]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800c8a4:	689b      	ldr	r3, [r3, #8]
 800c8a6:	0e1b      	lsrs	r3, r3, #24
 800c8a8:	f003 030f 	and.w	r3, r3, #15
 800c8ac:	e006      	b.n	800c8bc <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 800c8ae:	4b8f      	ldr	r3, [pc, #572]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800c8b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800c8b4:	041b      	lsls	r3, r3, #16
 800c8b6:	0e1b      	lsrs	r3, r3, #24
 800c8b8:	f003 030f 	and.w	r3, r3, #15
 800c8bc:	4a8d      	ldr	r2, [pc, #564]	@ (800caf4 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800c8be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c8c2:	637b      	str	r3, [r7, #52]	@ 0x34
 800c8c4:	f000 bc1c 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	637b      	str	r3, [r7, #52]	@ 0x34
 800c8cc:	f000 bc18 	b.w	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 800c8d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c8d4:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800c8d8:	430b      	orrs	r3, r1
 800c8da:	d151      	bne.n	800c980 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800c8dc:	4b83      	ldr	r3, [pc, #524]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800c8de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c8e2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c8e6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800c8e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8ea:	2bc0      	cmp	r3, #192	@ 0xc0
 800c8ec:	d024      	beq.n	800c938 <HAL_RCCEx_GetPeriphCLKFreq+0xbe0>
 800c8ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8f0:	2bc0      	cmp	r3, #192	@ 0xc0
 800c8f2:	d842      	bhi.n	800c97a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 800c8f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8f6:	2b80      	cmp	r3, #128	@ 0x80
 800c8f8:	d00d      	beq.n	800c916 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
 800c8fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8fc:	2b80      	cmp	r3, #128	@ 0x80
 800c8fe:	d83c      	bhi.n	800c97a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 800c900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c902:	2b00      	cmp	r3, #0
 800c904:	d003      	beq.n	800c90e <HAL_RCCEx_GetPeriphCLKFreq+0xbb6>
 800c906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c908:	2b40      	cmp	r3, #64	@ 0x40
 800c90a:	d011      	beq.n	800c930 <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
 800c90c:	e035      	b.n	800c97a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 800c90e:	f7fd ff83 	bl	800a818 <HAL_RCC_GetPCLK3Freq>
 800c912:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800c914:	e3f4      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c916:	4b75      	ldr	r3, [pc, #468]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c91e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c922:	d102      	bne.n	800c92a <HAL_RCCEx_GetPeriphCLKFreq+0xbd2>
        {
          frequency = HSI_VALUE;
 800c924:	4b72      	ldr	r3, [pc, #456]	@ (800caf0 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800c926:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800c928:	e3ea      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800c92a:	2300      	movs	r3, #0
 800c92c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c92e:	e3e7      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 800c930:	f7fd fe2e 	bl	800a590 <HAL_RCC_GetSysClockFreq>
 800c934:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800c936:	e3e3      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800c938:	4b6c      	ldr	r3, [pc, #432]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	f003 0320 	and.w	r3, r3, #32
 800c940:	2b20      	cmp	r3, #32
 800c942:	d117      	bne.n	800c974 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800c944:	4b69      	ldr	r3, [pc, #420]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800c946:	689b      	ldr	r3, [r3, #8]
 800c948:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d005      	beq.n	800c95c <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
 800c950:	4b66      	ldr	r3, [pc, #408]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800c952:	689b      	ldr	r3, [r3, #8]
 800c954:	0e1b      	lsrs	r3, r3, #24
 800c956:	f003 030f 	and.w	r3, r3, #15
 800c95a:	e006      	b.n	800c96a <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 800c95c:	4b63      	ldr	r3, [pc, #396]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800c95e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800c962:	041b      	lsls	r3, r3, #16
 800c964:	0e1b      	lsrs	r3, r3, #24
 800c966:	f003 030f 	and.w	r3, r3, #15
 800c96a:	4a62      	ldr	r2, [pc, #392]	@ (800caf4 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800c96c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c970:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800c972:	e3c5      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800c974:	2300      	movs	r3, #0
 800c976:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c978:	e3c2      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      default:
      {
        frequency = 0U;
 800c97a:	2300      	movs	r3, #0
 800c97c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c97e:	e3bf      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 800c980:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c984:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 800c988:	430b      	orrs	r3, r1
 800c98a:	d147      	bne.n	800ca1c <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800c98c:	4b57      	ldr	r3, [pc, #348]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800c98e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c992:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800c996:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 800c998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d103      	bne.n	800c9a6 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800c99e:	f7fd ff13 	bl	800a7c8 <HAL_RCC_GetPCLK1Freq>
 800c9a2:	6378      	str	r0, [r7, #52]	@ 0x34
 800c9a4:	e3ac      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 800c9a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c9ac:	d103      	bne.n	800c9b6 <HAL_RCCEx_GetPeriphCLKFreq+0xc5e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800c9ae:	f7fd fdef 	bl	800a590 <HAL_RCC_GetSysClockFreq>
 800c9b2:	6378      	str	r0, [r7, #52]	@ 0x34
 800c9b4:	e3a4      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800c9b6:	4b4d      	ldr	r3, [pc, #308]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c9be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c9c2:	d106      	bne.n	800c9d2 <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
 800c9c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c9ca:	d102      	bne.n	800c9d2 <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
    {
      frequency = HSI_VALUE;
 800c9cc:	4b48      	ldr	r3, [pc, #288]	@ (800caf0 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800c9ce:	637b      	str	r3, [r7, #52]	@ 0x34
 800c9d0:	e396      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 800c9d2:	4b46      	ldr	r3, [pc, #280]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	f003 0320 	and.w	r3, r3, #32
 800c9da:	2b20      	cmp	r3, #32
 800c9dc:	d11b      	bne.n	800ca16 <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
 800c9de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9e0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c9e4:	d117      	bne.n	800ca16 <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800c9e6:	4b41      	ldr	r3, [pc, #260]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800c9e8:	689b      	ldr	r3, [r3, #8]
 800c9ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d005      	beq.n	800c9fe <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 800c9f2:	4b3e      	ldr	r3, [pc, #248]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800c9f4:	689b      	ldr	r3, [r3, #8]
 800c9f6:	0e1b      	lsrs	r3, r3, #24
 800c9f8:	f003 030f 	and.w	r3, r3, #15
 800c9fc:	e006      	b.n	800ca0c <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>
 800c9fe:	4b3b      	ldr	r3, [pc, #236]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800ca00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800ca04:	041b      	lsls	r3, r3, #16
 800ca06:	0e1b      	lsrs	r3, r3, #24
 800ca08:	f003 030f 	and.w	r3, r3, #15
 800ca0c:	4a39      	ldr	r2, [pc, #228]	@ (800caf4 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800ca0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ca12:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca14:	e374      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 800ca16:	2300      	movs	r3, #0
 800ca18:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca1a:	e371      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 800ca1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ca20:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800ca24:	430b      	orrs	r3, r1
 800ca26:	d16a      	bne.n	800cafe <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 800ca28:	4b30      	ldr	r3, [pc, #192]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800ca2a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ca2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ca32:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 800ca34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d120      	bne.n	800ca7c <HAL_RCCEx_GetPeriphCLKFreq+0xd24>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800ca3a:	4b2c      	ldr	r3, [pc, #176]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	f003 0320 	and.w	r3, r3, #32
 800ca42:	2b20      	cmp	r3, #32
 800ca44:	d117      	bne.n	800ca76 <HAL_RCCEx_GetPeriphCLKFreq+0xd1e>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800ca46:	4b29      	ldr	r3, [pc, #164]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800ca48:	689b      	ldr	r3, [r3, #8]
 800ca4a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d005      	beq.n	800ca5e <HAL_RCCEx_GetPeriphCLKFreq+0xd06>
 800ca52:	4b26      	ldr	r3, [pc, #152]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800ca54:	689b      	ldr	r3, [r3, #8]
 800ca56:	0e1b      	lsrs	r3, r3, #24
 800ca58:	f003 030f 	and.w	r3, r3, #15
 800ca5c:	e006      	b.n	800ca6c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 800ca5e:	4b23      	ldr	r3, [pc, #140]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800ca60:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800ca64:	041b      	lsls	r3, r3, #16
 800ca66:	0e1b      	lsrs	r3, r3, #24
 800ca68:	f003 030f 	and.w	r3, r3, #15
 800ca6c:	4a21      	ldr	r2, [pc, #132]	@ (800caf4 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800ca6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ca72:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca74:	e344      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 800ca76:	2300      	movs	r3, #0
 800ca78:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca7a:	e341      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 800ca7c:	4b1b      	ldr	r3, [pc, #108]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800ca7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ca82:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ca86:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ca8a:	d112      	bne.n	800cab2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 800ca8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ca92:	d10e      	bne.n	800cab2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800ca94:	4b15      	ldr	r3, [pc, #84]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800ca96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ca9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ca9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800caa2:	d102      	bne.n	800caaa <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
      {
        frequency = LSI_VALUE / 128U;
 800caa4:	23fa      	movs	r3, #250	@ 0xfa
 800caa6:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800caa8:	e32a      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 800caaa:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800caae:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800cab0:	e326      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 800cab2:	4b0e      	ldr	r3, [pc, #56]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800caba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cabe:	d106      	bne.n	800cace <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
 800cac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cac2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cac6:	d102      	bne.n	800cace <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
    {
      frequency = HSI_VALUE;
 800cac8:	4b09      	ldr	r3, [pc, #36]	@ (800caf0 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800caca:	637b      	str	r3, [r7, #52]	@ 0x34
 800cacc:	e318      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 800cace:	4b07      	ldr	r3, [pc, #28]	@ (800caec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800cad0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cad4:	f003 0302 	and.w	r3, r3, #2
 800cad8:	2b02      	cmp	r3, #2
 800cada:	d10d      	bne.n	800caf8 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
 800cadc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cade:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cae2:	d109      	bne.n	800caf8 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
    {
      frequency = LSE_VALUE;
 800cae4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cae8:	637b      	str	r3, [r7, #52]	@ 0x34
 800caea:	e309      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800caec:	46020c00 	.word	0x46020c00
 800caf0:	00f42400 	.word	0x00f42400
 800caf4:	08018d5c 	.word	0x08018d5c
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 800caf8:	2300      	movs	r3, #0
 800cafa:	637b      	str	r3, [r7, #52]	@ 0x34
 800cafc:	e300      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 800cafe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cb02:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800cb06:	430b      	orrs	r3, r1
 800cb08:	d164      	bne.n	800cbd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe7c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800cb0a:	4ba2      	ldr	r3, [pc, #648]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cb0c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800cb10:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800cb14:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 800cb16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d120      	bne.n	800cb5e <HAL_RCCEx_GetPeriphCLKFreq+0xe06>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800cb1c:	4b9d      	ldr	r3, [pc, #628]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	f003 0320 	and.w	r3, r3, #32
 800cb24:	2b20      	cmp	r3, #32
 800cb26:	d117      	bne.n	800cb58 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800cb28:	4b9a      	ldr	r3, [pc, #616]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cb2a:	689b      	ldr	r3, [r3, #8]
 800cb2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d005      	beq.n	800cb40 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
 800cb34:	4b97      	ldr	r3, [pc, #604]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cb36:	689b      	ldr	r3, [r3, #8]
 800cb38:	0e1b      	lsrs	r3, r3, #24
 800cb3a:	f003 030f 	and.w	r3, r3, #15
 800cb3e:	e006      	b.n	800cb4e <HAL_RCCEx_GetPeriphCLKFreq+0xdf6>
 800cb40:	4b94      	ldr	r3, [pc, #592]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cb42:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800cb46:	041b      	lsls	r3, r3, #16
 800cb48:	0e1b      	lsrs	r3, r3, #24
 800cb4a:	f003 030f 	and.w	r3, r3, #15
 800cb4e:	4a92      	ldr	r2, [pc, #584]	@ (800cd98 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 800cb50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cb54:	637b      	str	r3, [r7, #52]	@ 0x34
 800cb56:	e2d3      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 800cb58:	2300      	movs	r3, #0
 800cb5a:	637b      	str	r3, [r7, #52]	@ 0x34
 800cb5c:	e2d0      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 800cb5e:	4b8d      	ldr	r3, [pc, #564]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cb60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cb64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cb68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cb6c:	d112      	bne.n	800cb94 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
 800cb6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cb74:	d10e      	bne.n	800cb94 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800cb76:	4b87      	ldr	r3, [pc, #540]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cb78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cb7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cb80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cb84:	d102      	bne.n	800cb8c <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
      {
        frequency = LSI_VALUE / 128U;
 800cb86:	23fa      	movs	r3, #250	@ 0xfa
 800cb88:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800cb8a:	e2b9      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 800cb8c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800cb90:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800cb92:	e2b5      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 800cb94:	4b7f      	ldr	r3, [pc, #508]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cb9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cba0:	d106      	bne.n	800cbb0 <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
 800cba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cba4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cba8:	d102      	bne.n	800cbb0 <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
    {
      frequency = HSI_VALUE;
 800cbaa:	4b7c      	ldr	r3, [pc, #496]	@ (800cd9c <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800cbac:	637b      	str	r3, [r7, #52]	@ 0x34
 800cbae:	e2a7      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 800cbb0:	4b78      	ldr	r3, [pc, #480]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cbb2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cbb6:	f003 0302 	and.w	r3, r3, #2
 800cbba:	2b02      	cmp	r3, #2
 800cbbc:	d107      	bne.n	800cbce <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
 800cbbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbc0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cbc4:	d103      	bne.n	800cbce <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
    {
      frequency = LSE_VALUE;
 800cbc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cbca:	637b      	str	r3, [r7, #52]	@ 0x34
 800cbcc:	e298      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 800cbce:	2300      	movs	r3, #0
 800cbd0:	637b      	str	r3, [r7, #52]	@ 0x34
 800cbd2:	e295      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 800cbd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cbd8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800cbdc:	430b      	orrs	r3, r1
 800cbde:	d147      	bne.n	800cc70 <HAL_RCCEx_GetPeriphCLKFreq+0xf18>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800cbe0:	4b6c      	ldr	r3, [pc, #432]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cbe2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cbe6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800cbea:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 800cbec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d103      	bne.n	800cbfa <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800cbf2:	f7fd fde9 	bl	800a7c8 <HAL_RCC_GetPCLK1Freq>
 800cbf6:	6378      	str	r0, [r7, #52]	@ 0x34
 800cbf8:	e282      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 800cbfa:	4b66      	ldr	r3, [pc, #408]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cbfc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cc00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cc04:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cc08:	d112      	bne.n	800cc30 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
 800cc0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc0c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800cc10:	d10e      	bne.n	800cc30 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800cc12:	4b60      	ldr	r3, [pc, #384]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cc14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cc18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cc1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cc20:	d102      	bne.n	800cc28 <HAL_RCCEx_GetPeriphCLKFreq+0xed0>
      {
        frequency = LSI_VALUE / 128U;
 800cc22:	23fa      	movs	r3, #250	@ 0xfa
 800cc24:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800cc26:	e26b      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 800cc28:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800cc2c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800cc2e:	e267      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 800cc30:	4b58      	ldr	r3, [pc, #352]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cc38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cc3c:	d106      	bne.n	800cc4c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 800cc3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc40:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800cc44:	d102      	bne.n	800cc4c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
    {
      frequency = HSI_VALUE;
 800cc46:	4b55      	ldr	r3, [pc, #340]	@ (800cd9c <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800cc48:	637b      	str	r3, [r7, #52]	@ 0x34
 800cc4a:	e259      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 800cc4c:	4b51      	ldr	r3, [pc, #324]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cc4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cc52:	f003 0302 	and.w	r3, r3, #2
 800cc56:	2b02      	cmp	r3, #2
 800cc58:	d107      	bne.n	800cc6a <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
 800cc5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc5c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800cc60:	d103      	bne.n	800cc6a <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
    {
      frequency = LSE_VALUE;
 800cc62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cc66:	637b      	str	r3, [r7, #52]	@ 0x34
 800cc68:	e24a      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 800cc6a:	2300      	movs	r3, #0
 800cc6c:	637b      	str	r3, [r7, #52]	@ 0x34
 800cc6e:	e247      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 800cc70:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cc74:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 800cc78:	430b      	orrs	r3, r1
 800cc7a:	d12d      	bne.n	800ccd8 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 800cc7c:	4b45      	ldr	r3, [pc, #276]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cc7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cc82:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800cc86:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 800cc88:	4b42      	ldr	r3, [pc, #264]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cc90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cc94:	d105      	bne.n	800cca2 <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
 800cc96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d102      	bne.n	800cca2 <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
    {
      frequency = HSE_VALUE;
 800cc9c:	4b3f      	ldr	r3, [pc, #252]	@ (800cd9c <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800cc9e:	637b      	str	r3, [r7, #52]	@ 0x34
 800cca0:	e22e      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 800cca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cca4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cca8:	d107      	bne.n	800ccba <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ccaa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ccae:	4618      	mov	r0, r3
 800ccb0:	f7fe fc44 	bl	800b53c <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 800ccb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccb6:	637b      	str	r3, [r7, #52]	@ 0x34
 800ccb8:	e222      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800ccba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccbc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ccc0:	d107      	bne.n	800ccd2 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ccc2:	f107 0318 	add.w	r3, r7, #24
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	f7fe fd92 	bl	800b7f0 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 800cccc:	69bb      	ldr	r3, [r7, #24]
 800ccce:	637b      	str	r3, [r7, #52]	@ 0x34
 800ccd0:	e216      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 800ccd2:	2300      	movs	r3, #0
 800ccd4:	637b      	str	r3, [r7, #52]	@ 0x34
 800ccd6:	e213      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 800ccd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ccdc:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 800cce0:	430b      	orrs	r3, r1
 800cce2:	d15d      	bne.n	800cda0 <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800cce4:	4b2b      	ldr	r3, [pc, #172]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cce6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ccea:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800ccee:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800ccf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccf2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ccf6:	d028      	beq.n	800cd4a <HAL_RCCEx_GetPeriphCLKFreq+0xff2>
 800ccf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccfa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ccfe:	d845      	bhi.n	800cd8c <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 800cd00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd02:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cd06:	d013      	beq.n	800cd30 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 800cd08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd0a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cd0e:	d83d      	bhi.n	800cd8c <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 800cd10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d004      	beq.n	800cd20 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>
 800cd16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cd1c:	d004      	beq.n	800cd28 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
 800cd1e:	e035      	b.n	800cd8c <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 800cd20:	f7fd fd66 	bl	800a7f0 <HAL_RCC_GetPCLK2Freq>
 800cd24:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800cd26:	e1eb      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800cd28:	f7fd fc32 	bl	800a590 <HAL_RCC_GetSysClockFreq>
 800cd2c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800cd2e:	e1e7      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cd30:	4b18      	ldr	r3, [pc, #96]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cd38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cd3c:	d102      	bne.n	800cd44 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>
        {
          frequency = HSI_VALUE;
 800cd3e:	4b17      	ldr	r3, [pc, #92]	@ (800cd9c <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800cd40:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800cd42:	e1dd      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800cd44:	2300      	movs	r3, #0
 800cd46:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800cd48:	e1da      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800cd4a:	4b12      	ldr	r3, [pc, #72]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	f003 0320 	and.w	r3, r3, #32
 800cd52:	2b20      	cmp	r3, #32
 800cd54:	d117      	bne.n	800cd86 <HAL_RCCEx_GetPeriphCLKFreq+0x102e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800cd56:	4b0f      	ldr	r3, [pc, #60]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cd58:	689b      	ldr	r3, [r3, #8]
 800cd5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d005      	beq.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0x1016>
 800cd62:	4b0c      	ldr	r3, [pc, #48]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cd64:	689b      	ldr	r3, [r3, #8]
 800cd66:	0e1b      	lsrs	r3, r3, #24
 800cd68:	f003 030f 	and.w	r3, r3, #15
 800cd6c:	e006      	b.n	800cd7c <HAL_RCCEx_GetPeriphCLKFreq+0x1024>
 800cd6e:	4b09      	ldr	r3, [pc, #36]	@ (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800cd70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800cd74:	041b      	lsls	r3, r3, #16
 800cd76:	0e1b      	lsrs	r3, r3, #24
 800cd78:	f003 030f 	and.w	r3, r3, #15
 800cd7c:	4a06      	ldr	r2, [pc, #24]	@ (800cd98 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 800cd7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cd82:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800cd84:	e1bc      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800cd86:	2300      	movs	r3, #0
 800cd88:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800cd8a:	e1b9      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800cd8c:	2300      	movs	r3, #0
 800cd8e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800cd90:	e1b6      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800cd92:	bf00      	nop
 800cd94:	46020c00 	.word	0x46020c00
 800cd98:	08018d5c 	.word	0x08018d5c
 800cd9c:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 800cda0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cda4:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 800cda8:	430b      	orrs	r3, r1
 800cdaa:	d156      	bne.n	800ce5a <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800cdac:	4ba5      	ldr	r3, [pc, #660]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800cdae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cdb2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800cdb6:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800cdb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800cdbe:	d028      	beq.n	800ce12 <HAL_RCCEx_GetPeriphCLKFreq+0x10ba>
 800cdc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdc2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800cdc6:	d845      	bhi.n	800ce54 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 800cdc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cdce:	d013      	beq.n	800cdf8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
 800cdd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdd2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cdd6:	d83d      	bhi.n	800ce54 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 800cdd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d004      	beq.n	800cde8 <HAL_RCCEx_GetPeriphCLKFreq+0x1090>
 800cdde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cde0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cde4:	d004      	beq.n	800cdf0 <HAL_RCCEx_GetPeriphCLKFreq+0x1098>
 800cde6:	e035      	b.n	800ce54 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 800cde8:	f7fd fcee 	bl	800a7c8 <HAL_RCC_GetPCLK1Freq>
 800cdec:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800cdee:	e187      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800cdf0:	f7fd fbce 	bl	800a590 <HAL_RCC_GetSysClockFreq>
 800cdf4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800cdf6:	e183      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cdf8:	4b92      	ldr	r3, [pc, #584]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ce00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ce04:	d102      	bne.n	800ce0c <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
        {
          frequency = HSI_VALUE;
 800ce06:	4b90      	ldr	r3, [pc, #576]	@ (800d048 <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 800ce08:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800ce0a:	e179      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800ce0c:	2300      	movs	r3, #0
 800ce0e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ce10:	e176      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800ce12:	4b8c      	ldr	r3, [pc, #560]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	f003 0320 	and.w	r3, r3, #32
 800ce1a:	2b20      	cmp	r3, #32
 800ce1c:	d117      	bne.n	800ce4e <HAL_RCCEx_GetPeriphCLKFreq+0x10f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800ce1e:	4b89      	ldr	r3, [pc, #548]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800ce20:	689b      	ldr	r3, [r3, #8]
 800ce22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d005      	beq.n	800ce36 <HAL_RCCEx_GetPeriphCLKFreq+0x10de>
 800ce2a:	4b86      	ldr	r3, [pc, #536]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800ce2c:	689b      	ldr	r3, [r3, #8]
 800ce2e:	0e1b      	lsrs	r3, r3, #24
 800ce30:	f003 030f 	and.w	r3, r3, #15
 800ce34:	e006      	b.n	800ce44 <HAL_RCCEx_GetPeriphCLKFreq+0x10ec>
 800ce36:	4b83      	ldr	r3, [pc, #524]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800ce38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800ce3c:	041b      	lsls	r3, r3, #16
 800ce3e:	0e1b      	lsrs	r3, r3, #24
 800ce40:	f003 030f 	and.w	r3, r3, #15
 800ce44:	4a81      	ldr	r2, [pc, #516]	@ (800d04c <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 800ce46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce4a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800ce4c:	e158      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800ce4e:	2300      	movs	r3, #0
 800ce50:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ce52:	e155      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800ce54:	2300      	movs	r3, #0
 800ce56:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ce58:	e152      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 800ce5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ce5e:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 800ce62:	430b      	orrs	r3, r1
 800ce64:	d177      	bne.n	800cf56 <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800ce66:	4b77      	ldr	r3, [pc, #476]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800ce68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ce6c:	f003 0318 	and.w	r3, r3, #24
 800ce70:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800ce72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce74:	2b18      	cmp	r3, #24
 800ce76:	d86b      	bhi.n	800cf50 <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
 800ce78:	a201      	add	r2, pc, #4	@ (adr r2, 800ce80 <HAL_RCCEx_GetPeriphCLKFreq+0x1128>)
 800ce7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce7e:	bf00      	nop
 800ce80:	0800cee5 	.word	0x0800cee5
 800ce84:	0800cf51 	.word	0x0800cf51
 800ce88:	0800cf51 	.word	0x0800cf51
 800ce8c:	0800cf51 	.word	0x0800cf51
 800ce90:	0800cf51 	.word	0x0800cf51
 800ce94:	0800cf51 	.word	0x0800cf51
 800ce98:	0800cf51 	.word	0x0800cf51
 800ce9c:	0800cf51 	.word	0x0800cf51
 800cea0:	0800ceed 	.word	0x0800ceed
 800cea4:	0800cf51 	.word	0x0800cf51
 800cea8:	0800cf51 	.word	0x0800cf51
 800ceac:	0800cf51 	.word	0x0800cf51
 800ceb0:	0800cf51 	.word	0x0800cf51
 800ceb4:	0800cf51 	.word	0x0800cf51
 800ceb8:	0800cf51 	.word	0x0800cf51
 800cebc:	0800cf51 	.word	0x0800cf51
 800cec0:	0800cef5 	.word	0x0800cef5
 800cec4:	0800cf51 	.word	0x0800cf51
 800cec8:	0800cf51 	.word	0x0800cf51
 800cecc:	0800cf51 	.word	0x0800cf51
 800ced0:	0800cf51 	.word	0x0800cf51
 800ced4:	0800cf51 	.word	0x0800cf51
 800ced8:	0800cf51 	.word	0x0800cf51
 800cedc:	0800cf51 	.word	0x0800cf51
 800cee0:	0800cf0f 	.word	0x0800cf0f
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 800cee4:	f7fd fc98 	bl	800a818 <HAL_RCC_GetPCLK3Freq>
 800cee8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800ceea:	e109      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800ceec:	f7fd fb50 	bl	800a590 <HAL_RCC_GetSysClockFreq>
 800cef0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800cef2:	e105      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cef4:	4b53      	ldr	r3, [pc, #332]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cefc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cf00:	d102      	bne.n	800cf08 <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
        {
          frequency = HSI_VALUE;
 800cf02:	4b51      	ldr	r3, [pc, #324]	@ (800d048 <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 800cf04:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800cf06:	e0fb      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800cf08:	2300      	movs	r3, #0
 800cf0a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800cf0c:	e0f8      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800cf0e:	4b4d      	ldr	r3, [pc, #308]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	f003 0320 	and.w	r3, r3, #32
 800cf16:	2b20      	cmp	r3, #32
 800cf18:	d117      	bne.n	800cf4a <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800cf1a:	4b4a      	ldr	r3, [pc, #296]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800cf1c:	689b      	ldr	r3, [r3, #8]
 800cf1e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d005      	beq.n	800cf32 <HAL_RCCEx_GetPeriphCLKFreq+0x11da>
 800cf26:	4b47      	ldr	r3, [pc, #284]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800cf28:	689b      	ldr	r3, [r3, #8]
 800cf2a:	0e1b      	lsrs	r3, r3, #24
 800cf2c:	f003 030f 	and.w	r3, r3, #15
 800cf30:	e006      	b.n	800cf40 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 800cf32:	4b44      	ldr	r3, [pc, #272]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800cf34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800cf38:	041b      	lsls	r3, r3, #16
 800cf3a:	0e1b      	lsrs	r3, r3, #24
 800cf3c:	f003 030f 	and.w	r3, r3, #15
 800cf40:	4a42      	ldr	r2, [pc, #264]	@ (800d04c <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 800cf42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cf46:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800cf48:	e0da      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800cf4e:	e0d7      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800cf50:	2300      	movs	r3, #0
 800cf52:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800cf54:	e0d4      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 800cf56:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cf5a:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 800cf5e:	430b      	orrs	r3, r1
 800cf60:	d155      	bne.n	800d00e <HAL_RCCEx_GetPeriphCLKFreq+0x12b6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800cf62:	4b38      	ldr	r3, [pc, #224]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800cf64:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800cf68:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800cf6c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800cf6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf70:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cf74:	d013      	beq.n	800cf9e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
 800cf76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf78:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cf7c:	d844      	bhi.n	800d008 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 800cf7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf80:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cf84:	d013      	beq.n	800cfae <HAL_RCCEx_GetPeriphCLKFreq+0x1256>
 800cf86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf88:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cf8c:	d83c      	bhi.n	800d008 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 800cf8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d014      	beq.n	800cfbe <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 800cf94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cf9a:	d014      	beq.n	800cfc6 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 800cf9c:	e034      	b.n	800d008 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cf9e:	f107 0318 	add.w	r3, r7, #24
 800cfa2:	4618      	mov	r0, r3
 800cfa4:	f7fe fc24 	bl	800b7f0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800cfa8:	69fb      	ldr	r3, [r7, #28]
 800cfaa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800cfac:	e0a8      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cfae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cfb2:	4618      	mov	r0, r3
 800cfb4:	f7fe fac2 	bl	800b53c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800cfb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800cfbc:	e0a0      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800cfbe:	f7fd fae7 	bl	800a590 <HAL_RCC_GetSysClockFreq>
 800cfc2:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800cfc4:	e09c      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800cfc6:	4b1f      	ldr	r3, [pc, #124]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	f003 0320 	and.w	r3, r3, #32
 800cfce:	2b20      	cmp	r3, #32
 800cfd0:	d117      	bne.n	800d002 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800cfd2:	4b1c      	ldr	r3, [pc, #112]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800cfd4:	689b      	ldr	r3, [r3, #8]
 800cfd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d005      	beq.n	800cfea <HAL_RCCEx_GetPeriphCLKFreq+0x1292>
 800cfde:	4b19      	ldr	r3, [pc, #100]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800cfe0:	689b      	ldr	r3, [r3, #8]
 800cfe2:	0e1b      	lsrs	r3, r3, #24
 800cfe4:	f003 030f 	and.w	r3, r3, #15
 800cfe8:	e006      	b.n	800cff8 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 800cfea:	4b16      	ldr	r3, [pc, #88]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800cfec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800cff0:	041b      	lsls	r3, r3, #16
 800cff2:	0e1b      	lsrs	r3, r3, #24
 800cff4:	f003 030f 	and.w	r3, r3, #15
 800cff8:	4a14      	ldr	r2, [pc, #80]	@ (800d04c <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 800cffa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cffe:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800d000:	e07e      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800d002:	2300      	movs	r3, #0
 800d004:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d006:	e07b      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800d008:	2300      	movs	r3, #0
 800d00a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d00c:	e078      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 800d00e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d012:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 800d016:	430b      	orrs	r3, r1
 800d018:	d138      	bne.n	800d08c <HAL_RCCEx_GetPeriphCLKFreq+0x1334>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 800d01a:	4b0a      	ldr	r3, [pc, #40]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800d01c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d020:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d024:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 800d026:	4b07      	ldr	r3, [pc, #28]	@ (800d044 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800d028:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d02c:	f003 0302 	and.w	r3, r3, #2
 800d030:	2b02      	cmp	r3, #2
 800d032:	d10d      	bne.n	800d050 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
 800d034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d036:	2b00      	cmp	r3, #0
 800d038:	d10a      	bne.n	800d050 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
    {
      frequency = LSE_VALUE;
 800d03a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d03e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d040:	e05e      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800d042:	bf00      	nop
 800d044:	46020c00 	.word	0x46020c00
 800d048:	00f42400 	.word	0x00f42400
 800d04c:	08018d5c 	.word	0x08018d5c
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 800d050:	4b2e      	ldr	r3, [pc, #184]	@ (800d10c <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800d052:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d056:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d05a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d05e:	d112      	bne.n	800d086 <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
 800d060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d062:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d066:	d10e      	bne.n	800d086 <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800d068:	4b28      	ldr	r3, [pc, #160]	@ (800d10c <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800d06a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d06e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d072:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d076:	d102      	bne.n	800d07e <HAL_RCCEx_GetPeriphCLKFreq+0x1326>
      {
        frequency = LSI_VALUE / 128U;
 800d078:	23fa      	movs	r3, #250	@ 0xfa
 800d07a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800d07c:	e040      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 800d07e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800d082:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800d084:	e03c      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 800d086:	2300      	movs	r3, #0
 800d088:	637b      	str	r3, [r7, #52]	@ 0x34
 800d08a:	e039      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 800d08c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d090:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800d094:	430b      	orrs	r3, r1
 800d096:	d131      	bne.n	800d0fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800d098:	4b1c      	ldr	r3, [pc, #112]	@ (800d10c <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800d09a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800d09e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800d0a2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800d0a4:	4b19      	ldr	r3, [pc, #100]	@ (800d10c <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d0ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d0b0:	d105      	bne.n	800d0be <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
 800d0b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d102      	bne.n	800d0be <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
    {
      frequency = HSI48_VALUE;
 800d0b8:	4b15      	ldr	r3, [pc, #84]	@ (800d110 <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 800d0ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800d0bc:	e020      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 800d0be:	4b13      	ldr	r3, [pc, #76]	@ (800d10c <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d0c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d0ca:	d106      	bne.n	800d0da <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
 800d0cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d0d2:	d102      	bne.n	800d0da <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
    {
      frequency = HSI48_VALUE >> 1U ;
 800d0d4:	4b0f      	ldr	r3, [pc, #60]	@ (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>)
 800d0d6:	637b      	str	r3, [r7, #52]	@ 0x34
 800d0d8:	e012      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 800d0da:	4b0c      	ldr	r3, [pc, #48]	@ (800d10c <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d0e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d0e6:	d106      	bne.n	800d0f6 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
 800d0e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d0ee:	d102      	bne.n	800d0f6 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
    {
      frequency = HSI_VALUE;
 800d0f0:	4b09      	ldr	r3, [pc, #36]	@ (800d118 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>)
 800d0f2:	637b      	str	r3, [r7, #52]	@ 0x34
 800d0f4:	e004      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 800d0f6:	2300      	movs	r3, #0
 800d0f8:	637b      	str	r3, [r7, #52]	@ 0x34
 800d0fa:	e001      	b.n	800d100 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 800d100:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d102:	4618      	mov	r0, r3
 800d104:	3738      	adds	r7, #56	@ 0x38
 800d106:	46bd      	mov	sp, r7
 800d108:	bd80      	pop	{r7, pc}
 800d10a:	bf00      	nop
 800d10c:	46020c00 	.word	0x46020c00
 800d110:	02dc6c00 	.word	0x02dc6c00
 800d114:	016e3600 	.word	0x016e3600
 800d118:	00f42400 	.word	0x00f42400

0800d11c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800d11c:	b580      	push	{r7, lr}
 800d11e:	b084      	sub	sp, #16
 800d120:	af00      	add	r7, sp, #0
 800d122:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 800d124:	4b47      	ldr	r3, [pc, #284]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	4a46      	ldr	r2, [pc, #280]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d12a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d12e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800d130:	f7f9 f8f0 	bl	8006314 <HAL_GetTick>
 800d134:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d136:	e008      	b.n	800d14a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d138:	f7f9 f8ec 	bl	8006314 <HAL_GetTick>
 800d13c:	4602      	mov	r2, r0
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	1ad3      	subs	r3, r2, r3
 800d142:	2b02      	cmp	r3, #2
 800d144:	d901      	bls.n	800d14a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800d146:	2303      	movs	r3, #3
 800d148:	e077      	b.n	800d23a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d14a:	4b3e      	ldr	r3, [pc, #248]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d152:	2b00      	cmp	r3, #0
 800d154:	d1f0      	bne.n	800d138 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800d156:	4b3b      	ldr	r3, [pc, #236]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d15a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800d15e:	f023 0303 	bic.w	r3, r3, #3
 800d162:	687a      	ldr	r2, [r7, #4]
 800d164:	6811      	ldr	r1, [r2, #0]
 800d166:	687a      	ldr	r2, [r7, #4]
 800d168:	6852      	ldr	r2, [r2, #4]
 800d16a:	3a01      	subs	r2, #1
 800d16c:	0212      	lsls	r2, r2, #8
 800d16e:	430a      	orrs	r2, r1
 800d170:	4934      	ldr	r1, [pc, #208]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d172:	4313      	orrs	r3, r2
 800d174:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800d176:	4b33      	ldr	r3, [pc, #204]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d178:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d17a:	4b33      	ldr	r3, [pc, #204]	@ (800d248 <RCCEx_PLL2_Config+0x12c>)
 800d17c:	4013      	ands	r3, r2
 800d17e:	687a      	ldr	r2, [r7, #4]
 800d180:	6892      	ldr	r2, [r2, #8]
 800d182:	3a01      	subs	r2, #1
 800d184:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800d188:	687a      	ldr	r2, [r7, #4]
 800d18a:	68d2      	ldr	r2, [r2, #12]
 800d18c:	3a01      	subs	r2, #1
 800d18e:	0252      	lsls	r2, r2, #9
 800d190:	b292      	uxth	r2, r2
 800d192:	4311      	orrs	r1, r2
 800d194:	687a      	ldr	r2, [r7, #4]
 800d196:	6912      	ldr	r2, [r2, #16]
 800d198:	3a01      	subs	r2, #1
 800d19a:	0412      	lsls	r2, r2, #16
 800d19c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800d1a0:	4311      	orrs	r1, r2
 800d1a2:	687a      	ldr	r2, [r7, #4]
 800d1a4:	6952      	ldr	r2, [r2, #20]
 800d1a6:	3a01      	subs	r2, #1
 800d1a8:	0612      	lsls	r2, r2, #24
 800d1aa:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800d1ae:	430a      	orrs	r2, r1
 800d1b0:	4924      	ldr	r1, [pc, #144]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d1b2:	4313      	orrs	r3, r2
 800d1b4:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800d1b6:	4b23      	ldr	r3, [pc, #140]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d1b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1ba:	f023 020c 	bic.w	r2, r3, #12
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	699b      	ldr	r3, [r3, #24]
 800d1c2:	4920      	ldr	r1, [pc, #128]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d1c4:	4313      	orrs	r3, r2
 800d1c6:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800d1c8:	4b1e      	ldr	r3, [pc, #120]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d1ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	6a1b      	ldr	r3, [r3, #32]
 800d1d0:	491c      	ldr	r1, [pc, #112]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d1d2:	4313      	orrs	r3, r2
 800d1d4:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 800d1d6:	4b1b      	ldr	r3, [pc, #108]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d1d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1da:	4a1a      	ldr	r2, [pc, #104]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d1dc:	f023 0310 	bic.w	r3, r3, #16
 800d1e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800d1e2:	4b18      	ldr	r3, [pc, #96]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d1e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d1e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d1ea:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800d1ee:	687a      	ldr	r2, [r7, #4]
 800d1f0:	69d2      	ldr	r2, [r2, #28]
 800d1f2:	00d2      	lsls	r2, r2, #3
 800d1f4:	4913      	ldr	r1, [pc, #76]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d1f6:	4313      	orrs	r3, r2
 800d1f8:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 800d1fa:	4b12      	ldr	r3, [pc, #72]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d1fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1fe:	4a11      	ldr	r2, [pc, #68]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d200:	f043 0310 	orr.w	r3, r3, #16
 800d204:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 800d206:	4b0f      	ldr	r3, [pc, #60]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	4a0e      	ldr	r2, [pc, #56]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d20c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d210:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800d212:	f7f9 f87f 	bl	8006314 <HAL_GetTick>
 800d216:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d218:	e008      	b.n	800d22c <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d21a:	f7f9 f87b 	bl	8006314 <HAL_GetTick>
 800d21e:	4602      	mov	r2, r0
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	1ad3      	subs	r3, r2, r3
 800d224:	2b02      	cmp	r3, #2
 800d226:	d901      	bls.n	800d22c <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 800d228:	2303      	movs	r3, #3
 800d22a:	e006      	b.n	800d23a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d22c:	4b05      	ldr	r3, [pc, #20]	@ (800d244 <RCCEx_PLL2_Config+0x128>)
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d234:	2b00      	cmp	r3, #0
 800d236:	d0f0      	beq.n	800d21a <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 800d238:	2300      	movs	r3, #0

}
 800d23a:	4618      	mov	r0, r3
 800d23c:	3710      	adds	r7, #16
 800d23e:	46bd      	mov	sp, r7
 800d240:	bd80      	pop	{r7, pc}
 800d242:	bf00      	nop
 800d244:	46020c00 	.word	0x46020c00
 800d248:	80800000 	.word	0x80800000

0800d24c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800d24c:	b580      	push	{r7, lr}
 800d24e:	b084      	sub	sp, #16
 800d250:	af00      	add	r7, sp, #0
 800d252:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 800d254:	4b47      	ldr	r3, [pc, #284]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	4a46      	ldr	r2, [pc, #280]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d25a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d25e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800d260:	f7f9 f858 	bl	8006314 <HAL_GetTick>
 800d264:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d266:	e008      	b.n	800d27a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d268:	f7f9 f854 	bl	8006314 <HAL_GetTick>
 800d26c:	4602      	mov	r2, r0
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	1ad3      	subs	r3, r2, r3
 800d272:	2b02      	cmp	r3, #2
 800d274:	d901      	bls.n	800d27a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800d276:	2303      	movs	r3, #3
 800d278:	e077      	b.n	800d36a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d27a:	4b3e      	ldr	r3, [pc, #248]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d282:	2b00      	cmp	r3, #0
 800d284:	d1f0      	bne.n	800d268 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800d286:	4b3b      	ldr	r3, [pc, #236]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d28a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800d28e:	f023 0303 	bic.w	r3, r3, #3
 800d292:	687a      	ldr	r2, [r7, #4]
 800d294:	6811      	ldr	r1, [r2, #0]
 800d296:	687a      	ldr	r2, [r7, #4]
 800d298:	6852      	ldr	r2, [r2, #4]
 800d29a:	3a01      	subs	r2, #1
 800d29c:	0212      	lsls	r2, r2, #8
 800d29e:	430a      	orrs	r2, r1
 800d2a0:	4934      	ldr	r1, [pc, #208]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d2a2:	4313      	orrs	r3, r2
 800d2a4:	630b      	str	r3, [r1, #48]	@ 0x30
 800d2a6:	4b33      	ldr	r3, [pc, #204]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d2a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d2aa:	4b33      	ldr	r3, [pc, #204]	@ (800d378 <RCCEx_PLL3_Config+0x12c>)
 800d2ac:	4013      	ands	r3, r2
 800d2ae:	687a      	ldr	r2, [r7, #4]
 800d2b0:	6892      	ldr	r2, [r2, #8]
 800d2b2:	3a01      	subs	r2, #1
 800d2b4:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800d2b8:	687a      	ldr	r2, [r7, #4]
 800d2ba:	68d2      	ldr	r2, [r2, #12]
 800d2bc:	3a01      	subs	r2, #1
 800d2be:	0252      	lsls	r2, r2, #9
 800d2c0:	b292      	uxth	r2, r2
 800d2c2:	4311      	orrs	r1, r2
 800d2c4:	687a      	ldr	r2, [r7, #4]
 800d2c6:	6912      	ldr	r2, [r2, #16]
 800d2c8:	3a01      	subs	r2, #1
 800d2ca:	0412      	lsls	r2, r2, #16
 800d2cc:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800d2d0:	4311      	orrs	r1, r2
 800d2d2:	687a      	ldr	r2, [r7, #4]
 800d2d4:	6952      	ldr	r2, [r2, #20]
 800d2d6:	3a01      	subs	r2, #1
 800d2d8:	0612      	lsls	r2, r2, #24
 800d2da:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800d2de:	430a      	orrs	r2, r1
 800d2e0:	4924      	ldr	r1, [pc, #144]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d2e2:	4313      	orrs	r3, r2
 800d2e4:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 800d2e6:	4b23      	ldr	r3, [pc, #140]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d2e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d2ea:	f023 020c 	bic.w	r2, r3, #12
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	699b      	ldr	r3, [r3, #24]
 800d2f2:	4920      	ldr	r1, [pc, #128]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d2f4:	4313      	orrs	r3, r2
 800d2f6:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800d2f8:	4b1e      	ldr	r3, [pc, #120]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d2fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	6a1b      	ldr	r3, [r3, #32]
 800d300:	491c      	ldr	r1, [pc, #112]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d302:	4313      	orrs	r3, r2
 800d304:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 800d306:	4b1b      	ldr	r3, [pc, #108]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d30a:	4a1a      	ldr	r2, [pc, #104]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d30c:	f023 0310 	bic.w	r3, r3, #16
 800d310:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800d312:	4b18      	ldr	r3, [pc, #96]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d314:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d316:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d31a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800d31e:	687a      	ldr	r2, [r7, #4]
 800d320:	69d2      	ldr	r2, [r2, #28]
 800d322:	00d2      	lsls	r2, r2, #3
 800d324:	4913      	ldr	r1, [pc, #76]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d326:	4313      	orrs	r3, r2
 800d328:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 800d32a:	4b12      	ldr	r3, [pc, #72]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d32c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d32e:	4a11      	ldr	r2, [pc, #68]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d330:	f043 0310 	orr.w	r3, r3, #16
 800d334:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 800d336:	4b0f      	ldr	r3, [pc, #60]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	4a0e      	ldr	r2, [pc, #56]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d33c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d340:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800d342:	f7f8 ffe7 	bl	8006314 <HAL_GetTick>
 800d346:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d348:	e008      	b.n	800d35c <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d34a:	f7f8 ffe3 	bl	8006314 <HAL_GetTick>
 800d34e:	4602      	mov	r2, r0
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	1ad3      	subs	r3, r2, r3
 800d354:	2b02      	cmp	r3, #2
 800d356:	d901      	bls.n	800d35c <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 800d358:	2303      	movs	r3, #3
 800d35a:	e006      	b.n	800d36a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d35c:	4b05      	ldr	r3, [pc, #20]	@ (800d374 <RCCEx_PLL3_Config+0x128>)
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d364:	2b00      	cmp	r3, #0
 800d366:	d0f0      	beq.n	800d34a <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 800d368:	2300      	movs	r3, #0
}
 800d36a:	4618      	mov	r0, r3
 800d36c:	3710      	adds	r7, #16
 800d36e:	46bd      	mov	sp, r7
 800d370:	bd80      	pop	{r7, pc}
 800d372:	bf00      	nop
 800d374:	46020c00 	.word	0x46020c00
 800d378:	80800000 	.word	0x80800000

0800d37c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b084      	sub	sp, #16
 800d380:	af00      	add	r7, sp, #0
 800d382:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	2b00      	cmp	r3, #0
 800d388:	d101      	bne.n	800d38e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d38a:	2301      	movs	r3, #1
 800d38c:	e0fb      	b.n	800d586 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	4a7f      	ldr	r2, [pc, #508]	@ (800d590 <HAL_SPI_Init+0x214>)
 800d394:	4293      	cmp	r3, r2
 800d396:	d004      	beq.n	800d3a2 <HAL_SPI_Init+0x26>
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	4a7d      	ldr	r2, [pc, #500]	@ (800d594 <HAL_SPI_Init+0x218>)
 800d39e:	4293      	cmp	r3, r2
 800d3a0:	e000      	b.n	800d3a4 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800d3a2:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	4a78      	ldr	r2, [pc, #480]	@ (800d590 <HAL_SPI_Init+0x214>)
 800d3b0:	4293      	cmp	r3, r2
 800d3b2:	d004      	beq.n	800d3be <HAL_SPI_Init+0x42>
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	4a76      	ldr	r2, [pc, #472]	@ (800d594 <HAL_SPI_Init+0x218>)
 800d3ba:	4293      	cmp	r3, r2
 800d3bc:	d105      	bne.n	800d3ca <HAL_SPI_Init+0x4e>
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	68db      	ldr	r3, [r3, #12]
 800d3c2:	2b0f      	cmp	r3, #15
 800d3c4:	d901      	bls.n	800d3ca <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 800d3c6:	2301      	movs	r3, #1
 800d3c8:	e0dd      	b.n	800d586 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800d3ca:	6878      	ldr	r0, [r7, #4]
 800d3cc:	f000 feb0 	bl	800e130 <SPI_GetPacketSize>
 800d3d0:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	4a6e      	ldr	r2, [pc, #440]	@ (800d590 <HAL_SPI_Init+0x214>)
 800d3d8:	4293      	cmp	r3, r2
 800d3da:	d004      	beq.n	800d3e6 <HAL_SPI_Init+0x6a>
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	4a6c      	ldr	r2, [pc, #432]	@ (800d594 <HAL_SPI_Init+0x218>)
 800d3e2:	4293      	cmp	r3, r2
 800d3e4:	d102      	bne.n	800d3ec <HAL_SPI_Init+0x70>
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	2b08      	cmp	r3, #8
 800d3ea:	d816      	bhi.n	800d41a <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800d3f0:	4a69      	ldr	r2, [pc, #420]	@ (800d598 <HAL_SPI_Init+0x21c>)
 800d3f2:	4293      	cmp	r3, r2
 800d3f4:	d00e      	beq.n	800d414 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	4a68      	ldr	r2, [pc, #416]	@ (800d59c <HAL_SPI_Init+0x220>)
 800d3fc:	4293      	cmp	r3, r2
 800d3fe:	d009      	beq.n	800d414 <HAL_SPI_Init+0x98>
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	4a66      	ldr	r2, [pc, #408]	@ (800d5a0 <HAL_SPI_Init+0x224>)
 800d406:	4293      	cmp	r3, r2
 800d408:	d004      	beq.n	800d414 <HAL_SPI_Init+0x98>
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	4a65      	ldr	r2, [pc, #404]	@ (800d5a4 <HAL_SPI_Init+0x228>)
 800d410:	4293      	cmp	r3, r2
 800d412:	d104      	bne.n	800d41e <HAL_SPI_Init+0xa2>
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	2b10      	cmp	r3, #16
 800d418:	d901      	bls.n	800d41e <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 800d41a:	2301      	movs	r3, #1
 800d41c:	e0b3      	b.n	800d586 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800d424:	b2db      	uxtb	r3, r3
 800d426:	2b00      	cmp	r3, #0
 800d428:	d106      	bne.n	800d438 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	2200      	movs	r2, #0
 800d42e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d432:	6878      	ldr	r0, [r7, #4]
 800d434:	f7f8 f836 	bl	80054a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	2202      	movs	r2, #2
 800d43c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	681a      	ldr	r2, [r3, #0]
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	f022 0201 	bic.w	r2, r2, #1
 800d44e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	689b      	ldr	r3, [r3, #8]
 800d456:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800d45a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	699b      	ldr	r3, [r3, #24]
 800d460:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d464:	d119      	bne.n	800d49a <HAL_SPI_Init+0x11e>
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	685b      	ldr	r3, [r3, #4]
 800d46a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d46e:	d103      	bne.n	800d478 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800d474:	2b00      	cmp	r3, #0
 800d476:	d008      	beq.n	800d48a <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d10c      	bne.n	800d49a <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800d484:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d488:	d107      	bne.n	800d49a <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	681a      	ldr	r2, [r3, #0]
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d498:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	685b      	ldr	r3, [r3, #4]
 800d49e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d00f      	beq.n	800d4c6 <HAL_SPI_Init+0x14a>
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	68db      	ldr	r3, [r3, #12]
 800d4aa:	2b06      	cmp	r3, #6
 800d4ac:	d90b      	bls.n	800d4c6 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	430a      	orrs	r2, r1
 800d4c2:	601a      	str	r2, [r3, #0]
 800d4c4:	e007      	b.n	800d4d6 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	681a      	ldr	r2, [r3, #0]
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d4d4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	69da      	ldr	r2, [r3, #28]
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4de:	431a      	orrs	r2, r3
 800d4e0:	68bb      	ldr	r3, [r7, #8]
 800d4e2:	431a      	orrs	r2, r3
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d4e8:	ea42 0103 	orr.w	r1, r2, r3
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	68da      	ldr	r2, [r3, #12]
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	430a      	orrs	r2, r1
 800d4f6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d500:	431a      	orrs	r2, r3
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d506:	431a      	orrs	r2, r3
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	699b      	ldr	r3, [r3, #24]
 800d50c:	431a      	orrs	r2, r3
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	691b      	ldr	r3, [r3, #16]
 800d512:	431a      	orrs	r2, r3
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	695b      	ldr	r3, [r3, #20]
 800d518:	431a      	orrs	r2, r3
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	6a1b      	ldr	r3, [r3, #32]
 800d51e:	431a      	orrs	r2, r3
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	685b      	ldr	r3, [r3, #4]
 800d524:	431a      	orrs	r2, r3
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d52a:	431a      	orrs	r2, r3
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	689b      	ldr	r3, [r3, #8]
 800d530:	431a      	orrs	r2, r3
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d536:	431a      	orrs	r2, r3
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d53c:	431a      	orrs	r2, r3
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d542:	ea42 0103 	orr.w	r1, r2, r3
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	430a      	orrs	r2, r1
 800d550:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	685b      	ldr	r3, [r3, #4]
 800d556:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d00a      	beq.n	800d574 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	68db      	ldr	r3, [r3, #12]
 800d564:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	430a      	orrs	r2, r1
 800d572:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	2200      	movs	r2, #0
 800d578:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	2201      	movs	r2, #1
 800d580:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 800d584:	2300      	movs	r3, #0
}
 800d586:	4618      	mov	r0, r3
 800d588:	3710      	adds	r7, #16
 800d58a:	46bd      	mov	sp, r7
 800d58c:	bd80      	pop	{r7, pc}
 800d58e:	bf00      	nop
 800d590:	46002000 	.word	0x46002000
 800d594:	56002000 	.word	0x56002000
 800d598:	40013000 	.word	0x40013000
 800d59c:	50013000 	.word	0x50013000
 800d5a0:	40003800 	.word	0x40003800
 800d5a4:	50003800 	.word	0x50003800

0800d5a8 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d5a8:	b580      	push	{r7, lr}
 800d5aa:	b088      	sub	sp, #32
 800d5ac:	af02      	add	r7, sp, #8
 800d5ae:	60f8      	str	r0, [r7, #12]
 800d5b0:	60b9      	str	r1, [r7, #8]
 800d5b2:	603b      	str	r3, [r7, #0]
 800d5b4:	4613      	mov	r3, r2
 800d5b6:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	3320      	adds	r3, #32
 800d5be:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	4a90      	ldr	r2, [pc, #576]	@ (800d808 <HAL_SPI_Transmit+0x260>)
 800d5c6:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d5c8:	f7f8 fea4 	bl	8006314 <HAL_GetTick>
 800d5cc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800d5d4:	b2db      	uxtb	r3, r3
 800d5d6:	2b01      	cmp	r3, #1
 800d5d8:	d001      	beq.n	800d5de <HAL_SPI_Transmit+0x36>
  {
    return HAL_BUSY;
 800d5da:	2302      	movs	r3, #2
 800d5dc:	e1f4      	b.n	800d9c8 <HAL_SPI_Transmit+0x420>
  }

  if ((pData == NULL) || (Size == 0UL))
 800d5de:	68bb      	ldr	r3, [r7, #8]
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d002      	beq.n	800d5ea <HAL_SPI_Transmit+0x42>
 800d5e4:	88fb      	ldrh	r3, [r7, #6]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d101      	bne.n	800d5ee <HAL_SPI_Transmit+0x46>
  {
    return HAL_ERROR;
 800d5ea:	2301      	movs	r3, #1
 800d5ec:	e1ec      	b.n	800d9c8 <HAL_SPI_Transmit+0x420>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800d5f4:	2b01      	cmp	r3, #1
 800d5f6:	d101      	bne.n	800d5fc <HAL_SPI_Transmit+0x54>
 800d5f8:	2302      	movs	r3, #2
 800d5fa:	e1e5      	b.n	800d9c8 <HAL_SPI_Transmit+0x420>
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	2201      	movs	r2, #1
 800d600:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	2203      	movs	r2, #3
 800d608:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	2200      	movs	r2, #0
 800d610:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	68ba      	ldr	r2, [r7, #8]
 800d618:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	88fa      	ldrh	r2, [r7, #6]
 800d61e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	88fa      	ldrh	r2, [r7, #6]
 800d626:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	2200      	movs	r2, #0
 800d62e:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	2200      	movs	r2, #0
 800d634:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	2200      	movs	r2, #0
 800d63c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	2200      	movs	r2, #0
 800d644:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	2200      	movs	r2, #0
 800d64a:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	689b      	ldr	r3, [r3, #8]
 800d650:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800d654:	d108      	bne.n	800d668 <HAL_SPI_Transmit+0xc0>
  {
    SPI_1LINE_TX(hspi);
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	681a      	ldr	r2, [r3, #0]
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d664:	601a      	str	r2, [r3, #0]
 800d666:	e009      	b.n	800d67c <HAL_SPI_Transmit+0xd4>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	68db      	ldr	r3, [r3, #12]
 800d66e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800d67a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	685b      	ldr	r3, [r3, #4]
 800d682:	0c1b      	lsrs	r3, r3, #16
 800d684:	041b      	lsls	r3, r3, #16
 800d686:	88f9      	ldrh	r1, [r7, #6]
 800d688:	68fa      	ldr	r2, [r7, #12]
 800d68a:	6812      	ldr	r2, [r2, #0]
 800d68c:	430b      	orrs	r3, r1
 800d68e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	681a      	ldr	r2, [r3, #0]
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	f042 0201 	orr.w	r2, r2, #1
 800d69e:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	69db      	ldr	r3, [r3, #28]
 800d6a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d10c      	bne.n	800d6c8 <HAL_SPI_Transmit+0x120>
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	685b      	ldr	r3, [r3, #4]
 800d6b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d6b6:	d107      	bne.n	800d6c8 <HAL_SPI_Transmit+0x120>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	681a      	ldr	r2, [r3, #0]
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d6c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	68db      	ldr	r3, [r3, #12]
 800d6cc:	2b0f      	cmp	r3, #15
 800d6ce:	d95b      	bls.n	800d788 <HAL_SPI_Transmit+0x1e0>
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	4a4d      	ldr	r2, [pc, #308]	@ (800d80c <HAL_SPI_Transmit+0x264>)
 800d6d6:	4293      	cmp	r3, r2
 800d6d8:	d04f      	beq.n	800d77a <HAL_SPI_Transmit+0x1d2>
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	4a4c      	ldr	r2, [pc, #304]	@ (800d810 <HAL_SPI_Transmit+0x268>)
 800d6e0:	4293      	cmp	r3, r2
 800d6e2:	d04a      	beq.n	800d77a <HAL_SPI_Transmit+0x1d2>
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	4a4a      	ldr	r2, [pc, #296]	@ (800d814 <HAL_SPI_Transmit+0x26c>)
 800d6ea:	4293      	cmp	r3, r2
 800d6ec:	d045      	beq.n	800d77a <HAL_SPI_Transmit+0x1d2>
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	4a49      	ldr	r2, [pc, #292]	@ (800d818 <HAL_SPI_Transmit+0x270>)
 800d6f4:	4293      	cmp	r3, r2
 800d6f6:	d147      	bne.n	800d788 <HAL_SPI_Transmit+0x1e0>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800d6f8:	e03f      	b.n	800d77a <HAL_SPI_Transmit+0x1d2>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	695b      	ldr	r3, [r3, #20]
 800d700:	f003 0302 	and.w	r3, r3, #2
 800d704:	2b02      	cmp	r3, #2
 800d706:	d114      	bne.n	800d732 <HAL_SPI_Transmit+0x18a>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	6812      	ldr	r2, [r2, #0]
 800d712:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d718:	1d1a      	adds	r2, r3, #4
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d724:	b29b      	uxth	r3, r3
 800d726:	3b01      	subs	r3, #1
 800d728:	b29a      	uxth	r2, r3
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d730:	e023      	b.n	800d77a <HAL_SPI_Transmit+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d732:	f7f8 fdef 	bl	8006314 <HAL_GetTick>
 800d736:	4602      	mov	r2, r0
 800d738:	693b      	ldr	r3, [r7, #16]
 800d73a:	1ad3      	subs	r3, r2, r3
 800d73c:	683a      	ldr	r2, [r7, #0]
 800d73e:	429a      	cmp	r2, r3
 800d740:	d803      	bhi.n	800d74a <HAL_SPI_Transmit+0x1a2>
 800d742:	683b      	ldr	r3, [r7, #0]
 800d744:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d748:	d102      	bne.n	800d750 <HAL_SPI_Transmit+0x1a8>
 800d74a:	683b      	ldr	r3, [r7, #0]
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d114      	bne.n	800d77a <HAL_SPI_Transmit+0x1d2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d750:	68f8      	ldr	r0, [r7, #12]
 800d752:	f000 fc1f 	bl	800df94 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d75c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	2201      	movs	r2, #1
 800d76a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800d76e:	68fb      	ldr	r3, [r7, #12]
 800d770:	2200      	movs	r2, #0
 800d772:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800d776:	2303      	movs	r3, #3
 800d778:	e126      	b.n	800d9c8 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d780:	b29b      	uxth	r3, r3
 800d782:	2b00      	cmp	r3, #0
 800d784:	d1b9      	bne.n	800d6fa <HAL_SPI_Transmit+0x152>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800d786:	e0f9      	b.n	800d97c <HAL_SPI_Transmit+0x3d4>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	68db      	ldr	r3, [r3, #12]
 800d78c:	2b07      	cmp	r3, #7
 800d78e:	f240 80ee 	bls.w	800d96e <HAL_SPI_Transmit+0x3c6>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800d792:	e067      	b.n	800d864 <HAL_SPI_Transmit+0x2bc>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	695b      	ldr	r3, [r3, #20]
 800d79a:	f003 0302 	and.w	r3, r3, #2
 800d79e:	2b02      	cmp	r3, #2
 800d7a0:	d13c      	bne.n	800d81c <HAL_SPI_Transmit+0x274>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d7a8:	b29b      	uxth	r3, r3
 800d7aa:	2b01      	cmp	r3, #1
 800d7ac:	d918      	bls.n	800d7e0 <HAL_SPI_Transmit+0x238>
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d014      	beq.n	800d7e0 <HAL_SPI_Transmit+0x238>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	6812      	ldr	r2, [r2, #0]
 800d7c0:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d7c6:	1d1a      	adds	r2, r3, #4
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d7d2:	b29b      	uxth	r3, r3
 800d7d4:	3b02      	subs	r3, #2
 800d7d6:	b29a      	uxth	r2, r3
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d7de:	e041      	b.n	800d864 <HAL_SPI_Transmit+0x2bc>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d7e4:	881a      	ldrh	r2, [r3, #0]
 800d7e6:	697b      	ldr	r3, [r7, #20]
 800d7e8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d7ee:	1c9a      	adds	r2, r3, #2
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d7fa:	b29b      	uxth	r3, r3
 800d7fc:	3b01      	subs	r3, #1
 800d7fe:	b29a      	uxth	r2, r3
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d806:	e02d      	b.n	800d864 <HAL_SPI_Transmit+0x2bc>
 800d808:	46002000 	.word	0x46002000
 800d80c:	40013000 	.word	0x40013000
 800d810:	50013000 	.word	0x50013000
 800d814:	40003800 	.word	0x40003800
 800d818:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d81c:	f7f8 fd7a 	bl	8006314 <HAL_GetTick>
 800d820:	4602      	mov	r2, r0
 800d822:	693b      	ldr	r3, [r7, #16]
 800d824:	1ad3      	subs	r3, r2, r3
 800d826:	683a      	ldr	r2, [r7, #0]
 800d828:	429a      	cmp	r2, r3
 800d82a:	d803      	bhi.n	800d834 <HAL_SPI_Transmit+0x28c>
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d832:	d102      	bne.n	800d83a <HAL_SPI_Transmit+0x292>
 800d834:	683b      	ldr	r3, [r7, #0]
 800d836:	2b00      	cmp	r3, #0
 800d838:	d114      	bne.n	800d864 <HAL_SPI_Transmit+0x2bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d83a:	68f8      	ldr	r0, [r7, #12]
 800d83c:	f000 fbaa 	bl	800df94 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d846:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	2201      	movs	r2, #1
 800d854:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	2200      	movs	r2, #0
 800d85c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800d860:	2303      	movs	r3, #3
 800d862:	e0b1      	b.n	800d9c8 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d86a:	b29b      	uxth	r3, r3
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d191      	bne.n	800d794 <HAL_SPI_Transmit+0x1ec>
 800d870:	e084      	b.n	800d97c <HAL_SPI_Transmit+0x3d4>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	695b      	ldr	r3, [r3, #20]
 800d878:	f003 0302 	and.w	r3, r3, #2
 800d87c:	2b02      	cmp	r3, #2
 800d87e:	d152      	bne.n	800d926 <HAL_SPI_Transmit+0x37e>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d886:	b29b      	uxth	r3, r3
 800d888:	2b03      	cmp	r3, #3
 800d88a:	d918      	bls.n	800d8be <HAL_SPI_Transmit+0x316>
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d890:	2b40      	cmp	r3, #64	@ 0x40
 800d892:	d914      	bls.n	800d8be <HAL_SPI_Transmit+0x316>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	6812      	ldr	r2, [r2, #0]
 800d89e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d8a4:	1d1a      	adds	r2, r3, #4
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d8b0:	b29b      	uxth	r3, r3
 800d8b2:	3b04      	subs	r3, #4
 800d8b4:	b29a      	uxth	r2, r3
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d8bc:	e057      	b.n	800d96e <HAL_SPI_Transmit+0x3c6>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800d8be:	68fb      	ldr	r3, [r7, #12]
 800d8c0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d8c4:	b29b      	uxth	r3, r3
 800d8c6:	2b01      	cmp	r3, #1
 800d8c8:	d917      	bls.n	800d8fa <HAL_SPI_Transmit+0x352>
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d013      	beq.n	800d8fa <HAL_SPI_Transmit+0x352>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d8d6:	881a      	ldrh	r2, [r3, #0]
 800d8d8:	697b      	ldr	r3, [r7, #20]
 800d8da:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d8e0:	1c9a      	adds	r2, r3, #2
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d8ec:	b29b      	uxth	r3, r3
 800d8ee:	3b02      	subs	r3, #2
 800d8f0:	b29a      	uxth	r2, r3
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d8f8:	e039      	b.n	800d96e <HAL_SPI_Transmit+0x3c6>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	3320      	adds	r3, #32
 800d904:	7812      	ldrb	r2, [r2, #0]
 800d906:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d90c:	1c5a      	adds	r2, r3, #1
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d918:	b29b      	uxth	r3, r3
 800d91a:	3b01      	subs	r3, #1
 800d91c:	b29a      	uxth	r2, r3
 800d91e:	68fb      	ldr	r3, [r7, #12]
 800d920:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d924:	e023      	b.n	800d96e <HAL_SPI_Transmit+0x3c6>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d926:	f7f8 fcf5 	bl	8006314 <HAL_GetTick>
 800d92a:	4602      	mov	r2, r0
 800d92c:	693b      	ldr	r3, [r7, #16]
 800d92e:	1ad3      	subs	r3, r2, r3
 800d930:	683a      	ldr	r2, [r7, #0]
 800d932:	429a      	cmp	r2, r3
 800d934:	d803      	bhi.n	800d93e <HAL_SPI_Transmit+0x396>
 800d936:	683b      	ldr	r3, [r7, #0]
 800d938:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d93c:	d102      	bne.n	800d944 <HAL_SPI_Transmit+0x39c>
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	2b00      	cmp	r3, #0
 800d942:	d114      	bne.n	800d96e <HAL_SPI_Transmit+0x3c6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d944:	68f8      	ldr	r0, [r7, #12]
 800d946:	f000 fb25 	bl	800df94 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d950:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	2201      	movs	r2, #1
 800d95e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	2200      	movs	r2, #0
 800d966:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800d96a:	2303      	movs	r3, #3
 800d96c:	e02c      	b.n	800d9c8 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d974:	b29b      	uxth	r3, r3
 800d976:	2b00      	cmp	r3, #0
 800d978:	f47f af7b 	bne.w	800d872 <HAL_SPI_Transmit+0x2ca>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800d97c:	693b      	ldr	r3, [r7, #16]
 800d97e:	9300      	str	r3, [sp, #0]
 800d980:	683b      	ldr	r3, [r7, #0]
 800d982:	2200      	movs	r2, #0
 800d984:	2108      	movs	r1, #8
 800d986:	68f8      	ldr	r0, [r7, #12]
 800d988:	f000 fba4 	bl	800e0d4 <SPI_WaitOnFlagUntilTimeout>
 800d98c:	4603      	mov	r3, r0
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d007      	beq.n	800d9a2 <HAL_SPI_Transmit+0x3fa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d998:	f043 0220 	orr.w	r2, r3, #32
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800d9a2:	68f8      	ldr	r0, [r7, #12]
 800d9a4:	f000 faf6 	bl	800df94 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800d9a8:	68fb      	ldr	r3, [r7, #12]
 800d9aa:	2201      	movs	r2, #1
 800d9ac:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d001      	beq.n	800d9c6 <HAL_SPI_Transmit+0x41e>
  {
    return HAL_ERROR;
 800d9c2:	2301      	movs	r3, #1
 800d9c4:	e000      	b.n	800d9c8 <HAL_SPI_Transmit+0x420>
  }
  else
  {
    return HAL_OK;
 800d9c6:	2300      	movs	r3, #0
  }
}
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	3718      	adds	r7, #24
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	bd80      	pop	{r7, pc}

0800d9d0 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d9d0:	b580      	push	{r7, lr}
 800d9d2:	b088      	sub	sp, #32
 800d9d4:	af00      	add	r7, sp, #0
 800d9d6:	60f8      	str	r0, [r7, #12]
 800d9d8:	60b9      	str	r1, [r7, #8]
 800d9da:	603b      	str	r3, [r7, #0]
 800d9dc:	4613      	mov	r3, r2
 800d9de:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d9e4:	095b      	lsrs	r3, r3, #5
 800d9e6:	b29b      	uxth	r3, r3
 800d9e8:	3301      	adds	r3, #1
 800d9ea:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	3330      	adds	r3, #48	@ 0x30
 800d9f2:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	4a94      	ldr	r2, [pc, #592]	@ (800dc4c <HAL_SPI_Receive+0x27c>)
 800d9fa:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d9fc:	f7f8 fc8a 	bl	8006314 <HAL_GetTick>
 800da00:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800da08:	b2db      	uxtb	r3, r3
 800da0a:	2b01      	cmp	r3, #1
 800da0c:	d001      	beq.n	800da12 <HAL_SPI_Receive+0x42>
  {
    return HAL_BUSY;
 800da0e:	2302      	movs	r3, #2
 800da10:	e2bc      	b.n	800df8c <HAL_SPI_Receive+0x5bc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800da12:	68bb      	ldr	r3, [r7, #8]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d002      	beq.n	800da1e <HAL_SPI_Receive+0x4e>
 800da18:	88fb      	ldrh	r3, [r7, #6]
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d101      	bne.n	800da22 <HAL_SPI_Receive+0x52>
  {
    return HAL_ERROR;
 800da1e:	2301      	movs	r3, #1
 800da20:	e2b4      	b.n	800df8c <HAL_SPI_Receive+0x5bc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800da28:	2b01      	cmp	r3, #1
 800da2a:	d101      	bne.n	800da30 <HAL_SPI_Receive+0x60>
 800da2c:	2302      	movs	r3, #2
 800da2e:	e2ad      	b.n	800df8c <HAL_SPI_Receive+0x5bc>
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	2201      	movs	r2, #1
 800da34:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	2204      	movs	r2, #4
 800da3c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	2200      	movs	r2, #0
 800da44:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	68ba      	ldr	r2, [r7, #8]
 800da4c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	88fa      	ldrh	r2, [r7, #6]
 800da52:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 800da56:	68fb      	ldr	r3, [r7, #12]
 800da58:	88fa      	ldrh	r2, [r7, #6]
 800da5a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	2200      	movs	r2, #0
 800da62:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	2200      	movs	r2, #0
 800da68:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	2200      	movs	r2, #0
 800da70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	2200      	movs	r2, #0
 800da78:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	2200      	movs	r2, #0
 800da7e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	689b      	ldr	r3, [r3, #8]
 800da84:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800da88:	d108      	bne.n	800da9c <HAL_SPI_Receive+0xcc>
  {
    SPI_1LINE_RX(hspi);
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	681a      	ldr	r2, [r3, #0]
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800da98:	601a      	str	r2, [r3, #0]
 800da9a:	e009      	b.n	800dab0 <HAL_SPI_Receive+0xe0>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	68db      	ldr	r3, [r3, #12]
 800daa2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800daae:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	685b      	ldr	r3, [r3, #4]
 800dab6:	0c1b      	lsrs	r3, r3, #16
 800dab8:	041b      	lsls	r3, r3, #16
 800daba:	88f9      	ldrh	r1, [r7, #6]
 800dabc:	68fa      	ldr	r2, [r7, #12]
 800dabe:	6812      	ldr	r2, [r2, #0]
 800dac0:	430b      	orrs	r3, r1
 800dac2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	681a      	ldr	r2, [r3, #0]
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	f042 0201 	orr.w	r2, r2, #1
 800dad2:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	69db      	ldr	r3, [r3, #28]
 800dada:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d10c      	bne.n	800dafc <HAL_SPI_Receive+0x12c>
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	685b      	ldr	r3, [r3, #4]
 800dae6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800daea:	d107      	bne.n	800dafc <HAL_SPI_Receive+0x12c>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	681a      	ldr	r2, [r3, #0]
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800dafa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	68db      	ldr	r3, [r3, #12]
 800db00:	2b0f      	cmp	r3, #15
 800db02:	f240 809c 	bls.w	800dc3e <HAL_SPI_Receive+0x26e>
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	4a51      	ldr	r2, [pc, #324]	@ (800dc50 <HAL_SPI_Receive+0x280>)
 800db0c:	4293      	cmp	r3, r2
 800db0e:	f000 808e 	beq.w	800dc2e <HAL_SPI_Receive+0x25e>
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	4a4f      	ldr	r2, [pc, #316]	@ (800dc54 <HAL_SPI_Receive+0x284>)
 800db18:	4293      	cmp	r3, r2
 800db1a:	f000 8088 	beq.w	800dc2e <HAL_SPI_Receive+0x25e>
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	4a4d      	ldr	r2, [pc, #308]	@ (800dc58 <HAL_SPI_Receive+0x288>)
 800db24:	4293      	cmp	r3, r2
 800db26:	f000 8082 	beq.w	800dc2e <HAL_SPI_Receive+0x25e>
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	4a4b      	ldr	r2, [pc, #300]	@ (800dc5c <HAL_SPI_Receive+0x28c>)
 800db30:	4293      	cmp	r3, r2
 800db32:	f040 8084 	bne.w	800dc3e <HAL_SPI_Receive+0x26e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800db36:	e07a      	b.n	800dc2e <HAL_SPI_Receive+0x25e>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	695b      	ldr	r3, [r3, #20]
 800db3e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	695b      	ldr	r3, [r3, #20]
 800db46:	f003 0301 	and.w	r3, r3, #1
 800db4a:	2b01      	cmp	r3, #1
 800db4c:	d114      	bne.n	800db78 <HAL_SPI_Receive+0x1a8>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	681a      	ldr	r2, [r3, #0]
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800db56:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800db58:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800db5e:	1d1a      	adds	r2, r3, #4
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800db6a:	b29b      	uxth	r3, r3
 800db6c:	3b01      	subs	r3, #1
 800db6e:	b29a      	uxth	r2, r3
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800db76:	e05a      	b.n	800dc2e <HAL_SPI_Receive+0x25e>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800db7e:	b29b      	uxth	r3, r3
 800db80:	8bfa      	ldrh	r2, [r7, #30]
 800db82:	429a      	cmp	r2, r3
 800db84:	d919      	bls.n	800dbba <HAL_SPI_Receive+0x1ea>
 800db86:	693b      	ldr	r3, [r7, #16]
 800db88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d014      	beq.n	800dbba <HAL_SPI_Receive+0x1ea>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	681a      	ldr	r2, [r3, #0]
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800db98:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800db9a:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dba0:	1d1a      	adds	r2, r3, #4
 800dba2:	68fb      	ldr	r3, [r7, #12]
 800dba4:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800dbac:	b29b      	uxth	r3, r3
 800dbae:	3b01      	subs	r3, #1
 800dbb0:	b29a      	uxth	r2, r3
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800dbb8:	e039      	b.n	800dc2e <HAL_SPI_Receive+0x25e>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 800dbba:	693b      	ldr	r3, [r7, #16]
 800dbbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d010      	beq.n	800dbe6 <HAL_SPI_Receive+0x216>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dbce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dbd2:	d12c      	bne.n	800dc2e <HAL_SPI_Receive+0x25e>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	699a      	ldr	r2, [r3, #24]
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dbe2:	619a      	str	r2, [r3, #24]
 800dbe4:	e023      	b.n	800dc2e <HAL_SPI_Receive+0x25e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dbe6:	f7f8 fb95 	bl	8006314 <HAL_GetTick>
 800dbea:	4602      	mov	r2, r0
 800dbec:	697b      	ldr	r3, [r7, #20]
 800dbee:	1ad3      	subs	r3, r2, r3
 800dbf0:	683a      	ldr	r2, [r7, #0]
 800dbf2:	429a      	cmp	r2, r3
 800dbf4:	d803      	bhi.n	800dbfe <HAL_SPI_Receive+0x22e>
 800dbf6:	683b      	ldr	r3, [r7, #0]
 800dbf8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800dbfc:	d102      	bne.n	800dc04 <HAL_SPI_Receive+0x234>
 800dbfe:	683b      	ldr	r3, [r7, #0]
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d114      	bne.n	800dc2e <HAL_SPI_Receive+0x25e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800dc04:	68f8      	ldr	r0, [r7, #12]
 800dc06:	f000 f9c5 	bl	800df94 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dc10:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	2201      	movs	r2, #1
 800dc1e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	2200      	movs	r2, #0
 800dc26:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800dc2a:	2303      	movs	r3, #3
 800dc2c:	e1ae      	b.n	800df8c <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800dc34:	b29b      	uxth	r3, r3
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	f47f af7e 	bne.w	800db38 <HAL_SPI_Receive+0x168>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800dc3c:	e193      	b.n	800df66 <HAL_SPI_Receive+0x596>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	68db      	ldr	r3, [r3, #12]
 800dc42:	2b07      	cmp	r3, #7
 800dc44:	f240 8188 	bls.w	800df58 <HAL_SPI_Receive+0x588>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800dc48:	e0b0      	b.n	800ddac <HAL_SPI_Receive+0x3dc>
 800dc4a:	bf00      	nop
 800dc4c:	46002000 	.word	0x46002000
 800dc50:	40013000 	.word	0x40013000
 800dc54:	50013000 	.word	0x50013000
 800dc58:	40003800 	.word	0x40003800
 800dc5c:	50003800 	.word	0x50003800
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	695b      	ldr	r3, [r3, #20]
 800dc66:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	695b      	ldr	r3, [r3, #20]
 800dc6e:	f003 0301 	and.w	r3, r3, #1
 800dc72:	2b01      	cmp	r3, #1
 800dc74:	d114      	bne.n	800dca0 <HAL_SPI_Receive+0x2d0>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dc7a:	69ba      	ldr	r2, [r7, #24]
 800dc7c:	8812      	ldrh	r2, [r2, #0]
 800dc7e:	b292      	uxth	r2, r2
 800dc80:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dc86:	1c9a      	adds	r2, r3, #2
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800dc92:	b29b      	uxth	r3, r3
 800dc94:	3b01      	subs	r3, #1
 800dc96:	b29a      	uxth	r2, r3
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800dc9e:	e085      	b.n	800ddac <HAL_SPI_Receive+0x3dc>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800dca6:	b29b      	uxth	r3, r3
 800dca8:	8bfa      	ldrh	r2, [r7, #30]
 800dcaa:	429a      	cmp	r2, r3
 800dcac:	d924      	bls.n	800dcf8 <HAL_SPI_Receive+0x328>
 800dcae:	693b      	ldr	r3, [r7, #16]
 800dcb0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d01f      	beq.n	800dcf8 <HAL_SPI_Receive+0x328>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dcbc:	69ba      	ldr	r2, [r7, #24]
 800dcbe:	8812      	ldrh	r2, [r2, #0]
 800dcc0:	b292      	uxth	r2, r2
 800dcc2:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dcc8:	1c9a      	adds	r2, r3, #2
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dcd2:	69ba      	ldr	r2, [r7, #24]
 800dcd4:	8812      	ldrh	r2, [r2, #0]
 800dcd6:	b292      	uxth	r2, r2
 800dcd8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dcde:	1c9a      	adds	r2, r3, #2
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)2UL;
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800dcea:	b29b      	uxth	r3, r3
 800dcec:	3b02      	subs	r3, #2
 800dcee:	b29a      	uxth	r2, r3
 800dcf0:	68fb      	ldr	r3, [r7, #12]
 800dcf2:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800dcf6:	e059      	b.n	800ddac <HAL_SPI_Receive+0x3dc>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800dcfe:	b29b      	uxth	r3, r3
 800dd00:	2b01      	cmp	r3, #1
 800dd02:	d119      	bne.n	800dd38 <HAL_SPI_Receive+0x368>
 800dd04:	693b      	ldr	r3, [r7, #16]
 800dd06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d014      	beq.n	800dd38 <HAL_SPI_Receive+0x368>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dd12:	69ba      	ldr	r2, [r7, #24]
 800dd14:	8812      	ldrh	r2, [r2, #0]
 800dd16:	b292      	uxth	r2, r2
 800dd18:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dd1e:	1c9a      	adds	r2, r3, #2
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800dd2a:	b29b      	uxth	r3, r3
 800dd2c:	3b01      	subs	r3, #1
 800dd2e:	b29a      	uxth	r2, r3
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800dd36:	e039      	b.n	800ddac <HAL_SPI_Receive+0x3dc>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 800dd38:	693b      	ldr	r3, [r7, #16]
 800dd3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d010      	beq.n	800dd64 <HAL_SPI_Receive+0x394>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dd4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dd50:	d12c      	bne.n	800ddac <HAL_SPI_Receive+0x3dc>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	699a      	ldr	r2, [r3, #24]
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dd60:	619a      	str	r2, [r3, #24]
 800dd62:	e023      	b.n	800ddac <HAL_SPI_Receive+0x3dc>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dd64:	f7f8 fad6 	bl	8006314 <HAL_GetTick>
 800dd68:	4602      	mov	r2, r0
 800dd6a:	697b      	ldr	r3, [r7, #20]
 800dd6c:	1ad3      	subs	r3, r2, r3
 800dd6e:	683a      	ldr	r2, [r7, #0]
 800dd70:	429a      	cmp	r2, r3
 800dd72:	d803      	bhi.n	800dd7c <HAL_SPI_Receive+0x3ac>
 800dd74:	683b      	ldr	r3, [r7, #0]
 800dd76:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800dd7a:	d102      	bne.n	800dd82 <HAL_SPI_Receive+0x3b2>
 800dd7c:	683b      	ldr	r3, [r7, #0]
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d114      	bne.n	800ddac <HAL_SPI_Receive+0x3dc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800dd82:	68f8      	ldr	r0, [r7, #12]
 800dd84:	f000 f906 	bl	800df94 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dd8e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	2201      	movs	r2, #1
 800dd9c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	2200      	movs	r2, #0
 800dda4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800dda8:	2303      	movs	r3, #3
 800ddaa:	e0ef      	b.n	800df8c <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800ddb2:	b29b      	uxth	r3, r3
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	f47f af53 	bne.w	800dc60 <HAL_SPI_Receive+0x290>
 800ddba:	e0d4      	b.n	800df66 <HAL_SPI_Receive+0x596>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	695b      	ldr	r3, [r3, #20]
 800ddc2:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	695b      	ldr	r3, [r3, #20]
 800ddca:	f003 0301 	and.w	r3, r3, #1
 800ddce:	2b01      	cmp	r3, #1
 800ddd0:	d117      	bne.n	800de02 <HAL_SPI_Receive+0x432>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ddde:	7812      	ldrb	r2, [r2, #0]
 800dde0:	b2d2      	uxtb	r2, r2
 800dde2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dde8:	1c5a      	adds	r2, r3, #1
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800ddf4:	b29b      	uxth	r3, r3
 800ddf6:	3b01      	subs	r3, #1
 800ddf8:	b29a      	uxth	r2, r3
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800de00:	e0aa      	b.n	800df58 <HAL_SPI_Receive+0x588>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800de08:	b29b      	uxth	r3, r3
 800de0a:	8bfa      	ldrh	r2, [r7, #30]
 800de0c:	429a      	cmp	r2, r3
 800de0e:	d946      	bls.n	800de9e <HAL_SPI_Receive+0x4ce>
 800de10:	693b      	ldr	r3, [r7, #16]
 800de12:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800de16:	2b00      	cmp	r3, #0
 800de18:	d041      	beq.n	800de9e <HAL_SPI_Receive+0x4ce>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de26:	7812      	ldrb	r2, [r2, #0]
 800de28:	b2d2      	uxtb	r2, r2
 800de2a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de30:	1c5a      	adds	r2, r3, #1
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800de36:	68fb      	ldr	r3, [r7, #12]
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de42:	7812      	ldrb	r2, [r2, #0]
 800de44:	b2d2      	uxtb	r2, r2
 800de46:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de4c:	1c5a      	adds	r2, r3, #1
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de5e:	7812      	ldrb	r2, [r2, #0]
 800de60:	b2d2      	uxtb	r2, r2
 800de62:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de68:	1c5a      	adds	r2, r3, #1
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de7a:	7812      	ldrb	r2, [r2, #0]
 800de7c:	b2d2      	uxtb	r2, r2
 800de7e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de84:	1c5a      	adds	r2, r3, #1
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)4UL;
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800de90:	b29b      	uxth	r3, r3
 800de92:	3b04      	subs	r3, #4
 800de94:	b29a      	uxth	r2, r3
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800de9c:	e05c      	b.n	800df58 <HAL_SPI_Receive+0x588>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800dea4:	b29b      	uxth	r3, r3
 800dea6:	2b03      	cmp	r3, #3
 800dea8:	d81c      	bhi.n	800dee4 <HAL_SPI_Receive+0x514>
 800deaa:	693b      	ldr	r3, [r7, #16]
 800deac:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d017      	beq.n	800dee4 <HAL_SPI_Receive+0x514>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dec0:	7812      	ldrb	r2, [r2, #0]
 800dec2:	b2d2      	uxtb	r2, r2
 800dec4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800deca:	1c5a      	adds	r2, r3, #1
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800ded6:	b29b      	uxth	r3, r3
 800ded8:	3b01      	subs	r3, #1
 800deda:	b29a      	uxth	r2, r3
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800dee2:	e039      	b.n	800df58 <HAL_SPI_Receive+0x588>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 800dee4:	693b      	ldr	r3, [r7, #16]
 800dee6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800deea:	2b00      	cmp	r3, #0
 800deec:	d010      	beq.n	800df10 <HAL_SPI_Receive+0x540>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800def8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800defc:	d12c      	bne.n	800df58 <HAL_SPI_Receive+0x588>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	699a      	ldr	r2, [r3, #24]
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800df0c:	619a      	str	r2, [r3, #24]
 800df0e:	e023      	b.n	800df58 <HAL_SPI_Receive+0x588>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800df10:	f7f8 fa00 	bl	8006314 <HAL_GetTick>
 800df14:	4602      	mov	r2, r0
 800df16:	697b      	ldr	r3, [r7, #20]
 800df18:	1ad3      	subs	r3, r2, r3
 800df1a:	683a      	ldr	r2, [r7, #0]
 800df1c:	429a      	cmp	r2, r3
 800df1e:	d803      	bhi.n	800df28 <HAL_SPI_Receive+0x558>
 800df20:	683b      	ldr	r3, [r7, #0]
 800df22:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800df26:	d102      	bne.n	800df2e <HAL_SPI_Receive+0x55e>
 800df28:	683b      	ldr	r3, [r7, #0]
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d114      	bne.n	800df58 <HAL_SPI_Receive+0x588>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800df2e:	68f8      	ldr	r0, [r7, #12]
 800df30:	f000 f830 	bl	800df94 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800df3a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	2201      	movs	r2, #1
 800df48:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	2200      	movs	r2, #0
 800df50:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800df54:	2303      	movs	r3, #3
 800df56:	e019      	b.n	800df8c <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800df5e:	b29b      	uxth	r3, r3
 800df60:	2b00      	cmp	r3, #0
 800df62:	f47f af2b 	bne.w	800ddbc <HAL_SPI_Receive+0x3ec>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800df66:	68f8      	ldr	r0, [r7, #12]
 800df68:	f000 f814 	bl	800df94 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	2201      	movs	r2, #1
 800df70:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	2200      	movs	r2, #0
 800df78:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800df82:	2b00      	cmp	r3, #0
 800df84:	d001      	beq.n	800df8a <HAL_SPI_Receive+0x5ba>
  {
    return HAL_ERROR;
 800df86:	2301      	movs	r3, #1
 800df88:	e000      	b.n	800df8c <HAL_SPI_Receive+0x5bc>
  }
  else
  {
    return HAL_OK;
 800df8a:	2300      	movs	r3, #0
  }
}
 800df8c:	4618      	mov	r0, r3
 800df8e:	3720      	adds	r7, #32
 800df90:	46bd      	mov	sp, r7
 800df92:	bd80      	pop	{r7, pc}

0800df94 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800df94:	b480      	push	{r7}
 800df96:	b085      	sub	sp, #20
 800df98:	af00      	add	r7, sp, #0
 800df9a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	695b      	ldr	r3, [r3, #20]
 800dfa2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	699a      	ldr	r2, [r3, #24]
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	f042 0208 	orr.w	r2, r2, #8
 800dfb2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	699a      	ldr	r2, [r3, #24]
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	f042 0210 	orr.w	r2, r2, #16
 800dfc2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	681a      	ldr	r2, [r3, #0]
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	f022 0201 	bic.w	r2, r2, #1
 800dfd2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	691b      	ldr	r3, [r3, #16]
 800dfda:	687a      	ldr	r2, [r7, #4]
 800dfdc:	6812      	ldr	r2, [r2, #0]
 800dfde:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 800dfe2:	f023 0303 	bic.w	r3, r3, #3
 800dfe6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	689a      	ldr	r2, [r3, #8]
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800dff6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800dffe:	b2db      	uxtb	r3, r3
 800e000:	2b04      	cmp	r3, #4
 800e002:	d014      	beq.n	800e02e <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	f003 0320 	and.w	r3, r3, #32
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d00f      	beq.n	800e02e <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e014:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	699a      	ldr	r2, [r3, #24]
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	f042 0220 	orr.w	r2, r2, #32
 800e02c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800e034:	b2db      	uxtb	r3, r3
 800e036:	2b03      	cmp	r3, #3
 800e038:	d014      	beq.n	800e064 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e040:	2b00      	cmp	r3, #0
 800e042:	d00f      	beq.n	800e064 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e04a:	f043 0204 	orr.w	r2, r3, #4
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	699a      	ldr	r2, [r3, #24]
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e062:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	d00f      	beq.n	800e08e <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e074:	f043 0201 	orr.w	r2, r3, #1
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	699a      	ldr	r2, [r3, #24]
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e08c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e094:	2b00      	cmp	r3, #0
 800e096:	d00f      	beq.n	800e0b8 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e09e:	f043 0208 	orr.w	r2, r3, #8
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	699a      	ldr	r2, [r3, #24]
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e0b6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	2200      	movs	r2, #0
 800e0bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	2200      	movs	r2, #0
 800e0c4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 800e0c8:	bf00      	nop
 800e0ca:	3714      	adds	r7, #20
 800e0cc:	46bd      	mov	sp, r7
 800e0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d2:	4770      	bx	lr

0800e0d4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800e0d4:	b580      	push	{r7, lr}
 800e0d6:	b084      	sub	sp, #16
 800e0d8:	af00      	add	r7, sp, #0
 800e0da:	60f8      	str	r0, [r7, #12]
 800e0dc:	60b9      	str	r1, [r7, #8]
 800e0de:	603b      	str	r3, [r7, #0]
 800e0e0:	4613      	mov	r3, r2
 800e0e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800e0e4:	e010      	b.n	800e108 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e0e6:	f7f8 f915 	bl	8006314 <HAL_GetTick>
 800e0ea:	4602      	mov	r2, r0
 800e0ec:	69bb      	ldr	r3, [r7, #24]
 800e0ee:	1ad3      	subs	r3, r2, r3
 800e0f0:	683a      	ldr	r2, [r7, #0]
 800e0f2:	429a      	cmp	r2, r3
 800e0f4:	d803      	bhi.n	800e0fe <SPI_WaitOnFlagUntilTimeout+0x2a>
 800e0f6:	683b      	ldr	r3, [r7, #0]
 800e0f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e0fc:	d102      	bne.n	800e104 <SPI_WaitOnFlagUntilTimeout+0x30>
 800e0fe:	683b      	ldr	r3, [r7, #0]
 800e100:	2b00      	cmp	r3, #0
 800e102:	d101      	bne.n	800e108 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800e104:	2303      	movs	r3, #3
 800e106:	e00f      	b.n	800e128 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	695a      	ldr	r2, [r3, #20]
 800e10e:	68bb      	ldr	r3, [r7, #8]
 800e110:	4013      	ands	r3, r2
 800e112:	68ba      	ldr	r2, [r7, #8]
 800e114:	429a      	cmp	r2, r3
 800e116:	bf0c      	ite	eq
 800e118:	2301      	moveq	r3, #1
 800e11a:	2300      	movne	r3, #0
 800e11c:	b2db      	uxtb	r3, r3
 800e11e:	461a      	mov	r2, r3
 800e120:	79fb      	ldrb	r3, [r7, #7]
 800e122:	429a      	cmp	r2, r3
 800e124:	d0df      	beq.n	800e0e6 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800e126:	2300      	movs	r3, #0
}
 800e128:	4618      	mov	r0, r3
 800e12a:	3710      	adds	r7, #16
 800e12c:	46bd      	mov	sp, r7
 800e12e:	bd80      	pop	{r7, pc}

0800e130 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800e130:	b480      	push	{r7}
 800e132:	b085      	sub	sp, #20
 800e134:	af00      	add	r7, sp, #0
 800e136:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e13c:	095b      	lsrs	r3, r3, #5
 800e13e:	3301      	adds	r3, #1
 800e140:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	68db      	ldr	r3, [r3, #12]
 800e146:	3301      	adds	r3, #1
 800e148:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800e14a:	68bb      	ldr	r3, [r7, #8]
 800e14c:	3307      	adds	r3, #7
 800e14e:	08db      	lsrs	r3, r3, #3
 800e150:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800e152:	68bb      	ldr	r3, [r7, #8]
 800e154:	68fa      	ldr	r2, [r7, #12]
 800e156:	fb02 f303 	mul.w	r3, r2, r3
}
 800e15a:	4618      	mov	r0, r3
 800e15c:	3714      	adds	r7, #20
 800e15e:	46bd      	mov	sp, r7
 800e160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e164:	4770      	bx	lr

0800e166 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 800e166:	b480      	push	{r7}
 800e168:	b083      	sub	sp, #12
 800e16a:	af00      	add	r7, sp, #0
 800e16c:	6078      	str	r0, [r7, #4]
 800e16e:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800e176:	b2db      	uxtb	r3, r3
 800e178:	2b01      	cmp	r3, #1
 800e17a:	d12e      	bne.n	800e1da <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800e182:	2b01      	cmp	r3, #1
 800e184:	d101      	bne.n	800e18a <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 800e186:	2302      	movs	r3, #2
 800e188:	e028      	b.n	800e1dc <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	2201      	movs	r2, #1
 800e18e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	2202      	movs	r2, #2
 800e196:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	681a      	ldr	r2, [r3, #0]
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	f022 0201 	bic.w	r2, r2, #1
 800e1a8:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 800e1aa:	683b      	ldr	r3, [r7, #0]
 800e1ac:	681a      	ldr	r2, [r3, #0]
 800e1ae:	683b      	ldr	r3, [r7, #0]
 800e1b0:	685b      	ldr	r3, [r3, #4]
 800e1b2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800e1b6:	ea42 0103 	orr.w	r1, r2, r3
 800e1ba:	683b      	ldr	r3, [r7, #0]
 800e1bc:	689a      	ldr	r2, [r3, #8]
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	681b      	ldr	r3, [r3, #0]
 800e1c2:	430a      	orrs	r2, r1
 800e1c4:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	2201      	movs	r2, #1
 800e1ca:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	2200      	movs	r2, #0
 800e1d2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	e000      	b.n	800e1dc <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 800e1da:	2301      	movs	r3, #1
  }
}
 800e1dc:	4618      	mov	r0, r3
 800e1de:	370c      	adds	r7, #12
 800e1e0:	46bd      	mov	sp, r7
 800e1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e6:	4770      	bx	lr

0800e1e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e1e8:	b580      	push	{r7, lr}
 800e1ea:	b082      	sub	sp, #8
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d101      	bne.n	800e1fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e1f6:	2301      	movs	r3, #1
 800e1f8:	e049      	b.n	800e28e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e200:	b2db      	uxtb	r3, r3
 800e202:	2b00      	cmp	r3, #0
 800e204:	d106      	bne.n	800e214 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	2200      	movs	r2, #0
 800e20a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e20e:	6878      	ldr	r0, [r7, #4]
 800e210:	f7f7 fc94 	bl	8005b3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	2202      	movs	r2, #2
 800e218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	681a      	ldr	r2, [r3, #0]
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	3304      	adds	r3, #4
 800e224:	4619      	mov	r1, r3
 800e226:	4610      	mov	r0, r2
 800e228:	f000 fe18 	bl	800ee5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	2201      	movs	r2, #1
 800e230:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	2201      	movs	r2, #1
 800e238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	2201      	movs	r2, #1
 800e240:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	2201      	movs	r2, #1
 800e248:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	2201      	movs	r2, #1
 800e250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	2201      	movs	r2, #1
 800e258:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	2201      	movs	r2, #1
 800e260:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	2201      	movs	r2, #1
 800e268:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	2201      	movs	r2, #1
 800e270:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	2201      	movs	r2, #1
 800e278:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	2201      	movs	r2, #1
 800e280:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	2201      	movs	r2, #1
 800e288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e28c:	2300      	movs	r3, #0
}
 800e28e:	4618      	mov	r0, r3
 800e290:	3708      	adds	r7, #8
 800e292:	46bd      	mov	sp, r7
 800e294:	bd80      	pop	{r7, pc}
	...

0800e298 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e298:	b480      	push	{r7}
 800e29a:	b085      	sub	sp, #20
 800e29c:	af00      	add	r7, sp, #0
 800e29e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e2a6:	b2db      	uxtb	r3, r3
 800e2a8:	2b01      	cmp	r3, #1
 800e2aa:	d001      	beq.n	800e2b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e2ac:	2301      	movs	r3, #1
 800e2ae:	e072      	b.n	800e396 <HAL_TIM_Base_Start_IT+0xfe>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	2202      	movs	r2, #2
 800e2b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	68da      	ldr	r2, [r3, #12]
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	f042 0201 	orr.w	r2, r2, #1
 800e2c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	4a35      	ldr	r2, [pc, #212]	@ (800e3a4 <HAL_TIM_Base_Start_IT+0x10c>)
 800e2ce:	4293      	cmp	r3, r2
 800e2d0:	d040      	beq.n	800e354 <HAL_TIM_Base_Start_IT+0xbc>
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	4a34      	ldr	r2, [pc, #208]	@ (800e3a8 <HAL_TIM_Base_Start_IT+0x110>)
 800e2d8:	4293      	cmp	r3, r2
 800e2da:	d03b      	beq.n	800e354 <HAL_TIM_Base_Start_IT+0xbc>
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e2e4:	d036      	beq.n	800e354 <HAL_TIM_Base_Start_IT+0xbc>
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e2ee:	d031      	beq.n	800e354 <HAL_TIM_Base_Start_IT+0xbc>
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	4a2d      	ldr	r2, [pc, #180]	@ (800e3ac <HAL_TIM_Base_Start_IT+0x114>)
 800e2f6:	4293      	cmp	r3, r2
 800e2f8:	d02c      	beq.n	800e354 <HAL_TIM_Base_Start_IT+0xbc>
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	4a2c      	ldr	r2, [pc, #176]	@ (800e3b0 <HAL_TIM_Base_Start_IT+0x118>)
 800e300:	4293      	cmp	r3, r2
 800e302:	d027      	beq.n	800e354 <HAL_TIM_Base_Start_IT+0xbc>
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	4a2a      	ldr	r2, [pc, #168]	@ (800e3b4 <HAL_TIM_Base_Start_IT+0x11c>)
 800e30a:	4293      	cmp	r3, r2
 800e30c:	d022      	beq.n	800e354 <HAL_TIM_Base_Start_IT+0xbc>
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	4a29      	ldr	r2, [pc, #164]	@ (800e3b8 <HAL_TIM_Base_Start_IT+0x120>)
 800e314:	4293      	cmp	r3, r2
 800e316:	d01d      	beq.n	800e354 <HAL_TIM_Base_Start_IT+0xbc>
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	4a27      	ldr	r2, [pc, #156]	@ (800e3bc <HAL_TIM_Base_Start_IT+0x124>)
 800e31e:	4293      	cmp	r3, r2
 800e320:	d018      	beq.n	800e354 <HAL_TIM_Base_Start_IT+0xbc>
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	4a26      	ldr	r2, [pc, #152]	@ (800e3c0 <HAL_TIM_Base_Start_IT+0x128>)
 800e328:	4293      	cmp	r3, r2
 800e32a:	d013      	beq.n	800e354 <HAL_TIM_Base_Start_IT+0xbc>
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	4a24      	ldr	r2, [pc, #144]	@ (800e3c4 <HAL_TIM_Base_Start_IT+0x12c>)
 800e332:	4293      	cmp	r3, r2
 800e334:	d00e      	beq.n	800e354 <HAL_TIM_Base_Start_IT+0xbc>
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	4a23      	ldr	r2, [pc, #140]	@ (800e3c8 <HAL_TIM_Base_Start_IT+0x130>)
 800e33c:	4293      	cmp	r3, r2
 800e33e:	d009      	beq.n	800e354 <HAL_TIM_Base_Start_IT+0xbc>
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	4a21      	ldr	r2, [pc, #132]	@ (800e3cc <HAL_TIM_Base_Start_IT+0x134>)
 800e346:	4293      	cmp	r3, r2
 800e348:	d004      	beq.n	800e354 <HAL_TIM_Base_Start_IT+0xbc>
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	4a20      	ldr	r2, [pc, #128]	@ (800e3d0 <HAL_TIM_Base_Start_IT+0x138>)
 800e350:	4293      	cmp	r3, r2
 800e352:	d115      	bne.n	800e380 <HAL_TIM_Base_Start_IT+0xe8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	689a      	ldr	r2, [r3, #8]
 800e35a:	4b1e      	ldr	r3, [pc, #120]	@ (800e3d4 <HAL_TIM_Base_Start_IT+0x13c>)
 800e35c:	4013      	ands	r3, r2
 800e35e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	2b06      	cmp	r3, #6
 800e364:	d015      	beq.n	800e392 <HAL_TIM_Base_Start_IT+0xfa>
 800e366:	68fb      	ldr	r3, [r7, #12]
 800e368:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e36c:	d011      	beq.n	800e392 <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	681a      	ldr	r2, [r3, #0]
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	f042 0201 	orr.w	r2, r2, #1
 800e37c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e37e:	e008      	b.n	800e392 <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	681a      	ldr	r2, [r3, #0]
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	f042 0201 	orr.w	r2, r2, #1
 800e38e:	601a      	str	r2, [r3, #0]
 800e390:	e000      	b.n	800e394 <HAL_TIM_Base_Start_IT+0xfc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e392:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e394:	2300      	movs	r3, #0
}
 800e396:	4618      	mov	r0, r3
 800e398:	3714      	adds	r7, #20
 800e39a:	46bd      	mov	sp, r7
 800e39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3a0:	4770      	bx	lr
 800e3a2:	bf00      	nop
 800e3a4:	40012c00 	.word	0x40012c00
 800e3a8:	50012c00 	.word	0x50012c00
 800e3ac:	40000400 	.word	0x40000400
 800e3b0:	50000400 	.word	0x50000400
 800e3b4:	40000800 	.word	0x40000800
 800e3b8:	50000800 	.word	0x50000800
 800e3bc:	40000c00 	.word	0x40000c00
 800e3c0:	50000c00 	.word	0x50000c00
 800e3c4:	40013400 	.word	0x40013400
 800e3c8:	50013400 	.word	0x50013400
 800e3cc:	40014000 	.word	0x40014000
 800e3d0:	50014000 	.word	0x50014000
 800e3d4:	00010007 	.word	0x00010007

0800e3d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e3d8:	b580      	push	{r7, lr}
 800e3da:	b082      	sub	sp, #8
 800e3dc:	af00      	add	r7, sp, #0
 800e3de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d101      	bne.n	800e3ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e3e6:	2301      	movs	r3, #1
 800e3e8:	e049      	b.n	800e47e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e3f0:	b2db      	uxtb	r3, r3
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d106      	bne.n	800e404 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	2200      	movs	r2, #0
 800e3fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e3fe:	6878      	ldr	r0, [r7, #4]
 800e400:	f000 f841 	bl	800e486 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	2202      	movs	r2, #2
 800e408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	681a      	ldr	r2, [r3, #0]
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	3304      	adds	r3, #4
 800e414:	4619      	mov	r1, r3
 800e416:	4610      	mov	r0, r2
 800e418:	f000 fd20 	bl	800ee5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	2201      	movs	r2, #1
 800e420:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	2201      	movs	r2, #1
 800e428:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	2201      	movs	r2, #1
 800e430:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	2201      	movs	r2, #1
 800e438:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	2201      	movs	r2, #1
 800e440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	2201      	movs	r2, #1
 800e448:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	2201      	movs	r2, #1
 800e450:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	2201      	movs	r2, #1
 800e458:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	2201      	movs	r2, #1
 800e460:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	2201      	movs	r2, #1
 800e468:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	2201      	movs	r2, #1
 800e470:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	2201      	movs	r2, #1
 800e478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e47c:	2300      	movs	r3, #0
}
 800e47e:	4618      	mov	r0, r3
 800e480:	3708      	adds	r7, #8
 800e482:	46bd      	mov	sp, r7
 800e484:	bd80      	pop	{r7, pc}

0800e486 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800e486:	b480      	push	{r7}
 800e488:	b083      	sub	sp, #12
 800e48a:	af00      	add	r7, sp, #0
 800e48c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800e48e:	bf00      	nop
 800e490:	370c      	adds	r7, #12
 800e492:	46bd      	mov	sp, r7
 800e494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e498:	4770      	bx	lr
	...

0800e49c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e49c:	b580      	push	{r7, lr}
 800e49e:	b084      	sub	sp, #16
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	6078      	str	r0, [r7, #4]
 800e4a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e4a6:	683b      	ldr	r3, [r7, #0]
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d109      	bne.n	800e4c0 <HAL_TIM_PWM_Start+0x24>
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e4b2:	b2db      	uxtb	r3, r3
 800e4b4:	2b01      	cmp	r3, #1
 800e4b6:	bf14      	ite	ne
 800e4b8:	2301      	movne	r3, #1
 800e4ba:	2300      	moveq	r3, #0
 800e4bc:	b2db      	uxtb	r3, r3
 800e4be:	e03c      	b.n	800e53a <HAL_TIM_PWM_Start+0x9e>
 800e4c0:	683b      	ldr	r3, [r7, #0]
 800e4c2:	2b04      	cmp	r3, #4
 800e4c4:	d109      	bne.n	800e4da <HAL_TIM_PWM_Start+0x3e>
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800e4cc:	b2db      	uxtb	r3, r3
 800e4ce:	2b01      	cmp	r3, #1
 800e4d0:	bf14      	ite	ne
 800e4d2:	2301      	movne	r3, #1
 800e4d4:	2300      	moveq	r3, #0
 800e4d6:	b2db      	uxtb	r3, r3
 800e4d8:	e02f      	b.n	800e53a <HAL_TIM_PWM_Start+0x9e>
 800e4da:	683b      	ldr	r3, [r7, #0]
 800e4dc:	2b08      	cmp	r3, #8
 800e4de:	d109      	bne.n	800e4f4 <HAL_TIM_PWM_Start+0x58>
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e4e6:	b2db      	uxtb	r3, r3
 800e4e8:	2b01      	cmp	r3, #1
 800e4ea:	bf14      	ite	ne
 800e4ec:	2301      	movne	r3, #1
 800e4ee:	2300      	moveq	r3, #0
 800e4f0:	b2db      	uxtb	r3, r3
 800e4f2:	e022      	b.n	800e53a <HAL_TIM_PWM_Start+0x9e>
 800e4f4:	683b      	ldr	r3, [r7, #0]
 800e4f6:	2b0c      	cmp	r3, #12
 800e4f8:	d109      	bne.n	800e50e <HAL_TIM_PWM_Start+0x72>
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e500:	b2db      	uxtb	r3, r3
 800e502:	2b01      	cmp	r3, #1
 800e504:	bf14      	ite	ne
 800e506:	2301      	movne	r3, #1
 800e508:	2300      	moveq	r3, #0
 800e50a:	b2db      	uxtb	r3, r3
 800e50c:	e015      	b.n	800e53a <HAL_TIM_PWM_Start+0x9e>
 800e50e:	683b      	ldr	r3, [r7, #0]
 800e510:	2b10      	cmp	r3, #16
 800e512:	d109      	bne.n	800e528 <HAL_TIM_PWM_Start+0x8c>
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e51a:	b2db      	uxtb	r3, r3
 800e51c:	2b01      	cmp	r3, #1
 800e51e:	bf14      	ite	ne
 800e520:	2301      	movne	r3, #1
 800e522:	2300      	moveq	r3, #0
 800e524:	b2db      	uxtb	r3, r3
 800e526:	e008      	b.n	800e53a <HAL_TIM_PWM_Start+0x9e>
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800e52e:	b2db      	uxtb	r3, r3
 800e530:	2b01      	cmp	r3, #1
 800e532:	bf14      	ite	ne
 800e534:	2301      	movne	r3, #1
 800e536:	2300      	moveq	r3, #0
 800e538:	b2db      	uxtb	r3, r3
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d001      	beq.n	800e542 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800e53e:	2301      	movs	r3, #1
 800e540:	e0d8      	b.n	800e6f4 <HAL_TIM_PWM_Start+0x258>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e542:	683b      	ldr	r3, [r7, #0]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d104      	bne.n	800e552 <HAL_TIM_PWM_Start+0xb6>
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	2202      	movs	r2, #2
 800e54c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e550:	e023      	b.n	800e59a <HAL_TIM_PWM_Start+0xfe>
 800e552:	683b      	ldr	r3, [r7, #0]
 800e554:	2b04      	cmp	r3, #4
 800e556:	d104      	bne.n	800e562 <HAL_TIM_PWM_Start+0xc6>
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	2202      	movs	r2, #2
 800e55c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e560:	e01b      	b.n	800e59a <HAL_TIM_PWM_Start+0xfe>
 800e562:	683b      	ldr	r3, [r7, #0]
 800e564:	2b08      	cmp	r3, #8
 800e566:	d104      	bne.n	800e572 <HAL_TIM_PWM_Start+0xd6>
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	2202      	movs	r2, #2
 800e56c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e570:	e013      	b.n	800e59a <HAL_TIM_PWM_Start+0xfe>
 800e572:	683b      	ldr	r3, [r7, #0]
 800e574:	2b0c      	cmp	r3, #12
 800e576:	d104      	bne.n	800e582 <HAL_TIM_PWM_Start+0xe6>
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	2202      	movs	r2, #2
 800e57c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e580:	e00b      	b.n	800e59a <HAL_TIM_PWM_Start+0xfe>
 800e582:	683b      	ldr	r3, [r7, #0]
 800e584:	2b10      	cmp	r3, #16
 800e586:	d104      	bne.n	800e592 <HAL_TIM_PWM_Start+0xf6>
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	2202      	movs	r2, #2
 800e58c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e590:	e003      	b.n	800e59a <HAL_TIM_PWM_Start+0xfe>
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	2202      	movs	r2, #2
 800e596:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	681b      	ldr	r3, [r3, #0]
 800e59e:	2201      	movs	r2, #1
 800e5a0:	6839      	ldr	r1, [r7, #0]
 800e5a2:	4618      	mov	r0, r3
 800e5a4:	f001 fa35 	bl	800fa12 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	4a53      	ldr	r2, [pc, #332]	@ (800e6fc <HAL_TIM_PWM_Start+0x260>)
 800e5ae:	4293      	cmp	r3, r2
 800e5b0:	d02c      	beq.n	800e60c <HAL_TIM_PWM_Start+0x170>
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	4a52      	ldr	r2, [pc, #328]	@ (800e700 <HAL_TIM_PWM_Start+0x264>)
 800e5b8:	4293      	cmp	r3, r2
 800e5ba:	d027      	beq.n	800e60c <HAL_TIM_PWM_Start+0x170>
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	4a50      	ldr	r2, [pc, #320]	@ (800e704 <HAL_TIM_PWM_Start+0x268>)
 800e5c2:	4293      	cmp	r3, r2
 800e5c4:	d022      	beq.n	800e60c <HAL_TIM_PWM_Start+0x170>
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	4a4f      	ldr	r2, [pc, #316]	@ (800e708 <HAL_TIM_PWM_Start+0x26c>)
 800e5cc:	4293      	cmp	r3, r2
 800e5ce:	d01d      	beq.n	800e60c <HAL_TIM_PWM_Start+0x170>
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	4a4d      	ldr	r2, [pc, #308]	@ (800e70c <HAL_TIM_PWM_Start+0x270>)
 800e5d6:	4293      	cmp	r3, r2
 800e5d8:	d018      	beq.n	800e60c <HAL_TIM_PWM_Start+0x170>
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	4a4c      	ldr	r2, [pc, #304]	@ (800e710 <HAL_TIM_PWM_Start+0x274>)
 800e5e0:	4293      	cmp	r3, r2
 800e5e2:	d013      	beq.n	800e60c <HAL_TIM_PWM_Start+0x170>
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	4a4a      	ldr	r2, [pc, #296]	@ (800e714 <HAL_TIM_PWM_Start+0x278>)
 800e5ea:	4293      	cmp	r3, r2
 800e5ec:	d00e      	beq.n	800e60c <HAL_TIM_PWM_Start+0x170>
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	4a49      	ldr	r2, [pc, #292]	@ (800e718 <HAL_TIM_PWM_Start+0x27c>)
 800e5f4:	4293      	cmp	r3, r2
 800e5f6:	d009      	beq.n	800e60c <HAL_TIM_PWM_Start+0x170>
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	4a47      	ldr	r2, [pc, #284]	@ (800e71c <HAL_TIM_PWM_Start+0x280>)
 800e5fe:	4293      	cmp	r3, r2
 800e600:	d004      	beq.n	800e60c <HAL_TIM_PWM_Start+0x170>
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	4a46      	ldr	r2, [pc, #280]	@ (800e720 <HAL_TIM_PWM_Start+0x284>)
 800e608:	4293      	cmp	r3, r2
 800e60a:	d101      	bne.n	800e610 <HAL_TIM_PWM_Start+0x174>
 800e60c:	2301      	movs	r3, #1
 800e60e:	e000      	b.n	800e612 <HAL_TIM_PWM_Start+0x176>
 800e610:	2300      	movs	r3, #0
 800e612:	2b00      	cmp	r3, #0
 800e614:	d007      	beq.n	800e626 <HAL_TIM_PWM_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e624:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	4a34      	ldr	r2, [pc, #208]	@ (800e6fc <HAL_TIM_PWM_Start+0x260>)
 800e62c:	4293      	cmp	r3, r2
 800e62e:	d040      	beq.n	800e6b2 <HAL_TIM_PWM_Start+0x216>
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	4a32      	ldr	r2, [pc, #200]	@ (800e700 <HAL_TIM_PWM_Start+0x264>)
 800e636:	4293      	cmp	r3, r2
 800e638:	d03b      	beq.n	800e6b2 <HAL_TIM_PWM_Start+0x216>
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	681b      	ldr	r3, [r3, #0]
 800e63e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e642:	d036      	beq.n	800e6b2 <HAL_TIM_PWM_Start+0x216>
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e64c:	d031      	beq.n	800e6b2 <HAL_TIM_PWM_Start+0x216>
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	4a34      	ldr	r2, [pc, #208]	@ (800e724 <HAL_TIM_PWM_Start+0x288>)
 800e654:	4293      	cmp	r3, r2
 800e656:	d02c      	beq.n	800e6b2 <HAL_TIM_PWM_Start+0x216>
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	4a32      	ldr	r2, [pc, #200]	@ (800e728 <HAL_TIM_PWM_Start+0x28c>)
 800e65e:	4293      	cmp	r3, r2
 800e660:	d027      	beq.n	800e6b2 <HAL_TIM_PWM_Start+0x216>
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	4a31      	ldr	r2, [pc, #196]	@ (800e72c <HAL_TIM_PWM_Start+0x290>)
 800e668:	4293      	cmp	r3, r2
 800e66a:	d022      	beq.n	800e6b2 <HAL_TIM_PWM_Start+0x216>
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	4a2f      	ldr	r2, [pc, #188]	@ (800e730 <HAL_TIM_PWM_Start+0x294>)
 800e672:	4293      	cmp	r3, r2
 800e674:	d01d      	beq.n	800e6b2 <HAL_TIM_PWM_Start+0x216>
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	4a2e      	ldr	r2, [pc, #184]	@ (800e734 <HAL_TIM_PWM_Start+0x298>)
 800e67c:	4293      	cmp	r3, r2
 800e67e:	d018      	beq.n	800e6b2 <HAL_TIM_PWM_Start+0x216>
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	4a2c      	ldr	r2, [pc, #176]	@ (800e738 <HAL_TIM_PWM_Start+0x29c>)
 800e686:	4293      	cmp	r3, r2
 800e688:	d013      	beq.n	800e6b2 <HAL_TIM_PWM_Start+0x216>
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	4a1d      	ldr	r2, [pc, #116]	@ (800e704 <HAL_TIM_PWM_Start+0x268>)
 800e690:	4293      	cmp	r3, r2
 800e692:	d00e      	beq.n	800e6b2 <HAL_TIM_PWM_Start+0x216>
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	4a1b      	ldr	r2, [pc, #108]	@ (800e708 <HAL_TIM_PWM_Start+0x26c>)
 800e69a:	4293      	cmp	r3, r2
 800e69c:	d009      	beq.n	800e6b2 <HAL_TIM_PWM_Start+0x216>
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	4a1a      	ldr	r2, [pc, #104]	@ (800e70c <HAL_TIM_PWM_Start+0x270>)
 800e6a4:	4293      	cmp	r3, r2
 800e6a6:	d004      	beq.n	800e6b2 <HAL_TIM_PWM_Start+0x216>
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	4a18      	ldr	r2, [pc, #96]	@ (800e710 <HAL_TIM_PWM_Start+0x274>)
 800e6ae:	4293      	cmp	r3, r2
 800e6b0:	d115      	bne.n	800e6de <HAL_TIM_PWM_Start+0x242>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	689a      	ldr	r2, [r3, #8]
 800e6b8:	4b20      	ldr	r3, [pc, #128]	@ (800e73c <HAL_TIM_PWM_Start+0x2a0>)
 800e6ba:	4013      	ands	r3, r2
 800e6bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	2b06      	cmp	r3, #6
 800e6c2:	d015      	beq.n	800e6f0 <HAL_TIM_PWM_Start+0x254>
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e6ca:	d011      	beq.n	800e6f0 <HAL_TIM_PWM_Start+0x254>
    {
      __HAL_TIM_ENABLE(htim);
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	681b      	ldr	r3, [r3, #0]
 800e6d0:	681a      	ldr	r2, [r3, #0]
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	f042 0201 	orr.w	r2, r2, #1
 800e6da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e6dc:	e008      	b.n	800e6f0 <HAL_TIM_PWM_Start+0x254>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	681a      	ldr	r2, [r3, #0]
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	f042 0201 	orr.w	r2, r2, #1
 800e6ec:	601a      	str	r2, [r3, #0]
 800e6ee:	e000      	b.n	800e6f2 <HAL_TIM_PWM_Start+0x256>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e6f0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e6f2:	2300      	movs	r3, #0
}
 800e6f4:	4618      	mov	r0, r3
 800e6f6:	3710      	adds	r7, #16
 800e6f8:	46bd      	mov	sp, r7
 800e6fa:	bd80      	pop	{r7, pc}
 800e6fc:	40012c00 	.word	0x40012c00
 800e700:	50012c00 	.word	0x50012c00
 800e704:	40013400 	.word	0x40013400
 800e708:	50013400 	.word	0x50013400
 800e70c:	40014000 	.word	0x40014000
 800e710:	50014000 	.word	0x50014000
 800e714:	40014400 	.word	0x40014400
 800e718:	50014400 	.word	0x50014400
 800e71c:	40014800 	.word	0x40014800
 800e720:	50014800 	.word	0x50014800
 800e724:	40000400 	.word	0x40000400
 800e728:	50000400 	.word	0x50000400
 800e72c:	40000800 	.word	0x40000800
 800e730:	50000800 	.word	0x50000800
 800e734:	40000c00 	.word	0x40000c00
 800e738:	50000c00 	.word	0x50000c00
 800e73c:	00010007 	.word	0x00010007

0800e740 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e740:	b580      	push	{r7, lr}
 800e742:	b084      	sub	sp, #16
 800e744:	af00      	add	r7, sp, #0
 800e746:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	68db      	ldr	r3, [r3, #12]
 800e74e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	691b      	ldr	r3, [r3, #16]
 800e756:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800e758:	68bb      	ldr	r3, [r7, #8]
 800e75a:	f003 0302 	and.w	r3, r3, #2
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d020      	beq.n	800e7a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	f003 0302 	and.w	r3, r3, #2
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d01b      	beq.n	800e7a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	f06f 0202 	mvn.w	r2, #2
 800e774:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	2201      	movs	r2, #1
 800e77a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	699b      	ldr	r3, [r3, #24]
 800e782:	f003 0303 	and.w	r3, r3, #3
 800e786:	2b00      	cmp	r3, #0
 800e788:	d003      	beq.n	800e792 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e78a:	6878      	ldr	r0, [r7, #4]
 800e78c:	f000 fb48 	bl	800ee20 <HAL_TIM_IC_CaptureCallback>
 800e790:	e005      	b.n	800e79e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e792:	6878      	ldr	r0, [r7, #4]
 800e794:	f000 fb3a 	bl	800ee0c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e798:	6878      	ldr	r0, [r7, #4]
 800e79a:	f000 fb4b 	bl	800ee34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	2200      	movs	r2, #0
 800e7a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800e7a4:	68bb      	ldr	r3, [r7, #8]
 800e7a6:	f003 0304 	and.w	r3, r3, #4
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d020      	beq.n	800e7f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	f003 0304 	and.w	r3, r3, #4
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d01b      	beq.n	800e7f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	f06f 0204 	mvn.w	r2, #4
 800e7c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	2202      	movs	r2, #2
 800e7c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	699b      	ldr	r3, [r3, #24]
 800e7ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d003      	beq.n	800e7de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e7d6:	6878      	ldr	r0, [r7, #4]
 800e7d8:	f000 fb22 	bl	800ee20 <HAL_TIM_IC_CaptureCallback>
 800e7dc:	e005      	b.n	800e7ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e7de:	6878      	ldr	r0, [r7, #4]
 800e7e0:	f000 fb14 	bl	800ee0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e7e4:	6878      	ldr	r0, [r7, #4]
 800e7e6:	f000 fb25 	bl	800ee34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	2200      	movs	r2, #0
 800e7ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800e7f0:	68bb      	ldr	r3, [r7, #8]
 800e7f2:	f003 0308 	and.w	r3, r3, #8
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d020      	beq.n	800e83c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	f003 0308 	and.w	r3, r3, #8
 800e800:	2b00      	cmp	r3, #0
 800e802:	d01b      	beq.n	800e83c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	f06f 0208 	mvn.w	r2, #8
 800e80c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	2204      	movs	r2, #4
 800e812:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	69db      	ldr	r3, [r3, #28]
 800e81a:	f003 0303 	and.w	r3, r3, #3
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d003      	beq.n	800e82a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e822:	6878      	ldr	r0, [r7, #4]
 800e824:	f000 fafc 	bl	800ee20 <HAL_TIM_IC_CaptureCallback>
 800e828:	e005      	b.n	800e836 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e82a:	6878      	ldr	r0, [r7, #4]
 800e82c:	f000 faee 	bl	800ee0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e830:	6878      	ldr	r0, [r7, #4]
 800e832:	f000 faff 	bl	800ee34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	2200      	movs	r2, #0
 800e83a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800e83c:	68bb      	ldr	r3, [r7, #8]
 800e83e:	f003 0310 	and.w	r3, r3, #16
 800e842:	2b00      	cmp	r3, #0
 800e844:	d020      	beq.n	800e888 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	f003 0310 	and.w	r3, r3, #16
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d01b      	beq.n	800e888 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	f06f 0210 	mvn.w	r2, #16
 800e858:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	2208      	movs	r2, #8
 800e85e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	69db      	ldr	r3, [r3, #28]
 800e866:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d003      	beq.n	800e876 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e86e:	6878      	ldr	r0, [r7, #4]
 800e870:	f000 fad6 	bl	800ee20 <HAL_TIM_IC_CaptureCallback>
 800e874:	e005      	b.n	800e882 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e876:	6878      	ldr	r0, [r7, #4]
 800e878:	f000 fac8 	bl	800ee0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e87c:	6878      	ldr	r0, [r7, #4]
 800e87e:	f000 fad9 	bl	800ee34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	2200      	movs	r2, #0
 800e886:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800e888:	68bb      	ldr	r3, [r7, #8]
 800e88a:	f003 0301 	and.w	r3, r3, #1
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d00c      	beq.n	800e8ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	f003 0301 	and.w	r3, r3, #1
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d007      	beq.n	800e8ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	f06f 0201 	mvn.w	r2, #1
 800e8a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e8a6:	6878      	ldr	r0, [r7, #4]
 800e8a8:	f7f5 fc74 	bl	8004194 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e8ac:	68bb      	ldr	r3, [r7, #8]
 800e8ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	d104      	bne.n	800e8c0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800e8b6:	68bb      	ldr	r3, [r7, #8]
 800e8b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d00c      	beq.n	800e8da <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d007      	beq.n	800e8da <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800e8d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e8d4:	6878      	ldr	r0, [r7, #4]
 800e8d6:	f001 fa27 	bl	800fd28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800e8da:	68bb      	ldr	r3, [r7, #8]
 800e8dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d00c      	beq.n	800e8fe <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d007      	beq.n	800e8fe <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800e8f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e8f8:	6878      	ldr	r0, [r7, #4]
 800e8fa:	f001 fa1f 	bl	800fd3c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800e8fe:	68bb      	ldr	r3, [r7, #8]
 800e900:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e904:	2b00      	cmp	r3, #0
 800e906:	d00c      	beq.n	800e922 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d007      	beq.n	800e922 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	681b      	ldr	r3, [r3, #0]
 800e916:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e91a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e91c:	6878      	ldr	r0, [r7, #4]
 800e91e:	f000 fa93 	bl	800ee48 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800e922:	68bb      	ldr	r3, [r7, #8]
 800e924:	f003 0320 	and.w	r3, r3, #32
 800e928:	2b00      	cmp	r3, #0
 800e92a:	d00c      	beq.n	800e946 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	f003 0320 	and.w	r3, r3, #32
 800e932:	2b00      	cmp	r3, #0
 800e934:	d007      	beq.n	800e946 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	f06f 0220 	mvn.w	r2, #32
 800e93e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e940:	6878      	ldr	r0, [r7, #4]
 800e942:	f001 f9e7 	bl	800fd14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800e946:	68bb      	ldr	r3, [r7, #8]
 800e948:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d00c      	beq.n	800e96a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e956:	2b00      	cmp	r3, #0
 800e958:	d007      	beq.n	800e96a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800e962:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800e964:	6878      	ldr	r0, [r7, #4]
 800e966:	f001 f9f3 	bl	800fd50 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800e96a:	68bb      	ldr	r3, [r7, #8]
 800e96c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e970:	2b00      	cmp	r3, #0
 800e972:	d00c      	beq.n	800e98e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d007      	beq.n	800e98e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800e986:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800e988:	6878      	ldr	r0, [r7, #4]
 800e98a:	f001 f9eb 	bl	800fd64 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800e98e:	68bb      	ldr	r3, [r7, #8]
 800e990:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e994:	2b00      	cmp	r3, #0
 800e996:	d00c      	beq.n	800e9b2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d007      	beq.n	800e9b2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800e9aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800e9ac:	6878      	ldr	r0, [r7, #4]
 800e9ae:	f001 f9e3 	bl	800fd78 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800e9b2:	68bb      	ldr	r3, [r7, #8]
 800e9b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d00c      	beq.n	800e9d6 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d007      	beq.n	800e9d6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800e9ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800e9d0:	6878      	ldr	r0, [r7, #4]
 800e9d2:	f001 f9db 	bl	800fd8c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e9d6:	bf00      	nop
 800e9d8:	3710      	adds	r7, #16
 800e9da:	46bd      	mov	sp, r7
 800e9dc:	bd80      	pop	{r7, pc}
	...

0800e9e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e9e0:	b580      	push	{r7, lr}
 800e9e2:	b086      	sub	sp, #24
 800e9e4:	af00      	add	r7, sp, #0
 800e9e6:	60f8      	str	r0, [r7, #12]
 800e9e8:	60b9      	str	r1, [r7, #8]
 800e9ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e9ec:	2300      	movs	r3, #0
 800e9ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e9f6:	2b01      	cmp	r3, #1
 800e9f8:	d101      	bne.n	800e9fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 800e9fa:	2302      	movs	r3, #2
 800e9fc:	e0ff      	b.n	800ebfe <HAL_TIM_PWM_ConfigChannel+0x21e>
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	2201      	movs	r2, #1
 800ea02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	2b14      	cmp	r3, #20
 800ea0a:	f200 80f0 	bhi.w	800ebee <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ea0e:	a201      	add	r2, pc, #4	@ (adr r2, 800ea14 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ea10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea14:	0800ea69 	.word	0x0800ea69
 800ea18:	0800ebef 	.word	0x0800ebef
 800ea1c:	0800ebef 	.word	0x0800ebef
 800ea20:	0800ebef 	.word	0x0800ebef
 800ea24:	0800eaa9 	.word	0x0800eaa9
 800ea28:	0800ebef 	.word	0x0800ebef
 800ea2c:	0800ebef 	.word	0x0800ebef
 800ea30:	0800ebef 	.word	0x0800ebef
 800ea34:	0800eaeb 	.word	0x0800eaeb
 800ea38:	0800ebef 	.word	0x0800ebef
 800ea3c:	0800ebef 	.word	0x0800ebef
 800ea40:	0800ebef 	.word	0x0800ebef
 800ea44:	0800eb2b 	.word	0x0800eb2b
 800ea48:	0800ebef 	.word	0x0800ebef
 800ea4c:	0800ebef 	.word	0x0800ebef
 800ea50:	0800ebef 	.word	0x0800ebef
 800ea54:	0800eb6d 	.word	0x0800eb6d
 800ea58:	0800ebef 	.word	0x0800ebef
 800ea5c:	0800ebef 	.word	0x0800ebef
 800ea60:	0800ebef 	.word	0x0800ebef
 800ea64:	0800ebad 	.word	0x0800ebad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	68b9      	ldr	r1, [r7, #8]
 800ea6e:	4618      	mov	r0, r3
 800ea70:	f000 faf4 	bl	800f05c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	681b      	ldr	r3, [r3, #0]
 800ea78:	699a      	ldr	r2, [r3, #24]
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	f042 0208 	orr.w	r2, r2, #8
 800ea82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	699a      	ldr	r2, [r3, #24]
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	681b      	ldr	r3, [r3, #0]
 800ea8e:	f022 0204 	bic.w	r2, r2, #4
 800ea92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	6999      	ldr	r1, [r3, #24]
 800ea9a:	68bb      	ldr	r3, [r7, #8]
 800ea9c:	691a      	ldr	r2, [r3, #16]
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	430a      	orrs	r2, r1
 800eaa4:	619a      	str	r2, [r3, #24]
      break;
 800eaa6:	e0a5      	b.n	800ebf4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	68b9      	ldr	r1, [r7, #8]
 800eaae:	4618      	mov	r0, r3
 800eab0:	f000 fb98 	bl	800f1e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	699a      	ldr	r2, [r3, #24]
 800eaba:	68fb      	ldr	r3, [r7, #12]
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800eac2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	699a      	ldr	r2, [r3, #24]
 800eaca:	68fb      	ldr	r3, [r7, #12]
 800eacc:	681b      	ldr	r3, [r3, #0]
 800eace:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ead2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	6999      	ldr	r1, [r3, #24]
 800eada:	68bb      	ldr	r3, [r7, #8]
 800eadc:	691b      	ldr	r3, [r3, #16]
 800eade:	021a      	lsls	r2, r3, #8
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	430a      	orrs	r2, r1
 800eae6:	619a      	str	r2, [r3, #24]
      break;
 800eae8:	e084      	b.n	800ebf4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	68b9      	ldr	r1, [r7, #8]
 800eaf0:	4618      	mov	r0, r3
 800eaf2:	f000 fc29 	bl	800f348 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	69da      	ldr	r2, [r3, #28]
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	f042 0208 	orr.w	r2, r2, #8
 800eb04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	69da      	ldr	r2, [r3, #28]
 800eb0c:	68fb      	ldr	r3, [r7, #12]
 800eb0e:	681b      	ldr	r3, [r3, #0]
 800eb10:	f022 0204 	bic.w	r2, r2, #4
 800eb14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	681b      	ldr	r3, [r3, #0]
 800eb1a:	69d9      	ldr	r1, [r3, #28]
 800eb1c:	68bb      	ldr	r3, [r7, #8]
 800eb1e:	691a      	ldr	r2, [r3, #16]
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	430a      	orrs	r2, r1
 800eb26:	61da      	str	r2, [r3, #28]
      break;
 800eb28:	e064      	b.n	800ebf4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	68b9      	ldr	r1, [r7, #8]
 800eb30:	4618      	mov	r0, r3
 800eb32:	f000 fcb9 	bl	800f4a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	69da      	ldr	r2, [r3, #28]
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800eb44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	681b      	ldr	r3, [r3, #0]
 800eb4a:	69da      	ldr	r2, [r3, #28]
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800eb54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	69d9      	ldr	r1, [r3, #28]
 800eb5c:	68bb      	ldr	r3, [r7, #8]
 800eb5e:	691b      	ldr	r3, [r3, #16]
 800eb60:	021a      	lsls	r2, r3, #8
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	430a      	orrs	r2, r1
 800eb68:	61da      	str	r2, [r3, #28]
      break;
 800eb6a:	e043      	b.n	800ebf4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	68b9      	ldr	r1, [r7, #8]
 800eb72:	4618      	mov	r0, r3
 800eb74:	f000 fd4a 	bl	800f60c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	f042 0208 	orr.w	r2, r2, #8
 800eb86:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800eb88:	68fb      	ldr	r3, [r7, #12]
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	f022 0204 	bic.w	r2, r2, #4
 800eb96:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800eb9e:	68bb      	ldr	r3, [r7, #8]
 800eba0:	691a      	ldr	r2, [r3, #16]
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	430a      	orrs	r2, r1
 800eba8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800ebaa:	e023      	b.n	800ebf4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	68b9      	ldr	r1, [r7, #8]
 800ebb2:	4618      	mov	r0, r3
 800ebb4:	f000 fdac 	bl	800f710 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	681b      	ldr	r3, [r3, #0]
 800ebc2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ebc6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ebd6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ebde:	68bb      	ldr	r3, [r7, #8]
 800ebe0:	691b      	ldr	r3, [r3, #16]
 800ebe2:	021a      	lsls	r2, r3, #8
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	430a      	orrs	r2, r1
 800ebea:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800ebec:	e002      	b.n	800ebf4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800ebee:	2301      	movs	r3, #1
 800ebf0:	75fb      	strb	r3, [r7, #23]
      break;
 800ebf2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	2200      	movs	r2, #0
 800ebf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ebfc:	7dfb      	ldrb	r3, [r7, #23]
}
 800ebfe:	4618      	mov	r0, r3
 800ec00:	3718      	adds	r7, #24
 800ec02:	46bd      	mov	sp, r7
 800ec04:	bd80      	pop	{r7, pc}
 800ec06:	bf00      	nop

0800ec08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ec08:	b580      	push	{r7, lr}
 800ec0a:	b084      	sub	sp, #16
 800ec0c:	af00      	add	r7, sp, #0
 800ec0e:	6078      	str	r0, [r7, #4]
 800ec10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ec12:	2300      	movs	r3, #0
 800ec14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ec1c:	2b01      	cmp	r3, #1
 800ec1e:	d101      	bne.n	800ec24 <HAL_TIM_ConfigClockSource+0x1c>
 800ec20:	2302      	movs	r3, #2
 800ec22:	e0e6      	b.n	800edf2 <HAL_TIM_ConfigClockSource+0x1ea>
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	2201      	movs	r2, #1
 800ec28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	2202      	movs	r2, #2
 800ec30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	681b      	ldr	r3, [r3, #0]
 800ec38:	689b      	ldr	r3, [r3, #8]
 800ec3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ec3c:	68bb      	ldr	r3, [r7, #8]
 800ec3e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800ec42:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800ec46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ec48:	68bb      	ldr	r3, [r7, #8]
 800ec4a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ec4e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	681b      	ldr	r3, [r3, #0]
 800ec54:	68ba      	ldr	r2, [r7, #8]
 800ec56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ec58:	683b      	ldr	r3, [r7, #0]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	4a67      	ldr	r2, [pc, #412]	@ (800edfc <HAL_TIM_ConfigClockSource+0x1f4>)
 800ec5e:	4293      	cmp	r3, r2
 800ec60:	f000 80b1 	beq.w	800edc6 <HAL_TIM_ConfigClockSource+0x1be>
 800ec64:	4a65      	ldr	r2, [pc, #404]	@ (800edfc <HAL_TIM_ConfigClockSource+0x1f4>)
 800ec66:	4293      	cmp	r3, r2
 800ec68:	f200 80b6 	bhi.w	800edd8 <HAL_TIM_ConfigClockSource+0x1d0>
 800ec6c:	4a64      	ldr	r2, [pc, #400]	@ (800ee00 <HAL_TIM_ConfigClockSource+0x1f8>)
 800ec6e:	4293      	cmp	r3, r2
 800ec70:	f000 80a9 	beq.w	800edc6 <HAL_TIM_ConfigClockSource+0x1be>
 800ec74:	4a62      	ldr	r2, [pc, #392]	@ (800ee00 <HAL_TIM_ConfigClockSource+0x1f8>)
 800ec76:	4293      	cmp	r3, r2
 800ec78:	f200 80ae 	bhi.w	800edd8 <HAL_TIM_ConfigClockSource+0x1d0>
 800ec7c:	4a61      	ldr	r2, [pc, #388]	@ (800ee04 <HAL_TIM_ConfigClockSource+0x1fc>)
 800ec7e:	4293      	cmp	r3, r2
 800ec80:	f000 80a1 	beq.w	800edc6 <HAL_TIM_ConfigClockSource+0x1be>
 800ec84:	4a5f      	ldr	r2, [pc, #380]	@ (800ee04 <HAL_TIM_ConfigClockSource+0x1fc>)
 800ec86:	4293      	cmp	r3, r2
 800ec88:	f200 80a6 	bhi.w	800edd8 <HAL_TIM_ConfigClockSource+0x1d0>
 800ec8c:	4a5e      	ldr	r2, [pc, #376]	@ (800ee08 <HAL_TIM_ConfigClockSource+0x200>)
 800ec8e:	4293      	cmp	r3, r2
 800ec90:	f000 8099 	beq.w	800edc6 <HAL_TIM_ConfigClockSource+0x1be>
 800ec94:	4a5c      	ldr	r2, [pc, #368]	@ (800ee08 <HAL_TIM_ConfigClockSource+0x200>)
 800ec96:	4293      	cmp	r3, r2
 800ec98:	f200 809e 	bhi.w	800edd8 <HAL_TIM_ConfigClockSource+0x1d0>
 800ec9c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800eca0:	f000 8091 	beq.w	800edc6 <HAL_TIM_ConfigClockSource+0x1be>
 800eca4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800eca8:	f200 8096 	bhi.w	800edd8 <HAL_TIM_ConfigClockSource+0x1d0>
 800ecac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ecb0:	f000 8089 	beq.w	800edc6 <HAL_TIM_ConfigClockSource+0x1be>
 800ecb4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ecb8:	f200 808e 	bhi.w	800edd8 <HAL_TIM_ConfigClockSource+0x1d0>
 800ecbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ecc0:	d03e      	beq.n	800ed40 <HAL_TIM_ConfigClockSource+0x138>
 800ecc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ecc6:	f200 8087 	bhi.w	800edd8 <HAL_TIM_ConfigClockSource+0x1d0>
 800ecca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ecce:	f000 8086 	beq.w	800edde <HAL_TIM_ConfigClockSource+0x1d6>
 800ecd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ecd6:	d87f      	bhi.n	800edd8 <HAL_TIM_ConfigClockSource+0x1d0>
 800ecd8:	2b70      	cmp	r3, #112	@ 0x70
 800ecda:	d01a      	beq.n	800ed12 <HAL_TIM_ConfigClockSource+0x10a>
 800ecdc:	2b70      	cmp	r3, #112	@ 0x70
 800ecde:	d87b      	bhi.n	800edd8 <HAL_TIM_ConfigClockSource+0x1d0>
 800ece0:	2b60      	cmp	r3, #96	@ 0x60
 800ece2:	d050      	beq.n	800ed86 <HAL_TIM_ConfigClockSource+0x17e>
 800ece4:	2b60      	cmp	r3, #96	@ 0x60
 800ece6:	d877      	bhi.n	800edd8 <HAL_TIM_ConfigClockSource+0x1d0>
 800ece8:	2b50      	cmp	r3, #80	@ 0x50
 800ecea:	d03c      	beq.n	800ed66 <HAL_TIM_ConfigClockSource+0x15e>
 800ecec:	2b50      	cmp	r3, #80	@ 0x50
 800ecee:	d873      	bhi.n	800edd8 <HAL_TIM_ConfigClockSource+0x1d0>
 800ecf0:	2b40      	cmp	r3, #64	@ 0x40
 800ecf2:	d058      	beq.n	800eda6 <HAL_TIM_ConfigClockSource+0x19e>
 800ecf4:	2b40      	cmp	r3, #64	@ 0x40
 800ecf6:	d86f      	bhi.n	800edd8 <HAL_TIM_ConfigClockSource+0x1d0>
 800ecf8:	2b30      	cmp	r3, #48	@ 0x30
 800ecfa:	d064      	beq.n	800edc6 <HAL_TIM_ConfigClockSource+0x1be>
 800ecfc:	2b30      	cmp	r3, #48	@ 0x30
 800ecfe:	d86b      	bhi.n	800edd8 <HAL_TIM_ConfigClockSource+0x1d0>
 800ed00:	2b20      	cmp	r3, #32
 800ed02:	d060      	beq.n	800edc6 <HAL_TIM_ConfigClockSource+0x1be>
 800ed04:	2b20      	cmp	r3, #32
 800ed06:	d867      	bhi.n	800edd8 <HAL_TIM_ConfigClockSource+0x1d0>
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d05c      	beq.n	800edc6 <HAL_TIM_ConfigClockSource+0x1be>
 800ed0c:	2b10      	cmp	r3, #16
 800ed0e:	d05a      	beq.n	800edc6 <HAL_TIM_ConfigClockSource+0x1be>
 800ed10:	e062      	b.n	800edd8 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ed16:	683b      	ldr	r3, [r7, #0]
 800ed18:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ed1a:	683b      	ldr	r3, [r7, #0]
 800ed1c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ed1e:	683b      	ldr	r3, [r7, #0]
 800ed20:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ed22:	f000 fe56 	bl	800f9d2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	689b      	ldr	r3, [r3, #8]
 800ed2c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ed2e:	68bb      	ldr	r3, [r7, #8]
 800ed30:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ed34:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	681b      	ldr	r3, [r3, #0]
 800ed3a:	68ba      	ldr	r2, [r7, #8]
 800ed3c:	609a      	str	r2, [r3, #8]
      break;
 800ed3e:	e04f      	b.n	800ede0 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ed44:	683b      	ldr	r3, [r7, #0]
 800ed46:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ed48:	683b      	ldr	r3, [r7, #0]
 800ed4a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ed4c:	683b      	ldr	r3, [r7, #0]
 800ed4e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ed50:	f000 fe3f 	bl	800f9d2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	689a      	ldr	r2, [r3, #8]
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ed62:	609a      	str	r2, [r3, #8]
      break;
 800ed64:	e03c      	b.n	800ede0 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ed6a:	683b      	ldr	r3, [r7, #0]
 800ed6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ed6e:	683b      	ldr	r3, [r7, #0]
 800ed70:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ed72:	461a      	mov	r2, r3
 800ed74:	f000 fd50 	bl	800f818 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	681b      	ldr	r3, [r3, #0]
 800ed7c:	2150      	movs	r1, #80	@ 0x50
 800ed7e:	4618      	mov	r0, r3
 800ed80:	f000 fe0a 	bl	800f998 <TIM_ITRx_SetConfig>
      break;
 800ed84:	e02c      	b.n	800ede0 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ed8a:	683b      	ldr	r3, [r7, #0]
 800ed8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ed8e:	683b      	ldr	r3, [r7, #0]
 800ed90:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ed92:	461a      	mov	r2, r3
 800ed94:	f000 fdb2 	bl	800f8fc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	2160      	movs	r1, #96	@ 0x60
 800ed9e:	4618      	mov	r0, r3
 800eda0:	f000 fdfa 	bl	800f998 <TIM_ITRx_SetConfig>
      break;
 800eda4:	e01c      	b.n	800ede0 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800edaa:	683b      	ldr	r3, [r7, #0]
 800edac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800edae:	683b      	ldr	r3, [r7, #0]
 800edb0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800edb2:	461a      	mov	r2, r3
 800edb4:	f000 fd30 	bl	800f818 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	2140      	movs	r1, #64	@ 0x40
 800edbe:	4618      	mov	r0, r3
 800edc0:	f000 fdea 	bl	800f998 <TIM_ITRx_SetConfig>
      break;
 800edc4:	e00c      	b.n	800ede0 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	681a      	ldr	r2, [r3, #0]
 800edca:	683b      	ldr	r3, [r7, #0]
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	4619      	mov	r1, r3
 800edd0:	4610      	mov	r0, r2
 800edd2:	f000 fde1 	bl	800f998 <TIM_ITRx_SetConfig>
      break;
 800edd6:	e003      	b.n	800ede0 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 800edd8:	2301      	movs	r3, #1
 800edda:	73fb      	strb	r3, [r7, #15]
      break;
 800eddc:	e000      	b.n	800ede0 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 800edde:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	2201      	movs	r2, #1
 800ede4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	2200      	movs	r2, #0
 800edec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800edf0:	7bfb      	ldrb	r3, [r7, #15]
}
 800edf2:	4618      	mov	r0, r3
 800edf4:	3710      	adds	r7, #16
 800edf6:	46bd      	mov	sp, r7
 800edf8:	bd80      	pop	{r7, pc}
 800edfa:	bf00      	nop
 800edfc:	00100070 	.word	0x00100070
 800ee00:	00100040 	.word	0x00100040
 800ee04:	00100030 	.word	0x00100030
 800ee08:	00100020 	.word	0x00100020

0800ee0c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ee0c:	b480      	push	{r7}
 800ee0e:	b083      	sub	sp, #12
 800ee10:	af00      	add	r7, sp, #0
 800ee12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ee14:	bf00      	nop
 800ee16:	370c      	adds	r7, #12
 800ee18:	46bd      	mov	sp, r7
 800ee1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee1e:	4770      	bx	lr

0800ee20 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ee20:	b480      	push	{r7}
 800ee22:	b083      	sub	sp, #12
 800ee24:	af00      	add	r7, sp, #0
 800ee26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ee28:	bf00      	nop
 800ee2a:	370c      	adds	r7, #12
 800ee2c:	46bd      	mov	sp, r7
 800ee2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee32:	4770      	bx	lr

0800ee34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ee34:	b480      	push	{r7}
 800ee36:	b083      	sub	sp, #12
 800ee38:	af00      	add	r7, sp, #0
 800ee3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ee3c:	bf00      	nop
 800ee3e:	370c      	adds	r7, #12
 800ee40:	46bd      	mov	sp, r7
 800ee42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee46:	4770      	bx	lr

0800ee48 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ee48:	b480      	push	{r7}
 800ee4a:	b083      	sub	sp, #12
 800ee4c:	af00      	add	r7, sp, #0
 800ee4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ee50:	bf00      	nop
 800ee52:	370c      	adds	r7, #12
 800ee54:	46bd      	mov	sp, r7
 800ee56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee5a:	4770      	bx	lr

0800ee5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ee5c:	b480      	push	{r7}
 800ee5e:	b085      	sub	sp, #20
 800ee60:	af00      	add	r7, sp, #0
 800ee62:	6078      	str	r0, [r7, #4]
 800ee64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	4a6b      	ldr	r2, [pc, #428]	@ (800f01c <TIM_Base_SetConfig+0x1c0>)
 800ee70:	4293      	cmp	r3, r2
 800ee72:	d02b      	beq.n	800eecc <TIM_Base_SetConfig+0x70>
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	4a6a      	ldr	r2, [pc, #424]	@ (800f020 <TIM_Base_SetConfig+0x1c4>)
 800ee78:	4293      	cmp	r3, r2
 800ee7a:	d027      	beq.n	800eecc <TIM_Base_SetConfig+0x70>
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ee82:	d023      	beq.n	800eecc <TIM_Base_SetConfig+0x70>
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ee8a:	d01f      	beq.n	800eecc <TIM_Base_SetConfig+0x70>
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	4a65      	ldr	r2, [pc, #404]	@ (800f024 <TIM_Base_SetConfig+0x1c8>)
 800ee90:	4293      	cmp	r3, r2
 800ee92:	d01b      	beq.n	800eecc <TIM_Base_SetConfig+0x70>
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	4a64      	ldr	r2, [pc, #400]	@ (800f028 <TIM_Base_SetConfig+0x1cc>)
 800ee98:	4293      	cmp	r3, r2
 800ee9a:	d017      	beq.n	800eecc <TIM_Base_SetConfig+0x70>
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	4a63      	ldr	r2, [pc, #396]	@ (800f02c <TIM_Base_SetConfig+0x1d0>)
 800eea0:	4293      	cmp	r3, r2
 800eea2:	d013      	beq.n	800eecc <TIM_Base_SetConfig+0x70>
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	4a62      	ldr	r2, [pc, #392]	@ (800f030 <TIM_Base_SetConfig+0x1d4>)
 800eea8:	4293      	cmp	r3, r2
 800eeaa:	d00f      	beq.n	800eecc <TIM_Base_SetConfig+0x70>
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	4a61      	ldr	r2, [pc, #388]	@ (800f034 <TIM_Base_SetConfig+0x1d8>)
 800eeb0:	4293      	cmp	r3, r2
 800eeb2:	d00b      	beq.n	800eecc <TIM_Base_SetConfig+0x70>
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	4a60      	ldr	r2, [pc, #384]	@ (800f038 <TIM_Base_SetConfig+0x1dc>)
 800eeb8:	4293      	cmp	r3, r2
 800eeba:	d007      	beq.n	800eecc <TIM_Base_SetConfig+0x70>
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	4a5f      	ldr	r2, [pc, #380]	@ (800f03c <TIM_Base_SetConfig+0x1e0>)
 800eec0:	4293      	cmp	r3, r2
 800eec2:	d003      	beq.n	800eecc <TIM_Base_SetConfig+0x70>
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	4a5e      	ldr	r2, [pc, #376]	@ (800f040 <TIM_Base_SetConfig+0x1e4>)
 800eec8:	4293      	cmp	r3, r2
 800eeca:	d108      	bne.n	800eede <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eed2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800eed4:	683b      	ldr	r3, [r7, #0]
 800eed6:	685b      	ldr	r3, [r3, #4]
 800eed8:	68fa      	ldr	r2, [r7, #12]
 800eeda:	4313      	orrs	r3, r2
 800eedc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	4a4e      	ldr	r2, [pc, #312]	@ (800f01c <TIM_Base_SetConfig+0x1c0>)
 800eee2:	4293      	cmp	r3, r2
 800eee4:	d043      	beq.n	800ef6e <TIM_Base_SetConfig+0x112>
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	4a4d      	ldr	r2, [pc, #308]	@ (800f020 <TIM_Base_SetConfig+0x1c4>)
 800eeea:	4293      	cmp	r3, r2
 800eeec:	d03f      	beq.n	800ef6e <TIM_Base_SetConfig+0x112>
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eef4:	d03b      	beq.n	800ef6e <TIM_Base_SetConfig+0x112>
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800eefc:	d037      	beq.n	800ef6e <TIM_Base_SetConfig+0x112>
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	4a48      	ldr	r2, [pc, #288]	@ (800f024 <TIM_Base_SetConfig+0x1c8>)
 800ef02:	4293      	cmp	r3, r2
 800ef04:	d033      	beq.n	800ef6e <TIM_Base_SetConfig+0x112>
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	4a47      	ldr	r2, [pc, #284]	@ (800f028 <TIM_Base_SetConfig+0x1cc>)
 800ef0a:	4293      	cmp	r3, r2
 800ef0c:	d02f      	beq.n	800ef6e <TIM_Base_SetConfig+0x112>
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	4a46      	ldr	r2, [pc, #280]	@ (800f02c <TIM_Base_SetConfig+0x1d0>)
 800ef12:	4293      	cmp	r3, r2
 800ef14:	d02b      	beq.n	800ef6e <TIM_Base_SetConfig+0x112>
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	4a45      	ldr	r2, [pc, #276]	@ (800f030 <TIM_Base_SetConfig+0x1d4>)
 800ef1a:	4293      	cmp	r3, r2
 800ef1c:	d027      	beq.n	800ef6e <TIM_Base_SetConfig+0x112>
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	4a44      	ldr	r2, [pc, #272]	@ (800f034 <TIM_Base_SetConfig+0x1d8>)
 800ef22:	4293      	cmp	r3, r2
 800ef24:	d023      	beq.n	800ef6e <TIM_Base_SetConfig+0x112>
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	4a43      	ldr	r2, [pc, #268]	@ (800f038 <TIM_Base_SetConfig+0x1dc>)
 800ef2a:	4293      	cmp	r3, r2
 800ef2c:	d01f      	beq.n	800ef6e <TIM_Base_SetConfig+0x112>
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	4a42      	ldr	r2, [pc, #264]	@ (800f03c <TIM_Base_SetConfig+0x1e0>)
 800ef32:	4293      	cmp	r3, r2
 800ef34:	d01b      	beq.n	800ef6e <TIM_Base_SetConfig+0x112>
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	4a41      	ldr	r2, [pc, #260]	@ (800f040 <TIM_Base_SetConfig+0x1e4>)
 800ef3a:	4293      	cmp	r3, r2
 800ef3c:	d017      	beq.n	800ef6e <TIM_Base_SetConfig+0x112>
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	4a40      	ldr	r2, [pc, #256]	@ (800f044 <TIM_Base_SetConfig+0x1e8>)
 800ef42:	4293      	cmp	r3, r2
 800ef44:	d013      	beq.n	800ef6e <TIM_Base_SetConfig+0x112>
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	4a3f      	ldr	r2, [pc, #252]	@ (800f048 <TIM_Base_SetConfig+0x1ec>)
 800ef4a:	4293      	cmp	r3, r2
 800ef4c:	d00f      	beq.n	800ef6e <TIM_Base_SetConfig+0x112>
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	4a3e      	ldr	r2, [pc, #248]	@ (800f04c <TIM_Base_SetConfig+0x1f0>)
 800ef52:	4293      	cmp	r3, r2
 800ef54:	d00b      	beq.n	800ef6e <TIM_Base_SetConfig+0x112>
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	4a3d      	ldr	r2, [pc, #244]	@ (800f050 <TIM_Base_SetConfig+0x1f4>)
 800ef5a:	4293      	cmp	r3, r2
 800ef5c:	d007      	beq.n	800ef6e <TIM_Base_SetConfig+0x112>
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	4a3c      	ldr	r2, [pc, #240]	@ (800f054 <TIM_Base_SetConfig+0x1f8>)
 800ef62:	4293      	cmp	r3, r2
 800ef64:	d003      	beq.n	800ef6e <TIM_Base_SetConfig+0x112>
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	4a3b      	ldr	r2, [pc, #236]	@ (800f058 <TIM_Base_SetConfig+0x1fc>)
 800ef6a:	4293      	cmp	r3, r2
 800ef6c:	d108      	bne.n	800ef80 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ef74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ef76:	683b      	ldr	r3, [r7, #0]
 800ef78:	68db      	ldr	r3, [r3, #12]
 800ef7a:	68fa      	ldr	r2, [r7, #12]
 800ef7c:	4313      	orrs	r3, r2
 800ef7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ef86:	683b      	ldr	r3, [r7, #0]
 800ef88:	695b      	ldr	r3, [r3, #20]
 800ef8a:	4313      	orrs	r3, r2
 800ef8c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ef8e:	683b      	ldr	r3, [r7, #0]
 800ef90:	689a      	ldr	r2, [r3, #8]
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ef96:	683b      	ldr	r3, [r7, #0]
 800ef98:	681a      	ldr	r2, [r3, #0]
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	4a1e      	ldr	r2, [pc, #120]	@ (800f01c <TIM_Base_SetConfig+0x1c0>)
 800efa2:	4293      	cmp	r3, r2
 800efa4:	d023      	beq.n	800efee <TIM_Base_SetConfig+0x192>
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	4a1d      	ldr	r2, [pc, #116]	@ (800f020 <TIM_Base_SetConfig+0x1c4>)
 800efaa:	4293      	cmp	r3, r2
 800efac:	d01f      	beq.n	800efee <TIM_Base_SetConfig+0x192>
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	4a22      	ldr	r2, [pc, #136]	@ (800f03c <TIM_Base_SetConfig+0x1e0>)
 800efb2:	4293      	cmp	r3, r2
 800efb4:	d01b      	beq.n	800efee <TIM_Base_SetConfig+0x192>
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	4a21      	ldr	r2, [pc, #132]	@ (800f040 <TIM_Base_SetConfig+0x1e4>)
 800efba:	4293      	cmp	r3, r2
 800efbc:	d017      	beq.n	800efee <TIM_Base_SetConfig+0x192>
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	4a20      	ldr	r2, [pc, #128]	@ (800f044 <TIM_Base_SetConfig+0x1e8>)
 800efc2:	4293      	cmp	r3, r2
 800efc4:	d013      	beq.n	800efee <TIM_Base_SetConfig+0x192>
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	4a1f      	ldr	r2, [pc, #124]	@ (800f048 <TIM_Base_SetConfig+0x1ec>)
 800efca:	4293      	cmp	r3, r2
 800efcc:	d00f      	beq.n	800efee <TIM_Base_SetConfig+0x192>
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	4a1e      	ldr	r2, [pc, #120]	@ (800f04c <TIM_Base_SetConfig+0x1f0>)
 800efd2:	4293      	cmp	r3, r2
 800efd4:	d00b      	beq.n	800efee <TIM_Base_SetConfig+0x192>
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	4a1d      	ldr	r2, [pc, #116]	@ (800f050 <TIM_Base_SetConfig+0x1f4>)
 800efda:	4293      	cmp	r3, r2
 800efdc:	d007      	beq.n	800efee <TIM_Base_SetConfig+0x192>
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	4a1c      	ldr	r2, [pc, #112]	@ (800f054 <TIM_Base_SetConfig+0x1f8>)
 800efe2:	4293      	cmp	r3, r2
 800efe4:	d003      	beq.n	800efee <TIM_Base_SetConfig+0x192>
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	4a1b      	ldr	r2, [pc, #108]	@ (800f058 <TIM_Base_SetConfig+0x1fc>)
 800efea:	4293      	cmp	r3, r2
 800efec:	d103      	bne.n	800eff6 <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800efee:	683b      	ldr	r3, [r7, #0]
 800eff0:	691a      	ldr	r2, [r3, #16]
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	f043 0204 	orr.w	r2, r3, #4
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	2201      	movs	r2, #1
 800f006:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	68fa      	ldr	r2, [r7, #12]
 800f00c:	601a      	str	r2, [r3, #0]
}
 800f00e:	bf00      	nop
 800f010:	3714      	adds	r7, #20
 800f012:	46bd      	mov	sp, r7
 800f014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f018:	4770      	bx	lr
 800f01a:	bf00      	nop
 800f01c:	40012c00 	.word	0x40012c00
 800f020:	50012c00 	.word	0x50012c00
 800f024:	40000400 	.word	0x40000400
 800f028:	50000400 	.word	0x50000400
 800f02c:	40000800 	.word	0x40000800
 800f030:	50000800 	.word	0x50000800
 800f034:	40000c00 	.word	0x40000c00
 800f038:	50000c00 	.word	0x50000c00
 800f03c:	40013400 	.word	0x40013400
 800f040:	50013400 	.word	0x50013400
 800f044:	40014000 	.word	0x40014000
 800f048:	50014000 	.word	0x50014000
 800f04c:	40014400 	.word	0x40014400
 800f050:	50014400 	.word	0x50014400
 800f054:	40014800 	.word	0x40014800
 800f058:	50014800 	.word	0x50014800

0800f05c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f05c:	b480      	push	{r7}
 800f05e:	b087      	sub	sp, #28
 800f060:	af00      	add	r7, sp, #0
 800f062:	6078      	str	r0, [r7, #4]
 800f064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	6a1b      	ldr	r3, [r3, #32]
 800f06a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	6a1b      	ldr	r3, [r3, #32]
 800f070:	f023 0201 	bic.w	r2, r3, #1
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	685b      	ldr	r3, [r3, #4]
 800f07c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	699b      	ldr	r3, [r3, #24]
 800f082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f08a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f08e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f090:	68fb      	ldr	r3, [r7, #12]
 800f092:	f023 0303 	bic.w	r3, r3, #3
 800f096:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f098:	683b      	ldr	r3, [r7, #0]
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	68fa      	ldr	r2, [r7, #12]
 800f09e:	4313      	orrs	r3, r2
 800f0a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f0a2:	697b      	ldr	r3, [r7, #20]
 800f0a4:	f023 0302 	bic.w	r3, r3, #2
 800f0a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f0aa:	683b      	ldr	r3, [r7, #0]
 800f0ac:	689b      	ldr	r3, [r3, #8]
 800f0ae:	697a      	ldr	r2, [r7, #20]
 800f0b0:	4313      	orrs	r3, r2
 800f0b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	4a41      	ldr	r2, [pc, #260]	@ (800f1bc <TIM_OC1_SetConfig+0x160>)
 800f0b8:	4293      	cmp	r3, r2
 800f0ba:	d023      	beq.n	800f104 <TIM_OC1_SetConfig+0xa8>
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	4a40      	ldr	r2, [pc, #256]	@ (800f1c0 <TIM_OC1_SetConfig+0x164>)
 800f0c0:	4293      	cmp	r3, r2
 800f0c2:	d01f      	beq.n	800f104 <TIM_OC1_SetConfig+0xa8>
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	4a3f      	ldr	r2, [pc, #252]	@ (800f1c4 <TIM_OC1_SetConfig+0x168>)
 800f0c8:	4293      	cmp	r3, r2
 800f0ca:	d01b      	beq.n	800f104 <TIM_OC1_SetConfig+0xa8>
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	4a3e      	ldr	r2, [pc, #248]	@ (800f1c8 <TIM_OC1_SetConfig+0x16c>)
 800f0d0:	4293      	cmp	r3, r2
 800f0d2:	d017      	beq.n	800f104 <TIM_OC1_SetConfig+0xa8>
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	4a3d      	ldr	r2, [pc, #244]	@ (800f1cc <TIM_OC1_SetConfig+0x170>)
 800f0d8:	4293      	cmp	r3, r2
 800f0da:	d013      	beq.n	800f104 <TIM_OC1_SetConfig+0xa8>
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	4a3c      	ldr	r2, [pc, #240]	@ (800f1d0 <TIM_OC1_SetConfig+0x174>)
 800f0e0:	4293      	cmp	r3, r2
 800f0e2:	d00f      	beq.n	800f104 <TIM_OC1_SetConfig+0xa8>
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	4a3b      	ldr	r2, [pc, #236]	@ (800f1d4 <TIM_OC1_SetConfig+0x178>)
 800f0e8:	4293      	cmp	r3, r2
 800f0ea:	d00b      	beq.n	800f104 <TIM_OC1_SetConfig+0xa8>
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	4a3a      	ldr	r2, [pc, #232]	@ (800f1d8 <TIM_OC1_SetConfig+0x17c>)
 800f0f0:	4293      	cmp	r3, r2
 800f0f2:	d007      	beq.n	800f104 <TIM_OC1_SetConfig+0xa8>
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	4a39      	ldr	r2, [pc, #228]	@ (800f1dc <TIM_OC1_SetConfig+0x180>)
 800f0f8:	4293      	cmp	r3, r2
 800f0fa:	d003      	beq.n	800f104 <TIM_OC1_SetConfig+0xa8>
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	4a38      	ldr	r2, [pc, #224]	@ (800f1e0 <TIM_OC1_SetConfig+0x184>)
 800f100:	4293      	cmp	r3, r2
 800f102:	d10e      	bne.n	800f122 <TIM_OC1_SetConfig+0xc6>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	6a1b      	ldr	r3, [r3, #32]
 800f108:	f023 0204 	bic.w	r2, r3, #4
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f110:	697b      	ldr	r3, [r7, #20]
 800f112:	f023 0308 	bic.w	r3, r3, #8
 800f116:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f118:	683b      	ldr	r3, [r7, #0]
 800f11a:	68db      	ldr	r3, [r3, #12]
 800f11c:	697a      	ldr	r2, [r7, #20]
 800f11e:	4313      	orrs	r3, r2
 800f120:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	4a25      	ldr	r2, [pc, #148]	@ (800f1bc <TIM_OC1_SetConfig+0x160>)
 800f126:	4293      	cmp	r3, r2
 800f128:	d023      	beq.n	800f172 <TIM_OC1_SetConfig+0x116>
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	4a24      	ldr	r2, [pc, #144]	@ (800f1c0 <TIM_OC1_SetConfig+0x164>)
 800f12e:	4293      	cmp	r3, r2
 800f130:	d01f      	beq.n	800f172 <TIM_OC1_SetConfig+0x116>
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	4a23      	ldr	r2, [pc, #140]	@ (800f1c4 <TIM_OC1_SetConfig+0x168>)
 800f136:	4293      	cmp	r3, r2
 800f138:	d01b      	beq.n	800f172 <TIM_OC1_SetConfig+0x116>
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	4a22      	ldr	r2, [pc, #136]	@ (800f1c8 <TIM_OC1_SetConfig+0x16c>)
 800f13e:	4293      	cmp	r3, r2
 800f140:	d017      	beq.n	800f172 <TIM_OC1_SetConfig+0x116>
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	4a21      	ldr	r2, [pc, #132]	@ (800f1cc <TIM_OC1_SetConfig+0x170>)
 800f146:	4293      	cmp	r3, r2
 800f148:	d013      	beq.n	800f172 <TIM_OC1_SetConfig+0x116>
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	4a20      	ldr	r2, [pc, #128]	@ (800f1d0 <TIM_OC1_SetConfig+0x174>)
 800f14e:	4293      	cmp	r3, r2
 800f150:	d00f      	beq.n	800f172 <TIM_OC1_SetConfig+0x116>
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	4a1f      	ldr	r2, [pc, #124]	@ (800f1d4 <TIM_OC1_SetConfig+0x178>)
 800f156:	4293      	cmp	r3, r2
 800f158:	d00b      	beq.n	800f172 <TIM_OC1_SetConfig+0x116>
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	4a1e      	ldr	r2, [pc, #120]	@ (800f1d8 <TIM_OC1_SetConfig+0x17c>)
 800f15e:	4293      	cmp	r3, r2
 800f160:	d007      	beq.n	800f172 <TIM_OC1_SetConfig+0x116>
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	4a1d      	ldr	r2, [pc, #116]	@ (800f1dc <TIM_OC1_SetConfig+0x180>)
 800f166:	4293      	cmp	r3, r2
 800f168:	d003      	beq.n	800f172 <TIM_OC1_SetConfig+0x116>
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	4a1c      	ldr	r2, [pc, #112]	@ (800f1e0 <TIM_OC1_SetConfig+0x184>)
 800f16e:	4293      	cmp	r3, r2
 800f170:	d111      	bne.n	800f196 <TIM_OC1_SetConfig+0x13a>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f172:	693b      	ldr	r3, [r7, #16]
 800f174:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f178:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f17a:	693b      	ldr	r3, [r7, #16]
 800f17c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f180:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f182:	683b      	ldr	r3, [r7, #0]
 800f184:	695b      	ldr	r3, [r3, #20]
 800f186:	693a      	ldr	r2, [r7, #16]
 800f188:	4313      	orrs	r3, r2
 800f18a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f18c:	683b      	ldr	r3, [r7, #0]
 800f18e:	699b      	ldr	r3, [r3, #24]
 800f190:	693a      	ldr	r2, [r7, #16]
 800f192:	4313      	orrs	r3, r2
 800f194:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	693a      	ldr	r2, [r7, #16]
 800f19a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	68fa      	ldr	r2, [r7, #12]
 800f1a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f1a2:	683b      	ldr	r3, [r7, #0]
 800f1a4:	685a      	ldr	r2, [r3, #4]
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	697a      	ldr	r2, [r7, #20]
 800f1ae:	621a      	str	r2, [r3, #32]
}
 800f1b0:	bf00      	nop
 800f1b2:	371c      	adds	r7, #28
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ba:	4770      	bx	lr
 800f1bc:	40012c00 	.word	0x40012c00
 800f1c0:	50012c00 	.word	0x50012c00
 800f1c4:	40013400 	.word	0x40013400
 800f1c8:	50013400 	.word	0x50013400
 800f1cc:	40014000 	.word	0x40014000
 800f1d0:	50014000 	.word	0x50014000
 800f1d4:	40014400 	.word	0x40014400
 800f1d8:	50014400 	.word	0x50014400
 800f1dc:	40014800 	.word	0x40014800
 800f1e0:	50014800 	.word	0x50014800

0800f1e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f1e4:	b480      	push	{r7}
 800f1e6:	b087      	sub	sp, #28
 800f1e8:	af00      	add	r7, sp, #0
 800f1ea:	6078      	str	r0, [r7, #4]
 800f1ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	6a1b      	ldr	r3, [r3, #32]
 800f1f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	6a1b      	ldr	r3, [r3, #32]
 800f1f8:	f023 0210 	bic.w	r2, r3, #16
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	685b      	ldr	r3, [r3, #4]
 800f204:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	699b      	ldr	r3, [r3, #24]
 800f20a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f212:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f216:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f21e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f220:	683b      	ldr	r3, [r7, #0]
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	021b      	lsls	r3, r3, #8
 800f226:	68fa      	ldr	r2, [r7, #12]
 800f228:	4313      	orrs	r3, r2
 800f22a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f22c:	697b      	ldr	r3, [r7, #20]
 800f22e:	f023 0320 	bic.w	r3, r3, #32
 800f232:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f234:	683b      	ldr	r3, [r7, #0]
 800f236:	689b      	ldr	r3, [r3, #8]
 800f238:	011b      	lsls	r3, r3, #4
 800f23a:	697a      	ldr	r2, [r7, #20]
 800f23c:	4313      	orrs	r3, r2
 800f23e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	4a37      	ldr	r2, [pc, #220]	@ (800f320 <TIM_OC2_SetConfig+0x13c>)
 800f244:	4293      	cmp	r3, r2
 800f246:	d00b      	beq.n	800f260 <TIM_OC2_SetConfig+0x7c>
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	4a36      	ldr	r2, [pc, #216]	@ (800f324 <TIM_OC2_SetConfig+0x140>)
 800f24c:	4293      	cmp	r3, r2
 800f24e:	d007      	beq.n	800f260 <TIM_OC2_SetConfig+0x7c>
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	4a35      	ldr	r2, [pc, #212]	@ (800f328 <TIM_OC2_SetConfig+0x144>)
 800f254:	4293      	cmp	r3, r2
 800f256:	d003      	beq.n	800f260 <TIM_OC2_SetConfig+0x7c>
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	4a34      	ldr	r2, [pc, #208]	@ (800f32c <TIM_OC2_SetConfig+0x148>)
 800f25c:	4293      	cmp	r3, r2
 800f25e:	d10f      	bne.n	800f280 <TIM_OC2_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	6a1b      	ldr	r3, [r3, #32]
 800f264:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f26c:	697b      	ldr	r3, [r7, #20]
 800f26e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f272:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f274:	683b      	ldr	r3, [r7, #0]
 800f276:	68db      	ldr	r3, [r3, #12]
 800f278:	011b      	lsls	r3, r3, #4
 800f27a:	697a      	ldr	r2, [r7, #20]
 800f27c:	4313      	orrs	r3, r2
 800f27e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	4a27      	ldr	r2, [pc, #156]	@ (800f320 <TIM_OC2_SetConfig+0x13c>)
 800f284:	4293      	cmp	r3, r2
 800f286:	d023      	beq.n	800f2d0 <TIM_OC2_SetConfig+0xec>
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	4a26      	ldr	r2, [pc, #152]	@ (800f324 <TIM_OC2_SetConfig+0x140>)
 800f28c:	4293      	cmp	r3, r2
 800f28e:	d01f      	beq.n	800f2d0 <TIM_OC2_SetConfig+0xec>
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	4a25      	ldr	r2, [pc, #148]	@ (800f328 <TIM_OC2_SetConfig+0x144>)
 800f294:	4293      	cmp	r3, r2
 800f296:	d01b      	beq.n	800f2d0 <TIM_OC2_SetConfig+0xec>
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	4a24      	ldr	r2, [pc, #144]	@ (800f32c <TIM_OC2_SetConfig+0x148>)
 800f29c:	4293      	cmp	r3, r2
 800f29e:	d017      	beq.n	800f2d0 <TIM_OC2_SetConfig+0xec>
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	4a23      	ldr	r2, [pc, #140]	@ (800f330 <TIM_OC2_SetConfig+0x14c>)
 800f2a4:	4293      	cmp	r3, r2
 800f2a6:	d013      	beq.n	800f2d0 <TIM_OC2_SetConfig+0xec>
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	4a22      	ldr	r2, [pc, #136]	@ (800f334 <TIM_OC2_SetConfig+0x150>)
 800f2ac:	4293      	cmp	r3, r2
 800f2ae:	d00f      	beq.n	800f2d0 <TIM_OC2_SetConfig+0xec>
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	4a21      	ldr	r2, [pc, #132]	@ (800f338 <TIM_OC2_SetConfig+0x154>)
 800f2b4:	4293      	cmp	r3, r2
 800f2b6:	d00b      	beq.n	800f2d0 <TIM_OC2_SetConfig+0xec>
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	4a20      	ldr	r2, [pc, #128]	@ (800f33c <TIM_OC2_SetConfig+0x158>)
 800f2bc:	4293      	cmp	r3, r2
 800f2be:	d007      	beq.n	800f2d0 <TIM_OC2_SetConfig+0xec>
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	4a1f      	ldr	r2, [pc, #124]	@ (800f340 <TIM_OC2_SetConfig+0x15c>)
 800f2c4:	4293      	cmp	r3, r2
 800f2c6:	d003      	beq.n	800f2d0 <TIM_OC2_SetConfig+0xec>
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	4a1e      	ldr	r2, [pc, #120]	@ (800f344 <TIM_OC2_SetConfig+0x160>)
 800f2cc:	4293      	cmp	r3, r2
 800f2ce:	d113      	bne.n	800f2f8 <TIM_OC2_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f2d0:	693b      	ldr	r3, [r7, #16]
 800f2d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f2d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f2d8:	693b      	ldr	r3, [r7, #16]
 800f2da:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f2de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f2e0:	683b      	ldr	r3, [r7, #0]
 800f2e2:	695b      	ldr	r3, [r3, #20]
 800f2e4:	009b      	lsls	r3, r3, #2
 800f2e6:	693a      	ldr	r2, [r7, #16]
 800f2e8:	4313      	orrs	r3, r2
 800f2ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f2ec:	683b      	ldr	r3, [r7, #0]
 800f2ee:	699b      	ldr	r3, [r3, #24]
 800f2f0:	009b      	lsls	r3, r3, #2
 800f2f2:	693a      	ldr	r2, [r7, #16]
 800f2f4:	4313      	orrs	r3, r2
 800f2f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	693a      	ldr	r2, [r7, #16]
 800f2fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	68fa      	ldr	r2, [r7, #12]
 800f302:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f304:	683b      	ldr	r3, [r7, #0]
 800f306:	685a      	ldr	r2, [r3, #4]
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	697a      	ldr	r2, [r7, #20]
 800f310:	621a      	str	r2, [r3, #32]
}
 800f312:	bf00      	nop
 800f314:	371c      	adds	r7, #28
 800f316:	46bd      	mov	sp, r7
 800f318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f31c:	4770      	bx	lr
 800f31e:	bf00      	nop
 800f320:	40012c00 	.word	0x40012c00
 800f324:	50012c00 	.word	0x50012c00
 800f328:	40013400 	.word	0x40013400
 800f32c:	50013400 	.word	0x50013400
 800f330:	40014000 	.word	0x40014000
 800f334:	50014000 	.word	0x50014000
 800f338:	40014400 	.word	0x40014400
 800f33c:	50014400 	.word	0x50014400
 800f340:	40014800 	.word	0x40014800
 800f344:	50014800 	.word	0x50014800

0800f348 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f348:	b480      	push	{r7}
 800f34a:	b087      	sub	sp, #28
 800f34c:	af00      	add	r7, sp, #0
 800f34e:	6078      	str	r0, [r7, #4]
 800f350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	6a1b      	ldr	r3, [r3, #32]
 800f356:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	6a1b      	ldr	r3, [r3, #32]
 800f35c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	685b      	ldr	r3, [r3, #4]
 800f368:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	69db      	ldr	r3, [r3, #28]
 800f36e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f376:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f37a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	f023 0303 	bic.w	r3, r3, #3
 800f382:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f384:	683b      	ldr	r3, [r7, #0]
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	68fa      	ldr	r2, [r7, #12]
 800f38a:	4313      	orrs	r3, r2
 800f38c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f38e:	697b      	ldr	r3, [r7, #20]
 800f390:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f394:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f396:	683b      	ldr	r3, [r7, #0]
 800f398:	689b      	ldr	r3, [r3, #8]
 800f39a:	021b      	lsls	r3, r3, #8
 800f39c:	697a      	ldr	r2, [r7, #20]
 800f39e:	4313      	orrs	r3, r2
 800f3a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	4a36      	ldr	r2, [pc, #216]	@ (800f480 <TIM_OC3_SetConfig+0x138>)
 800f3a6:	4293      	cmp	r3, r2
 800f3a8:	d00b      	beq.n	800f3c2 <TIM_OC3_SetConfig+0x7a>
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	4a35      	ldr	r2, [pc, #212]	@ (800f484 <TIM_OC3_SetConfig+0x13c>)
 800f3ae:	4293      	cmp	r3, r2
 800f3b0:	d007      	beq.n	800f3c2 <TIM_OC3_SetConfig+0x7a>
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	4a34      	ldr	r2, [pc, #208]	@ (800f488 <TIM_OC3_SetConfig+0x140>)
 800f3b6:	4293      	cmp	r3, r2
 800f3b8:	d003      	beq.n	800f3c2 <TIM_OC3_SetConfig+0x7a>
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	4a33      	ldr	r2, [pc, #204]	@ (800f48c <TIM_OC3_SetConfig+0x144>)
 800f3be:	4293      	cmp	r3, r2
 800f3c0:	d10f      	bne.n	800f3e2 <TIM_OC3_SetConfig+0x9a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	6a1b      	ldr	r3, [r3, #32]
 800f3c6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f3ce:	697b      	ldr	r3, [r7, #20]
 800f3d0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f3d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f3d6:	683b      	ldr	r3, [r7, #0]
 800f3d8:	68db      	ldr	r3, [r3, #12]
 800f3da:	021b      	lsls	r3, r3, #8
 800f3dc:	697a      	ldr	r2, [r7, #20]
 800f3de:	4313      	orrs	r3, r2
 800f3e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	4a26      	ldr	r2, [pc, #152]	@ (800f480 <TIM_OC3_SetConfig+0x138>)
 800f3e6:	4293      	cmp	r3, r2
 800f3e8:	d023      	beq.n	800f432 <TIM_OC3_SetConfig+0xea>
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	4a25      	ldr	r2, [pc, #148]	@ (800f484 <TIM_OC3_SetConfig+0x13c>)
 800f3ee:	4293      	cmp	r3, r2
 800f3f0:	d01f      	beq.n	800f432 <TIM_OC3_SetConfig+0xea>
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	4a24      	ldr	r2, [pc, #144]	@ (800f488 <TIM_OC3_SetConfig+0x140>)
 800f3f6:	4293      	cmp	r3, r2
 800f3f8:	d01b      	beq.n	800f432 <TIM_OC3_SetConfig+0xea>
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	4a23      	ldr	r2, [pc, #140]	@ (800f48c <TIM_OC3_SetConfig+0x144>)
 800f3fe:	4293      	cmp	r3, r2
 800f400:	d017      	beq.n	800f432 <TIM_OC3_SetConfig+0xea>
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	4a22      	ldr	r2, [pc, #136]	@ (800f490 <TIM_OC3_SetConfig+0x148>)
 800f406:	4293      	cmp	r3, r2
 800f408:	d013      	beq.n	800f432 <TIM_OC3_SetConfig+0xea>
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	4a21      	ldr	r2, [pc, #132]	@ (800f494 <TIM_OC3_SetConfig+0x14c>)
 800f40e:	4293      	cmp	r3, r2
 800f410:	d00f      	beq.n	800f432 <TIM_OC3_SetConfig+0xea>
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	4a20      	ldr	r2, [pc, #128]	@ (800f498 <TIM_OC3_SetConfig+0x150>)
 800f416:	4293      	cmp	r3, r2
 800f418:	d00b      	beq.n	800f432 <TIM_OC3_SetConfig+0xea>
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	4a1f      	ldr	r2, [pc, #124]	@ (800f49c <TIM_OC3_SetConfig+0x154>)
 800f41e:	4293      	cmp	r3, r2
 800f420:	d007      	beq.n	800f432 <TIM_OC3_SetConfig+0xea>
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	4a1e      	ldr	r2, [pc, #120]	@ (800f4a0 <TIM_OC3_SetConfig+0x158>)
 800f426:	4293      	cmp	r3, r2
 800f428:	d003      	beq.n	800f432 <TIM_OC3_SetConfig+0xea>
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	4a1d      	ldr	r2, [pc, #116]	@ (800f4a4 <TIM_OC3_SetConfig+0x15c>)
 800f42e:	4293      	cmp	r3, r2
 800f430:	d113      	bne.n	800f45a <TIM_OC3_SetConfig+0x112>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f432:	693b      	ldr	r3, [r7, #16]
 800f434:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f438:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f43a:	693b      	ldr	r3, [r7, #16]
 800f43c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f440:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f442:	683b      	ldr	r3, [r7, #0]
 800f444:	695b      	ldr	r3, [r3, #20]
 800f446:	011b      	lsls	r3, r3, #4
 800f448:	693a      	ldr	r2, [r7, #16]
 800f44a:	4313      	orrs	r3, r2
 800f44c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f44e:	683b      	ldr	r3, [r7, #0]
 800f450:	699b      	ldr	r3, [r3, #24]
 800f452:	011b      	lsls	r3, r3, #4
 800f454:	693a      	ldr	r2, [r7, #16]
 800f456:	4313      	orrs	r3, r2
 800f458:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	693a      	ldr	r2, [r7, #16]
 800f45e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	68fa      	ldr	r2, [r7, #12]
 800f464:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f466:	683b      	ldr	r3, [r7, #0]
 800f468:	685a      	ldr	r2, [r3, #4]
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	697a      	ldr	r2, [r7, #20]
 800f472:	621a      	str	r2, [r3, #32]
}
 800f474:	bf00      	nop
 800f476:	371c      	adds	r7, #28
 800f478:	46bd      	mov	sp, r7
 800f47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f47e:	4770      	bx	lr
 800f480:	40012c00 	.word	0x40012c00
 800f484:	50012c00 	.word	0x50012c00
 800f488:	40013400 	.word	0x40013400
 800f48c:	50013400 	.word	0x50013400
 800f490:	40014000 	.word	0x40014000
 800f494:	50014000 	.word	0x50014000
 800f498:	40014400 	.word	0x40014400
 800f49c:	50014400 	.word	0x50014400
 800f4a0:	40014800 	.word	0x40014800
 800f4a4:	50014800 	.word	0x50014800

0800f4a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f4a8:	b480      	push	{r7}
 800f4aa:	b087      	sub	sp, #28
 800f4ac:	af00      	add	r7, sp, #0
 800f4ae:	6078      	str	r0, [r7, #4]
 800f4b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	6a1b      	ldr	r3, [r3, #32]
 800f4b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	6a1b      	ldr	r3, [r3, #32]
 800f4bc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	685b      	ldr	r3, [r3, #4]
 800f4c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	69db      	ldr	r3, [r3, #28]
 800f4ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f4d0:	68fb      	ldr	r3, [r7, #12]
 800f4d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f4d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f4da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f4e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f4e4:	683b      	ldr	r3, [r7, #0]
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	021b      	lsls	r3, r3, #8
 800f4ea:	68fa      	ldr	r2, [r7, #12]
 800f4ec:	4313      	orrs	r3, r2
 800f4ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f4f0:	697b      	ldr	r3, [r7, #20]
 800f4f2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f4f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f4f8:	683b      	ldr	r3, [r7, #0]
 800f4fa:	689b      	ldr	r3, [r3, #8]
 800f4fc:	031b      	lsls	r3, r3, #12
 800f4fe:	697a      	ldr	r2, [r7, #20]
 800f500:	4313      	orrs	r3, r2
 800f502:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	4a37      	ldr	r2, [pc, #220]	@ (800f5e4 <TIM_OC4_SetConfig+0x13c>)
 800f508:	4293      	cmp	r3, r2
 800f50a:	d00b      	beq.n	800f524 <TIM_OC4_SetConfig+0x7c>
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	4a36      	ldr	r2, [pc, #216]	@ (800f5e8 <TIM_OC4_SetConfig+0x140>)
 800f510:	4293      	cmp	r3, r2
 800f512:	d007      	beq.n	800f524 <TIM_OC4_SetConfig+0x7c>
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	4a35      	ldr	r2, [pc, #212]	@ (800f5ec <TIM_OC4_SetConfig+0x144>)
 800f518:	4293      	cmp	r3, r2
 800f51a:	d003      	beq.n	800f524 <TIM_OC4_SetConfig+0x7c>
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	4a34      	ldr	r2, [pc, #208]	@ (800f5f0 <TIM_OC4_SetConfig+0x148>)
 800f520:	4293      	cmp	r3, r2
 800f522:	d10f      	bne.n	800f544 <TIM_OC4_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 4N: Reset the CC4NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC4NE;
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	6a1b      	ldr	r3, [r3, #32]
 800f528:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800f530:	697b      	ldr	r3, [r7, #20]
 800f532:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f536:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800f538:	683b      	ldr	r3, [r7, #0]
 800f53a:	68db      	ldr	r3, [r3, #12]
 800f53c:	031b      	lsls	r3, r3, #12
 800f53e:	697a      	ldr	r2, [r7, #20]
 800f540:	4313      	orrs	r3, r2
 800f542:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	4a27      	ldr	r2, [pc, #156]	@ (800f5e4 <TIM_OC4_SetConfig+0x13c>)
 800f548:	4293      	cmp	r3, r2
 800f54a:	d023      	beq.n	800f594 <TIM_OC4_SetConfig+0xec>
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	4a26      	ldr	r2, [pc, #152]	@ (800f5e8 <TIM_OC4_SetConfig+0x140>)
 800f550:	4293      	cmp	r3, r2
 800f552:	d01f      	beq.n	800f594 <TIM_OC4_SetConfig+0xec>
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	4a25      	ldr	r2, [pc, #148]	@ (800f5ec <TIM_OC4_SetConfig+0x144>)
 800f558:	4293      	cmp	r3, r2
 800f55a:	d01b      	beq.n	800f594 <TIM_OC4_SetConfig+0xec>
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	4a24      	ldr	r2, [pc, #144]	@ (800f5f0 <TIM_OC4_SetConfig+0x148>)
 800f560:	4293      	cmp	r3, r2
 800f562:	d017      	beq.n	800f594 <TIM_OC4_SetConfig+0xec>
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	4a23      	ldr	r2, [pc, #140]	@ (800f5f4 <TIM_OC4_SetConfig+0x14c>)
 800f568:	4293      	cmp	r3, r2
 800f56a:	d013      	beq.n	800f594 <TIM_OC4_SetConfig+0xec>
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	4a22      	ldr	r2, [pc, #136]	@ (800f5f8 <TIM_OC4_SetConfig+0x150>)
 800f570:	4293      	cmp	r3, r2
 800f572:	d00f      	beq.n	800f594 <TIM_OC4_SetConfig+0xec>
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	4a21      	ldr	r2, [pc, #132]	@ (800f5fc <TIM_OC4_SetConfig+0x154>)
 800f578:	4293      	cmp	r3, r2
 800f57a:	d00b      	beq.n	800f594 <TIM_OC4_SetConfig+0xec>
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	4a20      	ldr	r2, [pc, #128]	@ (800f600 <TIM_OC4_SetConfig+0x158>)
 800f580:	4293      	cmp	r3, r2
 800f582:	d007      	beq.n	800f594 <TIM_OC4_SetConfig+0xec>
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	4a1f      	ldr	r2, [pc, #124]	@ (800f604 <TIM_OC4_SetConfig+0x15c>)
 800f588:	4293      	cmp	r3, r2
 800f58a:	d003      	beq.n	800f594 <TIM_OC4_SetConfig+0xec>
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	4a1e      	ldr	r2, [pc, #120]	@ (800f608 <TIM_OC4_SetConfig+0x160>)
 800f590:	4293      	cmp	r3, r2
 800f592:	d113      	bne.n	800f5bc <TIM_OC4_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f594:	693b      	ldr	r3, [r7, #16]
 800f596:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f59a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800f59c:	693b      	ldr	r3, [r7, #16]
 800f59e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f5a2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f5a4:	683b      	ldr	r3, [r7, #0]
 800f5a6:	695b      	ldr	r3, [r3, #20]
 800f5a8:	019b      	lsls	r3, r3, #6
 800f5aa:	693a      	ldr	r2, [r7, #16]
 800f5ac:	4313      	orrs	r3, r2
 800f5ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800f5b0:	683b      	ldr	r3, [r7, #0]
 800f5b2:	699b      	ldr	r3, [r3, #24]
 800f5b4:	019b      	lsls	r3, r3, #6
 800f5b6:	693a      	ldr	r2, [r7, #16]
 800f5b8:	4313      	orrs	r3, r2
 800f5ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	693a      	ldr	r2, [r7, #16]
 800f5c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	68fa      	ldr	r2, [r7, #12]
 800f5c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f5c8:	683b      	ldr	r3, [r7, #0]
 800f5ca:	685a      	ldr	r2, [r3, #4]
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	697a      	ldr	r2, [r7, #20]
 800f5d4:	621a      	str	r2, [r3, #32]
}
 800f5d6:	bf00      	nop
 800f5d8:	371c      	adds	r7, #28
 800f5da:	46bd      	mov	sp, r7
 800f5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e0:	4770      	bx	lr
 800f5e2:	bf00      	nop
 800f5e4:	40012c00 	.word	0x40012c00
 800f5e8:	50012c00 	.word	0x50012c00
 800f5ec:	40013400 	.word	0x40013400
 800f5f0:	50013400 	.word	0x50013400
 800f5f4:	40014000 	.word	0x40014000
 800f5f8:	50014000 	.word	0x50014000
 800f5fc:	40014400 	.word	0x40014400
 800f600:	50014400 	.word	0x50014400
 800f604:	40014800 	.word	0x40014800
 800f608:	50014800 	.word	0x50014800

0800f60c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f60c:	b480      	push	{r7}
 800f60e:	b087      	sub	sp, #28
 800f610:	af00      	add	r7, sp, #0
 800f612:	6078      	str	r0, [r7, #4]
 800f614:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	6a1b      	ldr	r3, [r3, #32]
 800f61a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	6a1b      	ldr	r3, [r3, #32]
 800f620:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	685b      	ldr	r3, [r3, #4]
 800f62c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f634:	68fb      	ldr	r3, [r7, #12]
 800f636:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f63a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f63e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f640:	683b      	ldr	r3, [r7, #0]
 800f642:	681b      	ldr	r3, [r3, #0]
 800f644:	68fa      	ldr	r2, [r7, #12]
 800f646:	4313      	orrs	r3, r2
 800f648:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f64a:	693b      	ldr	r3, [r7, #16]
 800f64c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f650:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f652:	683b      	ldr	r3, [r7, #0]
 800f654:	689b      	ldr	r3, [r3, #8]
 800f656:	041b      	lsls	r3, r3, #16
 800f658:	693a      	ldr	r2, [r7, #16]
 800f65a:	4313      	orrs	r3, r2
 800f65c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	4a21      	ldr	r2, [pc, #132]	@ (800f6e8 <TIM_OC5_SetConfig+0xdc>)
 800f662:	4293      	cmp	r3, r2
 800f664:	d023      	beq.n	800f6ae <TIM_OC5_SetConfig+0xa2>
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	4a20      	ldr	r2, [pc, #128]	@ (800f6ec <TIM_OC5_SetConfig+0xe0>)
 800f66a:	4293      	cmp	r3, r2
 800f66c:	d01f      	beq.n	800f6ae <TIM_OC5_SetConfig+0xa2>
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	4a1f      	ldr	r2, [pc, #124]	@ (800f6f0 <TIM_OC5_SetConfig+0xe4>)
 800f672:	4293      	cmp	r3, r2
 800f674:	d01b      	beq.n	800f6ae <TIM_OC5_SetConfig+0xa2>
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	4a1e      	ldr	r2, [pc, #120]	@ (800f6f4 <TIM_OC5_SetConfig+0xe8>)
 800f67a:	4293      	cmp	r3, r2
 800f67c:	d017      	beq.n	800f6ae <TIM_OC5_SetConfig+0xa2>
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	4a1d      	ldr	r2, [pc, #116]	@ (800f6f8 <TIM_OC5_SetConfig+0xec>)
 800f682:	4293      	cmp	r3, r2
 800f684:	d013      	beq.n	800f6ae <TIM_OC5_SetConfig+0xa2>
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	4a1c      	ldr	r2, [pc, #112]	@ (800f6fc <TIM_OC5_SetConfig+0xf0>)
 800f68a:	4293      	cmp	r3, r2
 800f68c:	d00f      	beq.n	800f6ae <TIM_OC5_SetConfig+0xa2>
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	4a1b      	ldr	r2, [pc, #108]	@ (800f700 <TIM_OC5_SetConfig+0xf4>)
 800f692:	4293      	cmp	r3, r2
 800f694:	d00b      	beq.n	800f6ae <TIM_OC5_SetConfig+0xa2>
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	4a1a      	ldr	r2, [pc, #104]	@ (800f704 <TIM_OC5_SetConfig+0xf8>)
 800f69a:	4293      	cmp	r3, r2
 800f69c:	d007      	beq.n	800f6ae <TIM_OC5_SetConfig+0xa2>
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	4a19      	ldr	r2, [pc, #100]	@ (800f708 <TIM_OC5_SetConfig+0xfc>)
 800f6a2:	4293      	cmp	r3, r2
 800f6a4:	d003      	beq.n	800f6ae <TIM_OC5_SetConfig+0xa2>
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	4a18      	ldr	r2, [pc, #96]	@ (800f70c <TIM_OC5_SetConfig+0x100>)
 800f6aa:	4293      	cmp	r3, r2
 800f6ac:	d109      	bne.n	800f6c2 <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f6ae:	697b      	ldr	r3, [r7, #20]
 800f6b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f6b4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f6b6:	683b      	ldr	r3, [r7, #0]
 800f6b8:	695b      	ldr	r3, [r3, #20]
 800f6ba:	021b      	lsls	r3, r3, #8
 800f6bc:	697a      	ldr	r2, [r7, #20]
 800f6be:	4313      	orrs	r3, r2
 800f6c0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	697a      	ldr	r2, [r7, #20]
 800f6c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	68fa      	ldr	r2, [r7, #12]
 800f6cc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f6ce:	683b      	ldr	r3, [r7, #0]
 800f6d0:	685a      	ldr	r2, [r3, #4]
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	693a      	ldr	r2, [r7, #16]
 800f6da:	621a      	str	r2, [r3, #32]
}
 800f6dc:	bf00      	nop
 800f6de:	371c      	adds	r7, #28
 800f6e0:	46bd      	mov	sp, r7
 800f6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6e6:	4770      	bx	lr
 800f6e8:	40012c00 	.word	0x40012c00
 800f6ec:	50012c00 	.word	0x50012c00
 800f6f0:	40013400 	.word	0x40013400
 800f6f4:	50013400 	.word	0x50013400
 800f6f8:	40014000 	.word	0x40014000
 800f6fc:	50014000 	.word	0x50014000
 800f700:	40014400 	.word	0x40014400
 800f704:	50014400 	.word	0x50014400
 800f708:	40014800 	.word	0x40014800
 800f70c:	50014800 	.word	0x50014800

0800f710 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f710:	b480      	push	{r7}
 800f712:	b087      	sub	sp, #28
 800f714:	af00      	add	r7, sp, #0
 800f716:	6078      	str	r0, [r7, #4]
 800f718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	6a1b      	ldr	r3, [r3, #32]
 800f71e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	6a1b      	ldr	r3, [r3, #32]
 800f724:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	685b      	ldr	r3, [r3, #4]
 800f730:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f73e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f742:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f744:	683b      	ldr	r3, [r7, #0]
 800f746:	681b      	ldr	r3, [r3, #0]
 800f748:	021b      	lsls	r3, r3, #8
 800f74a:	68fa      	ldr	r2, [r7, #12]
 800f74c:	4313      	orrs	r3, r2
 800f74e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f750:	693b      	ldr	r3, [r7, #16]
 800f752:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f756:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f758:	683b      	ldr	r3, [r7, #0]
 800f75a:	689b      	ldr	r3, [r3, #8]
 800f75c:	051b      	lsls	r3, r3, #20
 800f75e:	693a      	ldr	r2, [r7, #16]
 800f760:	4313      	orrs	r3, r2
 800f762:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	4a22      	ldr	r2, [pc, #136]	@ (800f7f0 <TIM_OC6_SetConfig+0xe0>)
 800f768:	4293      	cmp	r3, r2
 800f76a:	d023      	beq.n	800f7b4 <TIM_OC6_SetConfig+0xa4>
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	4a21      	ldr	r2, [pc, #132]	@ (800f7f4 <TIM_OC6_SetConfig+0xe4>)
 800f770:	4293      	cmp	r3, r2
 800f772:	d01f      	beq.n	800f7b4 <TIM_OC6_SetConfig+0xa4>
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	4a20      	ldr	r2, [pc, #128]	@ (800f7f8 <TIM_OC6_SetConfig+0xe8>)
 800f778:	4293      	cmp	r3, r2
 800f77a:	d01b      	beq.n	800f7b4 <TIM_OC6_SetConfig+0xa4>
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	4a1f      	ldr	r2, [pc, #124]	@ (800f7fc <TIM_OC6_SetConfig+0xec>)
 800f780:	4293      	cmp	r3, r2
 800f782:	d017      	beq.n	800f7b4 <TIM_OC6_SetConfig+0xa4>
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	4a1e      	ldr	r2, [pc, #120]	@ (800f800 <TIM_OC6_SetConfig+0xf0>)
 800f788:	4293      	cmp	r3, r2
 800f78a:	d013      	beq.n	800f7b4 <TIM_OC6_SetConfig+0xa4>
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	4a1d      	ldr	r2, [pc, #116]	@ (800f804 <TIM_OC6_SetConfig+0xf4>)
 800f790:	4293      	cmp	r3, r2
 800f792:	d00f      	beq.n	800f7b4 <TIM_OC6_SetConfig+0xa4>
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	4a1c      	ldr	r2, [pc, #112]	@ (800f808 <TIM_OC6_SetConfig+0xf8>)
 800f798:	4293      	cmp	r3, r2
 800f79a:	d00b      	beq.n	800f7b4 <TIM_OC6_SetConfig+0xa4>
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	4a1b      	ldr	r2, [pc, #108]	@ (800f80c <TIM_OC6_SetConfig+0xfc>)
 800f7a0:	4293      	cmp	r3, r2
 800f7a2:	d007      	beq.n	800f7b4 <TIM_OC6_SetConfig+0xa4>
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	4a1a      	ldr	r2, [pc, #104]	@ (800f810 <TIM_OC6_SetConfig+0x100>)
 800f7a8:	4293      	cmp	r3, r2
 800f7aa:	d003      	beq.n	800f7b4 <TIM_OC6_SetConfig+0xa4>
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	4a19      	ldr	r2, [pc, #100]	@ (800f814 <TIM_OC6_SetConfig+0x104>)
 800f7b0:	4293      	cmp	r3, r2
 800f7b2:	d109      	bne.n	800f7c8 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f7b4:	697b      	ldr	r3, [r7, #20]
 800f7b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f7ba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f7bc:	683b      	ldr	r3, [r7, #0]
 800f7be:	695b      	ldr	r3, [r3, #20]
 800f7c0:	029b      	lsls	r3, r3, #10
 800f7c2:	697a      	ldr	r2, [r7, #20]
 800f7c4:	4313      	orrs	r3, r2
 800f7c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	697a      	ldr	r2, [r7, #20]
 800f7cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	68fa      	ldr	r2, [r7, #12]
 800f7d2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f7d4:	683b      	ldr	r3, [r7, #0]
 800f7d6:	685a      	ldr	r2, [r3, #4]
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	693a      	ldr	r2, [r7, #16]
 800f7e0:	621a      	str	r2, [r3, #32]
}
 800f7e2:	bf00      	nop
 800f7e4:	371c      	adds	r7, #28
 800f7e6:	46bd      	mov	sp, r7
 800f7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ec:	4770      	bx	lr
 800f7ee:	bf00      	nop
 800f7f0:	40012c00 	.word	0x40012c00
 800f7f4:	50012c00 	.word	0x50012c00
 800f7f8:	40013400 	.word	0x40013400
 800f7fc:	50013400 	.word	0x50013400
 800f800:	40014000 	.word	0x40014000
 800f804:	50014000 	.word	0x50014000
 800f808:	40014400 	.word	0x40014400
 800f80c:	50014400 	.word	0x50014400
 800f810:	40014800 	.word	0x40014800
 800f814:	50014800 	.word	0x50014800

0800f818 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f818:	b480      	push	{r7}
 800f81a:	b087      	sub	sp, #28
 800f81c:	af00      	add	r7, sp, #0
 800f81e:	60f8      	str	r0, [r7, #12]
 800f820:	60b9      	str	r1, [r7, #8]
 800f822:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	6a1b      	ldr	r3, [r3, #32]
 800f828:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	6a1b      	ldr	r3, [r3, #32]
 800f82e:	f023 0201 	bic.w	r2, r3, #1
 800f832:	68fb      	ldr	r3, [r7, #12]
 800f834:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f836:	68fb      	ldr	r3, [r7, #12]
 800f838:	4a26      	ldr	r2, [pc, #152]	@ (800f8d4 <TIM_TI1_ConfigInputStage+0xbc>)
 800f83a:	4293      	cmp	r3, r2
 800f83c:	d023      	beq.n	800f886 <TIM_TI1_ConfigInputStage+0x6e>
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	4a25      	ldr	r2, [pc, #148]	@ (800f8d8 <TIM_TI1_ConfigInputStage+0xc0>)
 800f842:	4293      	cmp	r3, r2
 800f844:	d01f      	beq.n	800f886 <TIM_TI1_ConfigInputStage+0x6e>
 800f846:	68fb      	ldr	r3, [r7, #12]
 800f848:	4a24      	ldr	r2, [pc, #144]	@ (800f8dc <TIM_TI1_ConfigInputStage+0xc4>)
 800f84a:	4293      	cmp	r3, r2
 800f84c:	d01b      	beq.n	800f886 <TIM_TI1_ConfigInputStage+0x6e>
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	4a23      	ldr	r2, [pc, #140]	@ (800f8e0 <TIM_TI1_ConfigInputStage+0xc8>)
 800f852:	4293      	cmp	r3, r2
 800f854:	d017      	beq.n	800f886 <TIM_TI1_ConfigInputStage+0x6e>
 800f856:	68fb      	ldr	r3, [r7, #12]
 800f858:	4a22      	ldr	r2, [pc, #136]	@ (800f8e4 <TIM_TI1_ConfigInputStage+0xcc>)
 800f85a:	4293      	cmp	r3, r2
 800f85c:	d013      	beq.n	800f886 <TIM_TI1_ConfigInputStage+0x6e>
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	4a21      	ldr	r2, [pc, #132]	@ (800f8e8 <TIM_TI1_ConfigInputStage+0xd0>)
 800f862:	4293      	cmp	r3, r2
 800f864:	d00f      	beq.n	800f886 <TIM_TI1_ConfigInputStage+0x6e>
 800f866:	68fb      	ldr	r3, [r7, #12]
 800f868:	4a20      	ldr	r2, [pc, #128]	@ (800f8ec <TIM_TI1_ConfigInputStage+0xd4>)
 800f86a:	4293      	cmp	r3, r2
 800f86c:	d00b      	beq.n	800f886 <TIM_TI1_ConfigInputStage+0x6e>
 800f86e:	68fb      	ldr	r3, [r7, #12]
 800f870:	4a1f      	ldr	r2, [pc, #124]	@ (800f8f0 <TIM_TI1_ConfigInputStage+0xd8>)
 800f872:	4293      	cmp	r3, r2
 800f874:	d007      	beq.n	800f886 <TIM_TI1_ConfigInputStage+0x6e>
 800f876:	68fb      	ldr	r3, [r7, #12]
 800f878:	4a1e      	ldr	r2, [pc, #120]	@ (800f8f4 <TIM_TI1_ConfigInputStage+0xdc>)
 800f87a:	4293      	cmp	r3, r2
 800f87c:	d003      	beq.n	800f886 <TIM_TI1_ConfigInputStage+0x6e>
 800f87e:	68fb      	ldr	r3, [r7, #12]
 800f880:	4a1d      	ldr	r2, [pc, #116]	@ (800f8f8 <TIM_TI1_ConfigInputStage+0xe0>)
 800f882:	4293      	cmp	r3, r2
 800f884:	d105      	bne.n	800f892 <TIM_TI1_ConfigInputStage+0x7a>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800f886:	68fb      	ldr	r3, [r7, #12]
 800f888:	6a1b      	ldr	r3, [r3, #32]
 800f88a:	f023 0204 	bic.w	r2, r3, #4
 800f88e:	68fb      	ldr	r3, [r7, #12]
 800f890:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800f892:	68fb      	ldr	r3, [r7, #12]
 800f894:	699b      	ldr	r3, [r3, #24]
 800f896:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f898:	693b      	ldr	r3, [r7, #16]
 800f89a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f89e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	011b      	lsls	r3, r3, #4
 800f8a4:	693a      	ldr	r2, [r7, #16]
 800f8a6:	4313      	orrs	r3, r2
 800f8a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f8aa:	697b      	ldr	r3, [r7, #20]
 800f8ac:	f023 030a 	bic.w	r3, r3, #10
 800f8b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f8b2:	697a      	ldr	r2, [r7, #20]
 800f8b4:	68bb      	ldr	r3, [r7, #8]
 800f8b6:	4313      	orrs	r3, r2
 800f8b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	693a      	ldr	r2, [r7, #16]
 800f8be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f8c0:	68fb      	ldr	r3, [r7, #12]
 800f8c2:	697a      	ldr	r2, [r7, #20]
 800f8c4:	621a      	str	r2, [r3, #32]
}
 800f8c6:	bf00      	nop
 800f8c8:	371c      	adds	r7, #28
 800f8ca:	46bd      	mov	sp, r7
 800f8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8d0:	4770      	bx	lr
 800f8d2:	bf00      	nop
 800f8d4:	40012c00 	.word	0x40012c00
 800f8d8:	50012c00 	.word	0x50012c00
 800f8dc:	40013400 	.word	0x40013400
 800f8e0:	50013400 	.word	0x50013400
 800f8e4:	40014000 	.word	0x40014000
 800f8e8:	50014000 	.word	0x50014000
 800f8ec:	40014400 	.word	0x40014400
 800f8f0:	50014400 	.word	0x50014400
 800f8f4:	40014800 	.word	0x40014800
 800f8f8:	50014800 	.word	0x50014800

0800f8fc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f8fc:	b480      	push	{r7}
 800f8fe:	b087      	sub	sp, #28
 800f900:	af00      	add	r7, sp, #0
 800f902:	60f8      	str	r0, [r7, #12]
 800f904:	60b9      	str	r1, [r7, #8]
 800f906:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	6a1b      	ldr	r3, [r3, #32]
 800f90c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	6a1b      	ldr	r3, [r3, #32]
 800f912:	f023 0210 	bic.w	r2, r3, #16
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	4a1a      	ldr	r2, [pc, #104]	@ (800f988 <TIM_TI2_ConfigInputStage+0x8c>)
 800f91e:	4293      	cmp	r3, r2
 800f920:	d00b      	beq.n	800f93a <TIM_TI2_ConfigInputStage+0x3e>
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	4a19      	ldr	r2, [pc, #100]	@ (800f98c <TIM_TI2_ConfigInputStage+0x90>)
 800f926:	4293      	cmp	r3, r2
 800f928:	d007      	beq.n	800f93a <TIM_TI2_ConfigInputStage+0x3e>
 800f92a:	68fb      	ldr	r3, [r7, #12]
 800f92c:	4a18      	ldr	r2, [pc, #96]	@ (800f990 <TIM_TI2_ConfigInputStage+0x94>)
 800f92e:	4293      	cmp	r3, r2
 800f930:	d003      	beq.n	800f93a <TIM_TI2_ConfigInputStage+0x3e>
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	4a17      	ldr	r2, [pc, #92]	@ (800f994 <TIM_TI2_ConfigInputStage+0x98>)
 800f936:	4293      	cmp	r3, r2
 800f938:	d105      	bne.n	800f946 <TIM_TI2_ConfigInputStage+0x4a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	6a1b      	ldr	r3, [r3, #32]
 800f93e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800f946:	68fb      	ldr	r3, [r7, #12]
 800f948:	699b      	ldr	r3, [r3, #24]
 800f94a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f94c:	693b      	ldr	r3, [r7, #16]
 800f94e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f952:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	031b      	lsls	r3, r3, #12
 800f958:	693a      	ldr	r2, [r7, #16]
 800f95a:	4313      	orrs	r3, r2
 800f95c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f95e:	697b      	ldr	r3, [r7, #20]
 800f960:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f964:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f966:	68bb      	ldr	r3, [r7, #8]
 800f968:	011b      	lsls	r3, r3, #4
 800f96a:	697a      	ldr	r2, [r7, #20]
 800f96c:	4313      	orrs	r3, r2
 800f96e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f970:	68fb      	ldr	r3, [r7, #12]
 800f972:	693a      	ldr	r2, [r7, #16]
 800f974:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	697a      	ldr	r2, [r7, #20]
 800f97a:	621a      	str	r2, [r3, #32]
}
 800f97c:	bf00      	nop
 800f97e:	371c      	adds	r7, #28
 800f980:	46bd      	mov	sp, r7
 800f982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f986:	4770      	bx	lr
 800f988:	40012c00 	.word	0x40012c00
 800f98c:	50012c00 	.word	0x50012c00
 800f990:	40013400 	.word	0x40013400
 800f994:	50013400 	.word	0x50013400

0800f998 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f998:	b480      	push	{r7}
 800f99a:	b085      	sub	sp, #20
 800f99c:	af00      	add	r7, sp, #0
 800f99e:	6078      	str	r0, [r7, #4]
 800f9a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	689b      	ldr	r3, [r3, #8]
 800f9a6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800f9ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f9b2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f9b4:	683a      	ldr	r2, [r7, #0]
 800f9b6:	68fb      	ldr	r3, [r7, #12]
 800f9b8:	4313      	orrs	r3, r2
 800f9ba:	f043 0307 	orr.w	r3, r3, #7
 800f9be:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	68fa      	ldr	r2, [r7, #12]
 800f9c4:	609a      	str	r2, [r3, #8]
}
 800f9c6:	bf00      	nop
 800f9c8:	3714      	adds	r7, #20
 800f9ca:	46bd      	mov	sp, r7
 800f9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9d0:	4770      	bx	lr

0800f9d2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f9d2:	b480      	push	{r7}
 800f9d4:	b087      	sub	sp, #28
 800f9d6:	af00      	add	r7, sp, #0
 800f9d8:	60f8      	str	r0, [r7, #12]
 800f9da:	60b9      	str	r1, [r7, #8]
 800f9dc:	607a      	str	r2, [r7, #4]
 800f9de:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f9e0:	68fb      	ldr	r3, [r7, #12]
 800f9e2:	689b      	ldr	r3, [r3, #8]
 800f9e4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f9e6:	697b      	ldr	r3, [r7, #20]
 800f9e8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f9ec:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f9ee:	683b      	ldr	r3, [r7, #0]
 800f9f0:	021a      	lsls	r2, r3, #8
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	431a      	orrs	r2, r3
 800f9f6:	68bb      	ldr	r3, [r7, #8]
 800f9f8:	4313      	orrs	r3, r2
 800f9fa:	697a      	ldr	r2, [r7, #20]
 800f9fc:	4313      	orrs	r3, r2
 800f9fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	697a      	ldr	r2, [r7, #20]
 800fa04:	609a      	str	r2, [r3, #8]
}
 800fa06:	bf00      	nop
 800fa08:	371c      	adds	r7, #28
 800fa0a:	46bd      	mov	sp, r7
 800fa0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa10:	4770      	bx	lr

0800fa12 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800fa12:	b480      	push	{r7}
 800fa14:	b087      	sub	sp, #28
 800fa16:	af00      	add	r7, sp, #0
 800fa18:	60f8      	str	r0, [r7, #12]
 800fa1a:	60b9      	str	r1, [r7, #8]
 800fa1c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fa1e:	68bb      	ldr	r3, [r7, #8]
 800fa20:	f003 031f 	and.w	r3, r3, #31
 800fa24:	2201      	movs	r2, #1
 800fa26:	fa02 f303 	lsl.w	r3, r2, r3
 800fa2a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800fa2c:	68fb      	ldr	r3, [r7, #12]
 800fa2e:	6a1a      	ldr	r2, [r3, #32]
 800fa30:	697b      	ldr	r3, [r7, #20]
 800fa32:	43db      	mvns	r3, r3
 800fa34:	401a      	ands	r2, r3
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	6a1a      	ldr	r2, [r3, #32]
 800fa3e:	68bb      	ldr	r3, [r7, #8]
 800fa40:	f003 031f 	and.w	r3, r3, #31
 800fa44:	6879      	ldr	r1, [r7, #4]
 800fa46:	fa01 f303 	lsl.w	r3, r1, r3
 800fa4a:	431a      	orrs	r2, r3
 800fa4c:	68fb      	ldr	r3, [r7, #12]
 800fa4e:	621a      	str	r2, [r3, #32]
}
 800fa50:	bf00      	nop
 800fa52:	371c      	adds	r7, #28
 800fa54:	46bd      	mov	sp, r7
 800fa56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa5a:	4770      	bx	lr

0800fa5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fa5c:	b480      	push	{r7}
 800fa5e:	b085      	sub	sp, #20
 800fa60:	af00      	add	r7, sp, #0
 800fa62:	6078      	str	r0, [r7, #4]
 800fa64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fa6c:	2b01      	cmp	r3, #1
 800fa6e:	d101      	bne.n	800fa74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fa70:	2302      	movs	r3, #2
 800fa72:	e097      	b.n	800fba4 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	2201      	movs	r2, #1
 800fa78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	2202      	movs	r2, #2
 800fa80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	685b      	ldr	r3, [r3, #4]
 800fa8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	689b      	ldr	r3, [r3, #8]
 800fa92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	4a45      	ldr	r2, [pc, #276]	@ (800fbb0 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800fa9a:	4293      	cmp	r3, r2
 800fa9c:	d00e      	beq.n	800fabc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	4a44      	ldr	r2, [pc, #272]	@ (800fbb4 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800faa4:	4293      	cmp	r3, r2
 800faa6:	d009      	beq.n	800fabc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	681b      	ldr	r3, [r3, #0]
 800faac:	4a42      	ldr	r2, [pc, #264]	@ (800fbb8 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800faae:	4293      	cmp	r3, r2
 800fab0:	d004      	beq.n	800fabc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	681b      	ldr	r3, [r3, #0]
 800fab6:	4a41      	ldr	r2, [pc, #260]	@ (800fbbc <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800fab8:	4293      	cmp	r3, r2
 800faba:	d108      	bne.n	800face <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800fac2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fac4:	683b      	ldr	r3, [r7, #0]
 800fac6:	685b      	ldr	r3, [r3, #4]
 800fac8:	68fa      	ldr	r2, [r7, #12]
 800faca:	4313      	orrs	r3, r2
 800facc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800face:	68fb      	ldr	r3, [r7, #12]
 800fad0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800fad4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fad8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fada:	683b      	ldr	r3, [r7, #0]
 800fadc:	681b      	ldr	r3, [r3, #0]
 800fade:	68fa      	ldr	r2, [r7, #12]
 800fae0:	4313      	orrs	r3, r2
 800fae2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	68fa      	ldr	r2, [r7, #12]
 800faea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	4a2f      	ldr	r2, [pc, #188]	@ (800fbb0 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800faf2:	4293      	cmp	r3, r2
 800faf4:	d040      	beq.n	800fb78 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	4a2e      	ldr	r2, [pc, #184]	@ (800fbb4 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800fafc:	4293      	cmp	r3, r2
 800fafe:	d03b      	beq.n	800fb78 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	681b      	ldr	r3, [r3, #0]
 800fb04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fb08:	d036      	beq.n	800fb78 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	681b      	ldr	r3, [r3, #0]
 800fb0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fb12:	d031      	beq.n	800fb78 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	681b      	ldr	r3, [r3, #0]
 800fb18:	4a29      	ldr	r2, [pc, #164]	@ (800fbc0 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800fb1a:	4293      	cmp	r3, r2
 800fb1c:	d02c      	beq.n	800fb78 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	4a28      	ldr	r2, [pc, #160]	@ (800fbc4 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800fb24:	4293      	cmp	r3, r2
 800fb26:	d027      	beq.n	800fb78 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	681b      	ldr	r3, [r3, #0]
 800fb2c:	4a26      	ldr	r2, [pc, #152]	@ (800fbc8 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800fb2e:	4293      	cmp	r3, r2
 800fb30:	d022      	beq.n	800fb78 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	681b      	ldr	r3, [r3, #0]
 800fb36:	4a25      	ldr	r2, [pc, #148]	@ (800fbcc <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800fb38:	4293      	cmp	r3, r2
 800fb3a:	d01d      	beq.n	800fb78 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	681b      	ldr	r3, [r3, #0]
 800fb40:	4a23      	ldr	r2, [pc, #140]	@ (800fbd0 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800fb42:	4293      	cmp	r3, r2
 800fb44:	d018      	beq.n	800fb78 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	681b      	ldr	r3, [r3, #0]
 800fb4a:	4a22      	ldr	r2, [pc, #136]	@ (800fbd4 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800fb4c:	4293      	cmp	r3, r2
 800fb4e:	d013      	beq.n	800fb78 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	4a18      	ldr	r2, [pc, #96]	@ (800fbb8 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800fb56:	4293      	cmp	r3, r2
 800fb58:	d00e      	beq.n	800fb78 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	681b      	ldr	r3, [r3, #0]
 800fb5e:	4a17      	ldr	r2, [pc, #92]	@ (800fbbc <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800fb60:	4293      	cmp	r3, r2
 800fb62:	d009      	beq.n	800fb78 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	681b      	ldr	r3, [r3, #0]
 800fb68:	4a1b      	ldr	r2, [pc, #108]	@ (800fbd8 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800fb6a:	4293      	cmp	r3, r2
 800fb6c:	d004      	beq.n	800fb78 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	4a1a      	ldr	r2, [pc, #104]	@ (800fbdc <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800fb74:	4293      	cmp	r3, r2
 800fb76:	d10c      	bne.n	800fb92 <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fb78:	68bb      	ldr	r3, [r7, #8]
 800fb7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fb7e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fb80:	683b      	ldr	r3, [r7, #0]
 800fb82:	689b      	ldr	r3, [r3, #8]
 800fb84:	68ba      	ldr	r2, [r7, #8]
 800fb86:	4313      	orrs	r3, r2
 800fb88:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	68ba      	ldr	r2, [r7, #8]
 800fb90:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	2201      	movs	r2, #1
 800fb96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	2200      	movs	r2, #0
 800fb9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fba2:	2300      	movs	r3, #0
}
 800fba4:	4618      	mov	r0, r3
 800fba6:	3714      	adds	r7, #20
 800fba8:	46bd      	mov	sp, r7
 800fbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbae:	4770      	bx	lr
 800fbb0:	40012c00 	.word	0x40012c00
 800fbb4:	50012c00 	.word	0x50012c00
 800fbb8:	40013400 	.word	0x40013400
 800fbbc:	50013400 	.word	0x50013400
 800fbc0:	40000400 	.word	0x40000400
 800fbc4:	50000400 	.word	0x50000400
 800fbc8:	40000800 	.word	0x40000800
 800fbcc:	50000800 	.word	0x50000800
 800fbd0:	40000c00 	.word	0x40000c00
 800fbd4:	50000c00 	.word	0x50000c00
 800fbd8:	40014000 	.word	0x40014000
 800fbdc:	50014000 	.word	0x50014000

0800fbe0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fbe0:	b480      	push	{r7}
 800fbe2:	b085      	sub	sp, #20
 800fbe4:	af00      	add	r7, sp, #0
 800fbe6:	6078      	str	r0, [r7, #4]
 800fbe8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fbea:	2300      	movs	r3, #0
 800fbec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fbf4:	2b01      	cmp	r3, #1
 800fbf6:	d101      	bne.n	800fbfc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800fbf8:	2302      	movs	r3, #2
 800fbfa:	e07d      	b.n	800fcf8 <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	2201      	movs	r2, #1
 800fc00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800fc0a:	683b      	ldr	r3, [r7, #0]
 800fc0c:	68db      	ldr	r3, [r3, #12]
 800fc0e:	4313      	orrs	r3, r2
 800fc10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800fc18:	683b      	ldr	r3, [r7, #0]
 800fc1a:	689b      	ldr	r3, [r3, #8]
 800fc1c:	4313      	orrs	r3, r2
 800fc1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800fc26:	683b      	ldr	r3, [r7, #0]
 800fc28:	685b      	ldr	r3, [r3, #4]
 800fc2a:	4313      	orrs	r3, r2
 800fc2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fc2e:	68fb      	ldr	r3, [r7, #12]
 800fc30:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800fc34:	683b      	ldr	r3, [r7, #0]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	4313      	orrs	r3, r2
 800fc3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800fc42:	683b      	ldr	r3, [r7, #0]
 800fc44:	691b      	ldr	r3, [r3, #16]
 800fc46:	4313      	orrs	r3, r2
 800fc48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800fc50:	683b      	ldr	r3, [r7, #0]
 800fc52:	695b      	ldr	r3, [r3, #20]
 800fc54:	4313      	orrs	r3, r2
 800fc56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800fc5e:	683b      	ldr	r3, [r7, #0]
 800fc60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fc62:	4313      	orrs	r3, r2
 800fc64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800fc6c:	683b      	ldr	r3, [r7, #0]
 800fc6e:	699b      	ldr	r3, [r3, #24]
 800fc70:	041b      	lsls	r3, r3, #16
 800fc72:	4313      	orrs	r3, r2
 800fc74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800fc76:	68fb      	ldr	r3, [r7, #12]
 800fc78:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800fc7c:	683b      	ldr	r3, [r7, #0]
 800fc7e:	69db      	ldr	r3, [r3, #28]
 800fc80:	4313      	orrs	r3, r2
 800fc82:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	4a1e      	ldr	r2, [pc, #120]	@ (800fd04 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800fc8a:	4293      	cmp	r3, r2
 800fc8c:	d00e      	beq.n	800fcac <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	4a1d      	ldr	r2, [pc, #116]	@ (800fd08 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800fc94:	4293      	cmp	r3, r2
 800fc96:	d009      	beq.n	800fcac <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	4a1b      	ldr	r2, [pc, #108]	@ (800fd0c <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800fc9e:	4293      	cmp	r3, r2
 800fca0:	d004      	beq.n	800fcac <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	4a1a      	ldr	r2, [pc, #104]	@ (800fd10 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800fca8:	4293      	cmp	r3, r2
 800fcaa:	d11c      	bne.n	800fce6 <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800fcb2:	683b      	ldr	r3, [r7, #0]
 800fcb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fcb6:	051b      	lsls	r3, r3, #20
 800fcb8:	4313      	orrs	r3, r2
 800fcba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800fcbc:	68fb      	ldr	r3, [r7, #12]
 800fcbe:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800fcc2:	683b      	ldr	r3, [r7, #0]
 800fcc4:	6a1b      	ldr	r3, [r3, #32]
 800fcc6:	4313      	orrs	r3, r2
 800fcc8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800fcd0:	683b      	ldr	r3, [r7, #0]
 800fcd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcd4:	4313      	orrs	r3, r2
 800fcd6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800fcd8:	68fb      	ldr	r3, [r7, #12]
 800fcda:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800fcde:	683b      	ldr	r3, [r7, #0]
 800fce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fce2:	4313      	orrs	r3, r2
 800fce4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	681b      	ldr	r3, [r3, #0]
 800fcea:	68fa      	ldr	r2, [r7, #12]
 800fcec:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	2200      	movs	r2, #0
 800fcf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fcf6:	2300      	movs	r3, #0
}
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	3714      	adds	r7, #20
 800fcfc:	46bd      	mov	sp, r7
 800fcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd02:	4770      	bx	lr
 800fd04:	40012c00 	.word	0x40012c00
 800fd08:	50012c00 	.word	0x50012c00
 800fd0c:	40013400 	.word	0x40013400
 800fd10:	50013400 	.word	0x50013400

0800fd14 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fd14:	b480      	push	{r7}
 800fd16:	b083      	sub	sp, #12
 800fd18:	af00      	add	r7, sp, #0
 800fd1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fd1c:	bf00      	nop
 800fd1e:	370c      	adds	r7, #12
 800fd20:	46bd      	mov	sp, r7
 800fd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd26:	4770      	bx	lr

0800fd28 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fd28:	b480      	push	{r7}
 800fd2a:	b083      	sub	sp, #12
 800fd2c:	af00      	add	r7, sp, #0
 800fd2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fd30:	bf00      	nop
 800fd32:	370c      	adds	r7, #12
 800fd34:	46bd      	mov	sp, r7
 800fd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd3a:	4770      	bx	lr

0800fd3c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fd3c:	b480      	push	{r7}
 800fd3e:	b083      	sub	sp, #12
 800fd40:	af00      	add	r7, sp, #0
 800fd42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fd44:	bf00      	nop
 800fd46:	370c      	adds	r7, #12
 800fd48:	46bd      	mov	sp, r7
 800fd4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd4e:	4770      	bx	lr

0800fd50 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800fd50:	b480      	push	{r7}
 800fd52:	b083      	sub	sp, #12
 800fd54:	af00      	add	r7, sp, #0
 800fd56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800fd58:	bf00      	nop
 800fd5a:	370c      	adds	r7, #12
 800fd5c:	46bd      	mov	sp, r7
 800fd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd62:	4770      	bx	lr

0800fd64 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800fd64:	b480      	push	{r7}
 800fd66:	b083      	sub	sp, #12
 800fd68:	af00      	add	r7, sp, #0
 800fd6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800fd6c:	bf00      	nop
 800fd6e:	370c      	adds	r7, #12
 800fd70:	46bd      	mov	sp, r7
 800fd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd76:	4770      	bx	lr

0800fd78 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800fd78:	b480      	push	{r7}
 800fd7a:	b083      	sub	sp, #12
 800fd7c:	af00      	add	r7, sp, #0
 800fd7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800fd80:	bf00      	nop
 800fd82:	370c      	adds	r7, #12
 800fd84:	46bd      	mov	sp, r7
 800fd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd8a:	4770      	bx	lr

0800fd8c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800fd8c:	b480      	push	{r7}
 800fd8e:	b083      	sub	sp, #12
 800fd90:	af00      	add	r7, sp, #0
 800fd92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800fd94:	bf00      	nop
 800fd96:	370c      	adds	r7, #12
 800fd98:	46bd      	mov	sp, r7
 800fd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd9e:	4770      	bx	lr

0800fda0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fda0:	b580      	push	{r7, lr}
 800fda2:	b082      	sub	sp, #8
 800fda4:	af00      	add	r7, sp, #0
 800fda6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d101      	bne.n	800fdb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fdae:	2301      	movs	r3, #1
 800fdb0:	e042      	b.n	800fe38 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d106      	bne.n	800fdca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	2200      	movs	r2, #0
 800fdc0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fdc4:	6878      	ldr	r0, [r7, #4]
 800fdc6:	f7f6 f81d 	bl	8005e04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	2224      	movs	r2, #36	@ 0x24
 800fdce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	681b      	ldr	r3, [r3, #0]
 800fdd6:	681a      	ldr	r2, [r3, #0]
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	681b      	ldr	r3, [r3, #0]
 800fddc:	f022 0201 	bic.w	r2, r2, #1
 800fde0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d002      	beq.n	800fdf0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800fdea:	6878      	ldr	r0, [r7, #4]
 800fdec:	f000 fb40 	bl	8010470 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fdf0:	6878      	ldr	r0, [r7, #4]
 800fdf2:	f000 f99b 	bl	801012c <UART_SetConfig>
 800fdf6:	4603      	mov	r3, r0
 800fdf8:	2b01      	cmp	r3, #1
 800fdfa:	d101      	bne.n	800fe00 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800fdfc:	2301      	movs	r3, #1
 800fdfe:	e01b      	b.n	800fe38 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	685a      	ldr	r2, [r3, #4]
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800fe0e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	681b      	ldr	r3, [r3, #0]
 800fe14:	689a      	ldr	r2, [r3, #8]
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800fe1e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	681b      	ldr	r3, [r3, #0]
 800fe24:	681a      	ldr	r2, [r3, #0]
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	f042 0201 	orr.w	r2, r2, #1
 800fe2e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fe30:	6878      	ldr	r0, [r7, #4]
 800fe32:	f000 fbbf 	bl	80105b4 <UART_CheckIdleState>
 800fe36:	4603      	mov	r3, r0
}
 800fe38:	4618      	mov	r0, r3
 800fe3a:	3708      	adds	r7, #8
 800fe3c:	46bd      	mov	sp, r7
 800fe3e:	bd80      	pop	{r7, pc}

0800fe40 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fe40:	b580      	push	{r7, lr}
 800fe42:	b08a      	sub	sp, #40	@ 0x28
 800fe44:	af02      	add	r7, sp, #8
 800fe46:	60f8      	str	r0, [r7, #12]
 800fe48:	60b9      	str	r1, [r7, #8]
 800fe4a:	603b      	str	r3, [r7, #0]
 800fe4c:	4613      	mov	r3, r2
 800fe4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fe50:	68fb      	ldr	r3, [r7, #12]
 800fe52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fe56:	2b20      	cmp	r3, #32
 800fe58:	f040 808b 	bne.w	800ff72 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800fe5c:	68bb      	ldr	r3, [r7, #8]
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d002      	beq.n	800fe68 <HAL_UART_Transmit+0x28>
 800fe62:	88fb      	ldrh	r3, [r7, #6]
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	d101      	bne.n	800fe6c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800fe68:	2301      	movs	r3, #1
 800fe6a:	e083      	b.n	800ff74 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	689b      	ldr	r3, [r3, #8]
 800fe72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fe76:	2b80      	cmp	r3, #128	@ 0x80
 800fe78:	d107      	bne.n	800fe8a <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fe7a:	68fb      	ldr	r3, [r7, #12]
 800fe7c:	681b      	ldr	r3, [r3, #0]
 800fe7e:	689a      	ldr	r2, [r3, #8]
 800fe80:	68fb      	ldr	r3, [r7, #12]
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800fe88:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	2200      	movs	r2, #0
 800fe8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	2221      	movs	r2, #33	@ 0x21
 800fe96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800fe9a:	f7f6 fa3b 	bl	8006314 <HAL_GetTick>
 800fe9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	88fa      	ldrh	r2, [r7, #6]
 800fea4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800fea8:	68fb      	ldr	r3, [r7, #12]
 800feaa:	88fa      	ldrh	r2, [r7, #6]
 800feac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800feb0:	68fb      	ldr	r3, [r7, #12]
 800feb2:	689b      	ldr	r3, [r3, #8]
 800feb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800feb8:	d108      	bne.n	800fecc <HAL_UART_Transmit+0x8c>
 800feba:	68fb      	ldr	r3, [r7, #12]
 800febc:	691b      	ldr	r3, [r3, #16]
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d104      	bne.n	800fecc <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800fec2:	2300      	movs	r3, #0
 800fec4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800fec6:	68bb      	ldr	r3, [r7, #8]
 800fec8:	61bb      	str	r3, [r7, #24]
 800feca:	e003      	b.n	800fed4 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800fecc:	68bb      	ldr	r3, [r7, #8]
 800fece:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800fed0:	2300      	movs	r3, #0
 800fed2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800fed4:	e030      	b.n	800ff38 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800fed6:	683b      	ldr	r3, [r7, #0]
 800fed8:	9300      	str	r3, [sp, #0]
 800feda:	697b      	ldr	r3, [r7, #20]
 800fedc:	2200      	movs	r2, #0
 800fede:	2180      	movs	r1, #128	@ 0x80
 800fee0:	68f8      	ldr	r0, [r7, #12]
 800fee2:	f000 fc11 	bl	8010708 <UART_WaitOnFlagUntilTimeout>
 800fee6:	4603      	mov	r3, r0
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d005      	beq.n	800fef8 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800feec:	68fb      	ldr	r3, [r7, #12]
 800feee:	2220      	movs	r2, #32
 800fef0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800fef4:	2303      	movs	r3, #3
 800fef6:	e03d      	b.n	800ff74 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800fef8:	69fb      	ldr	r3, [r7, #28]
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d10b      	bne.n	800ff16 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800fefe:	69bb      	ldr	r3, [r7, #24]
 800ff00:	881b      	ldrh	r3, [r3, #0]
 800ff02:	461a      	mov	r2, r3
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	681b      	ldr	r3, [r3, #0]
 800ff08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ff0c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ff0e:	69bb      	ldr	r3, [r7, #24]
 800ff10:	3302      	adds	r3, #2
 800ff12:	61bb      	str	r3, [r7, #24]
 800ff14:	e007      	b.n	800ff26 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ff16:	69fb      	ldr	r3, [r7, #28]
 800ff18:	781a      	ldrb	r2, [r3, #0]
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ff20:	69fb      	ldr	r3, [r7, #28]
 800ff22:	3301      	adds	r3, #1
 800ff24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ff26:	68fb      	ldr	r3, [r7, #12]
 800ff28:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ff2c:	b29b      	uxth	r3, r3
 800ff2e:	3b01      	subs	r3, #1
 800ff30:	b29a      	uxth	r2, r3
 800ff32:	68fb      	ldr	r3, [r7, #12]
 800ff34:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ff3e:	b29b      	uxth	r3, r3
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	d1c8      	bne.n	800fed6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ff44:	683b      	ldr	r3, [r7, #0]
 800ff46:	9300      	str	r3, [sp, #0]
 800ff48:	697b      	ldr	r3, [r7, #20]
 800ff4a:	2200      	movs	r2, #0
 800ff4c:	2140      	movs	r1, #64	@ 0x40
 800ff4e:	68f8      	ldr	r0, [r7, #12]
 800ff50:	f000 fbda 	bl	8010708 <UART_WaitOnFlagUntilTimeout>
 800ff54:	4603      	mov	r3, r0
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d005      	beq.n	800ff66 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	2220      	movs	r2, #32
 800ff5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800ff62:	2303      	movs	r3, #3
 800ff64:	e006      	b.n	800ff74 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ff66:	68fb      	ldr	r3, [r7, #12]
 800ff68:	2220      	movs	r2, #32
 800ff6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800ff6e:	2300      	movs	r3, #0
 800ff70:	e000      	b.n	800ff74 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800ff72:	2302      	movs	r3, #2
  }
}
 800ff74:	4618      	mov	r0, r3
 800ff76:	3720      	adds	r7, #32
 800ff78:	46bd      	mov	sp, r7
 800ff7a:	bd80      	pop	{r7, pc}

0800ff7c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ff7c:	b580      	push	{r7, lr}
 800ff7e:	b08a      	sub	sp, #40	@ 0x28
 800ff80:	af02      	add	r7, sp, #8
 800ff82:	60f8      	str	r0, [r7, #12]
 800ff84:	60b9      	str	r1, [r7, #8]
 800ff86:	603b      	str	r3, [r7, #0]
 800ff88:	4613      	mov	r3, r2
 800ff8a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ff8c:	68fb      	ldr	r3, [r7, #12]
 800ff8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ff92:	2b20      	cmp	r3, #32
 800ff94:	f040 80c4 	bne.w	8010120 <HAL_UART_Receive+0x1a4>
  {
    if ((pData == NULL) || (Size == 0U))
 800ff98:	68bb      	ldr	r3, [r7, #8]
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d002      	beq.n	800ffa4 <HAL_UART_Receive+0x28>
 800ff9e:	88fb      	ldrh	r3, [r7, #6]
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	d101      	bne.n	800ffa8 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800ffa4:	2301      	movs	r3, #1
 800ffa6:	e0bc      	b.n	8010122 <HAL_UART_Receive+0x1a6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ffa8:	68fb      	ldr	r3, [r7, #12]
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	689b      	ldr	r3, [r3, #8]
 800ffae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ffb2:	2b40      	cmp	r3, #64	@ 0x40
 800ffb4:	d107      	bne.n	800ffc6 <HAL_UART_Receive+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	689a      	ldr	r2, [r3, #8]
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ffc4:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ffc6:	68fb      	ldr	r3, [r7, #12]
 800ffc8:	2200      	movs	r2, #0
 800ffca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	2222      	movs	r2, #34	@ 0x22
 800ffd2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ffd6:	68fb      	ldr	r3, [r7, #12]
 800ffd8:	2200      	movs	r2, #0
 800ffda:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ffdc:	f7f6 f99a 	bl	8006314 <HAL_GetTick>
 800ffe0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800ffe2:	68fb      	ldr	r3, [r7, #12]
 800ffe4:	88fa      	ldrh	r2, [r7, #6]
 800ffe6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	88fa      	ldrh	r2, [r7, #6]
 800ffee:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800fff2:	68fb      	ldr	r3, [r7, #12]
 800fff4:	689b      	ldr	r3, [r3, #8]
 800fff6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fffa:	d10e      	bne.n	801001a <HAL_UART_Receive+0x9e>
 800fffc:	68fb      	ldr	r3, [r7, #12]
 800fffe:	691b      	ldr	r3, [r3, #16]
 8010000:	2b00      	cmp	r3, #0
 8010002:	d105      	bne.n	8010010 <HAL_UART_Receive+0x94>
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	f240 12ff 	movw	r2, #511	@ 0x1ff
 801000a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801000e:	e02d      	b.n	801006c <HAL_UART_Receive+0xf0>
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	22ff      	movs	r2, #255	@ 0xff
 8010014:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010018:	e028      	b.n	801006c <HAL_UART_Receive+0xf0>
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	689b      	ldr	r3, [r3, #8]
 801001e:	2b00      	cmp	r3, #0
 8010020:	d10d      	bne.n	801003e <HAL_UART_Receive+0xc2>
 8010022:	68fb      	ldr	r3, [r7, #12]
 8010024:	691b      	ldr	r3, [r3, #16]
 8010026:	2b00      	cmp	r3, #0
 8010028:	d104      	bne.n	8010034 <HAL_UART_Receive+0xb8>
 801002a:	68fb      	ldr	r3, [r7, #12]
 801002c:	22ff      	movs	r2, #255	@ 0xff
 801002e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010032:	e01b      	b.n	801006c <HAL_UART_Receive+0xf0>
 8010034:	68fb      	ldr	r3, [r7, #12]
 8010036:	227f      	movs	r2, #127	@ 0x7f
 8010038:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801003c:	e016      	b.n	801006c <HAL_UART_Receive+0xf0>
 801003e:	68fb      	ldr	r3, [r7, #12]
 8010040:	689b      	ldr	r3, [r3, #8]
 8010042:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010046:	d10d      	bne.n	8010064 <HAL_UART_Receive+0xe8>
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	691b      	ldr	r3, [r3, #16]
 801004c:	2b00      	cmp	r3, #0
 801004e:	d104      	bne.n	801005a <HAL_UART_Receive+0xde>
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	227f      	movs	r2, #127	@ 0x7f
 8010054:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010058:	e008      	b.n	801006c <HAL_UART_Receive+0xf0>
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	223f      	movs	r2, #63	@ 0x3f
 801005e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010062:	e003      	b.n	801006c <HAL_UART_Receive+0xf0>
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	2200      	movs	r2, #0
 8010068:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010072:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	689b      	ldr	r3, [r3, #8]
 8010078:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801007c:	d108      	bne.n	8010090 <HAL_UART_Receive+0x114>
 801007e:	68fb      	ldr	r3, [r7, #12]
 8010080:	691b      	ldr	r3, [r3, #16]
 8010082:	2b00      	cmp	r3, #0
 8010084:	d104      	bne.n	8010090 <HAL_UART_Receive+0x114>
    {
      pdata8bits  = NULL;
 8010086:	2300      	movs	r3, #0
 8010088:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 801008a:	68bb      	ldr	r3, [r7, #8]
 801008c:	61bb      	str	r3, [r7, #24]
 801008e:	e003      	b.n	8010098 <HAL_UART_Receive+0x11c>
    }
    else
    {
      pdata8bits  = pData;
 8010090:	68bb      	ldr	r3, [r7, #8]
 8010092:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010094:	2300      	movs	r3, #0
 8010096:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8010098:	e036      	b.n	8010108 <HAL_UART_Receive+0x18c>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 801009a:	683b      	ldr	r3, [r7, #0]
 801009c:	9300      	str	r3, [sp, #0]
 801009e:	697b      	ldr	r3, [r7, #20]
 80100a0:	2200      	movs	r2, #0
 80100a2:	2120      	movs	r1, #32
 80100a4:	68f8      	ldr	r0, [r7, #12]
 80100a6:	f000 fb2f 	bl	8010708 <UART_WaitOnFlagUntilTimeout>
 80100aa:	4603      	mov	r3, r0
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d005      	beq.n	80100bc <HAL_UART_Receive+0x140>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80100b0:	68fb      	ldr	r3, [r7, #12]
 80100b2:	2220      	movs	r2, #32
 80100b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 80100b8:	2303      	movs	r3, #3
 80100ba:	e032      	b.n	8010122 <HAL_UART_Receive+0x1a6>
      }
      if (pdata8bits == NULL)
 80100bc:	69fb      	ldr	r3, [r7, #28]
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d10c      	bne.n	80100dc <HAL_UART_Receive+0x160>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100c8:	b29a      	uxth	r2, r3
 80100ca:	8a7b      	ldrh	r3, [r7, #18]
 80100cc:	4013      	ands	r3, r2
 80100ce:	b29a      	uxth	r2, r3
 80100d0:	69bb      	ldr	r3, [r7, #24]
 80100d2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80100d4:	69bb      	ldr	r3, [r7, #24]
 80100d6:	3302      	adds	r3, #2
 80100d8:	61bb      	str	r3, [r7, #24]
 80100da:	e00c      	b.n	80100f6 <HAL_UART_Receive+0x17a>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	681b      	ldr	r3, [r3, #0]
 80100e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100e2:	b2da      	uxtb	r2, r3
 80100e4:	8a7b      	ldrh	r3, [r7, #18]
 80100e6:	b2db      	uxtb	r3, r3
 80100e8:	4013      	ands	r3, r2
 80100ea:	b2da      	uxtb	r2, r3
 80100ec:	69fb      	ldr	r3, [r7, #28]
 80100ee:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80100f0:	69fb      	ldr	r3, [r7, #28]
 80100f2:	3301      	adds	r3, #1
 80100f4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80100fc:	b29b      	uxth	r3, r3
 80100fe:	3b01      	subs	r3, #1
 8010100:	b29a      	uxth	r2, r3
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8010108:	68fb      	ldr	r3, [r7, #12]
 801010a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801010e:	b29b      	uxth	r3, r3
 8010110:	2b00      	cmp	r3, #0
 8010112:	d1c2      	bne.n	801009a <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010114:	68fb      	ldr	r3, [r7, #12]
 8010116:	2220      	movs	r2, #32
 8010118:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 801011c:	2300      	movs	r3, #0
 801011e:	e000      	b.n	8010122 <HAL_UART_Receive+0x1a6>
  }
  else
  {
    return HAL_BUSY;
 8010120:	2302      	movs	r3, #2
  }
}
 8010122:	4618      	mov	r0, r3
 8010124:	3720      	adds	r7, #32
 8010126:	46bd      	mov	sp, r7
 8010128:	bd80      	pop	{r7, pc}
	...

0801012c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 801012c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010130:	b094      	sub	sp, #80	@ 0x50
 8010132:	af00      	add	r7, sp, #0
 8010134:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010136:	2300      	movs	r3, #0
 8010138:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 801013c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801013e:	681a      	ldr	r2, [r3, #0]
 8010140:	4b7e      	ldr	r3, [pc, #504]	@ (801033c <UART_SetConfig+0x210>)
 8010142:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010146:	689a      	ldr	r2, [r3, #8]
 8010148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801014a:	691b      	ldr	r3, [r3, #16]
 801014c:	431a      	orrs	r2, r3
 801014e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010150:	695b      	ldr	r3, [r3, #20]
 8010152:	431a      	orrs	r2, r3
 8010154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010156:	69db      	ldr	r3, [r3, #28]
 8010158:	4313      	orrs	r3, r2
 801015a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801015c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	681b      	ldr	r3, [r3, #0]
 8010162:	4977      	ldr	r1, [pc, #476]	@ (8010340 <UART_SetConfig+0x214>)
 8010164:	4019      	ands	r1, r3
 8010166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010168:	681a      	ldr	r2, [r3, #0]
 801016a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801016c:	430b      	orrs	r3, r1
 801016e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010172:	681b      	ldr	r3, [r3, #0]
 8010174:	685b      	ldr	r3, [r3, #4]
 8010176:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 801017a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801017c:	68d9      	ldr	r1, [r3, #12]
 801017e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010180:	681a      	ldr	r2, [r3, #0]
 8010182:	ea40 0301 	orr.w	r3, r0, r1
 8010186:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801018a:	699b      	ldr	r3, [r3, #24]
 801018c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 801018e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010190:	681a      	ldr	r2, [r3, #0]
 8010192:	4b6a      	ldr	r3, [pc, #424]	@ (801033c <UART_SetConfig+0x210>)
 8010194:	429a      	cmp	r2, r3
 8010196:	d009      	beq.n	80101ac <UART_SetConfig+0x80>
 8010198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801019a:	681a      	ldr	r2, [r3, #0]
 801019c:	4b69      	ldr	r3, [pc, #420]	@ (8010344 <UART_SetConfig+0x218>)
 801019e:	429a      	cmp	r2, r3
 80101a0:	d004      	beq.n	80101ac <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80101a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101a4:	6a1a      	ldr	r2, [r3, #32]
 80101a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80101a8:	4313      	orrs	r3, r2
 80101aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80101ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101ae:	681b      	ldr	r3, [r3, #0]
 80101b0:	689b      	ldr	r3, [r3, #8]
 80101b2:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 80101b6:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 80101ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101bc:	681a      	ldr	r2, [r3, #0]
 80101be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80101c0:	430b      	orrs	r3, r1
 80101c2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80101c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101c6:	681b      	ldr	r3, [r3, #0]
 80101c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80101ca:	f023 000f 	bic.w	r0, r3, #15
 80101ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101d0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80101d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101d4:	681a      	ldr	r2, [r3, #0]
 80101d6:	ea40 0301 	orr.w	r3, r0, r1
 80101da:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80101dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101de:	681a      	ldr	r2, [r3, #0]
 80101e0:	4b59      	ldr	r3, [pc, #356]	@ (8010348 <UART_SetConfig+0x21c>)
 80101e2:	429a      	cmp	r2, r3
 80101e4:	d102      	bne.n	80101ec <UART_SetConfig+0xc0>
 80101e6:	2301      	movs	r3, #1
 80101e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80101ea:	e029      	b.n	8010240 <UART_SetConfig+0x114>
 80101ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101ee:	681a      	ldr	r2, [r3, #0]
 80101f0:	4b56      	ldr	r3, [pc, #344]	@ (801034c <UART_SetConfig+0x220>)
 80101f2:	429a      	cmp	r2, r3
 80101f4:	d102      	bne.n	80101fc <UART_SetConfig+0xd0>
 80101f6:	2302      	movs	r3, #2
 80101f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80101fa:	e021      	b.n	8010240 <UART_SetConfig+0x114>
 80101fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101fe:	681a      	ldr	r2, [r3, #0]
 8010200:	4b53      	ldr	r3, [pc, #332]	@ (8010350 <UART_SetConfig+0x224>)
 8010202:	429a      	cmp	r2, r3
 8010204:	d102      	bne.n	801020c <UART_SetConfig+0xe0>
 8010206:	2304      	movs	r3, #4
 8010208:	64bb      	str	r3, [r7, #72]	@ 0x48
 801020a:	e019      	b.n	8010240 <UART_SetConfig+0x114>
 801020c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801020e:	681a      	ldr	r2, [r3, #0]
 8010210:	4b50      	ldr	r3, [pc, #320]	@ (8010354 <UART_SetConfig+0x228>)
 8010212:	429a      	cmp	r2, r3
 8010214:	d102      	bne.n	801021c <UART_SetConfig+0xf0>
 8010216:	2308      	movs	r3, #8
 8010218:	64bb      	str	r3, [r7, #72]	@ 0x48
 801021a:	e011      	b.n	8010240 <UART_SetConfig+0x114>
 801021c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801021e:	681a      	ldr	r2, [r3, #0]
 8010220:	4b4d      	ldr	r3, [pc, #308]	@ (8010358 <UART_SetConfig+0x22c>)
 8010222:	429a      	cmp	r2, r3
 8010224:	d102      	bne.n	801022c <UART_SetConfig+0x100>
 8010226:	2310      	movs	r3, #16
 8010228:	64bb      	str	r3, [r7, #72]	@ 0x48
 801022a:	e009      	b.n	8010240 <UART_SetConfig+0x114>
 801022c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801022e:	681a      	ldr	r2, [r3, #0]
 8010230:	4b42      	ldr	r3, [pc, #264]	@ (801033c <UART_SetConfig+0x210>)
 8010232:	429a      	cmp	r2, r3
 8010234:	d102      	bne.n	801023c <UART_SetConfig+0x110>
 8010236:	2320      	movs	r3, #32
 8010238:	64bb      	str	r3, [r7, #72]	@ 0x48
 801023a:	e001      	b.n	8010240 <UART_SetConfig+0x114>
 801023c:	2300      	movs	r3, #0
 801023e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010242:	681a      	ldr	r2, [r3, #0]
 8010244:	4b3d      	ldr	r3, [pc, #244]	@ (801033c <UART_SetConfig+0x210>)
 8010246:	429a      	cmp	r2, r3
 8010248:	d005      	beq.n	8010256 <UART_SetConfig+0x12a>
 801024a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801024c:	681a      	ldr	r2, [r3, #0]
 801024e:	4b3d      	ldr	r3, [pc, #244]	@ (8010344 <UART_SetConfig+0x218>)
 8010250:	429a      	cmp	r2, r3
 8010252:	f040 8085 	bne.w	8010360 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8010256:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010258:	2200      	movs	r2, #0
 801025a:	623b      	str	r3, [r7, #32]
 801025c:	627a      	str	r2, [r7, #36]	@ 0x24
 801025e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8010262:	f7fb fd79 	bl	800bd58 <HAL_RCCEx_GetPeriphCLKFreq>
 8010266:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8010268:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801026a:	2b00      	cmp	r3, #0
 801026c:	f000 80e8 	beq.w	8010440 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010274:	4a39      	ldr	r2, [pc, #228]	@ (801035c <UART_SetConfig+0x230>)
 8010276:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801027a:	461a      	mov	r2, r3
 801027c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801027e:	fbb3 f3f2 	udiv	r3, r3, r2
 8010282:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010286:	685a      	ldr	r2, [r3, #4]
 8010288:	4613      	mov	r3, r2
 801028a:	005b      	lsls	r3, r3, #1
 801028c:	4413      	add	r3, r2
 801028e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010290:	429a      	cmp	r2, r3
 8010292:	d305      	bcc.n	80102a0 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010294:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010296:	685b      	ldr	r3, [r3, #4]
 8010298:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801029a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801029c:	429a      	cmp	r2, r3
 801029e:	d903      	bls.n	80102a8 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 80102a0:	2301      	movs	r3, #1
 80102a2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80102a6:	e048      	b.n	801033a <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80102a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80102aa:	2200      	movs	r2, #0
 80102ac:	61bb      	str	r3, [r7, #24]
 80102ae:	61fa      	str	r2, [r7, #28]
 80102b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102b4:	4a29      	ldr	r2, [pc, #164]	@ (801035c <UART_SetConfig+0x230>)
 80102b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80102ba:	b29b      	uxth	r3, r3
 80102bc:	2200      	movs	r2, #0
 80102be:	613b      	str	r3, [r7, #16]
 80102c0:	617a      	str	r2, [r7, #20]
 80102c2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80102c6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80102ca:	f7f0 fd8f 	bl	8000dec <__aeabi_uldivmod>
 80102ce:	4602      	mov	r2, r0
 80102d0:	460b      	mov	r3, r1
 80102d2:	4610      	mov	r0, r2
 80102d4:	4619      	mov	r1, r3
 80102d6:	f04f 0200 	mov.w	r2, #0
 80102da:	f04f 0300 	mov.w	r3, #0
 80102de:	020b      	lsls	r3, r1, #8
 80102e0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80102e4:	0202      	lsls	r2, r0, #8
 80102e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80102e8:	6849      	ldr	r1, [r1, #4]
 80102ea:	0849      	lsrs	r1, r1, #1
 80102ec:	2000      	movs	r0, #0
 80102ee:	460c      	mov	r4, r1
 80102f0:	4605      	mov	r5, r0
 80102f2:	eb12 0804 	adds.w	r8, r2, r4
 80102f6:	eb43 0905 	adc.w	r9, r3, r5
 80102fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102fc:	685b      	ldr	r3, [r3, #4]
 80102fe:	2200      	movs	r2, #0
 8010300:	60bb      	str	r3, [r7, #8]
 8010302:	60fa      	str	r2, [r7, #12]
 8010304:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8010308:	4640      	mov	r0, r8
 801030a:	4649      	mov	r1, r9
 801030c:	f7f0 fd6e 	bl	8000dec <__aeabi_uldivmod>
 8010310:	4602      	mov	r2, r0
 8010312:	460b      	mov	r3, r1
 8010314:	4613      	mov	r3, r2
 8010316:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010318:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801031a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801031e:	d308      	bcc.n	8010332 <UART_SetConfig+0x206>
 8010320:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010322:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010326:	d204      	bcs.n	8010332 <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 8010328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801032a:	681b      	ldr	r3, [r3, #0]
 801032c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801032e:	60da      	str	r2, [r3, #12]
 8010330:	e003      	b.n	801033a <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 8010332:	2301      	movs	r3, #1
 8010334:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8010338:	e082      	b.n	8010440 <UART_SetConfig+0x314>
 801033a:	e081      	b.n	8010440 <UART_SetConfig+0x314>
 801033c:	46002400 	.word	0x46002400
 8010340:	cfff69f3 	.word	0xcfff69f3
 8010344:	56002400 	.word	0x56002400
 8010348:	40013800 	.word	0x40013800
 801034c:	40004400 	.word	0x40004400
 8010350:	40004800 	.word	0x40004800
 8010354:	40004c00 	.word	0x40004c00
 8010358:	40005000 	.word	0x40005000
 801035c:	08018e1c 	.word	0x08018e1c
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010362:	69db      	ldr	r3, [r3, #28]
 8010364:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010368:	d13c      	bne.n	80103e4 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 801036a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801036c:	2200      	movs	r2, #0
 801036e:	603b      	str	r3, [r7, #0]
 8010370:	607a      	str	r2, [r7, #4]
 8010372:	e9d7 0100 	ldrd	r0, r1, [r7]
 8010376:	f7fb fcef 	bl	800bd58 <HAL_RCCEx_GetPeriphCLKFreq>
 801037a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801037c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801037e:	2b00      	cmp	r3, #0
 8010380:	d05e      	beq.n	8010440 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010386:	4a39      	ldr	r2, [pc, #228]	@ (801046c <UART_SetConfig+0x340>)
 8010388:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801038c:	461a      	mov	r2, r3
 801038e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010390:	fbb3 f3f2 	udiv	r3, r3, r2
 8010394:	005a      	lsls	r2, r3, #1
 8010396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010398:	685b      	ldr	r3, [r3, #4]
 801039a:	085b      	lsrs	r3, r3, #1
 801039c:	441a      	add	r2, r3
 801039e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103a0:	685b      	ldr	r3, [r3, #4]
 80103a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80103a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80103a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80103aa:	2b0f      	cmp	r3, #15
 80103ac:	d916      	bls.n	80103dc <UART_SetConfig+0x2b0>
 80103ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80103b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80103b4:	d212      	bcs.n	80103dc <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80103b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80103b8:	b29b      	uxth	r3, r3
 80103ba:	f023 030f 	bic.w	r3, r3, #15
 80103be:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80103c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80103c2:	085b      	lsrs	r3, r3, #1
 80103c4:	b29b      	uxth	r3, r3
 80103c6:	f003 0307 	and.w	r3, r3, #7
 80103ca:	b29a      	uxth	r2, r3
 80103cc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80103ce:	4313      	orrs	r3, r2
 80103d0:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 80103d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103d4:	681b      	ldr	r3, [r3, #0]
 80103d6:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80103d8:	60da      	str	r2, [r3, #12]
 80103da:	e031      	b.n	8010440 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 80103dc:	2301      	movs	r3, #1
 80103de:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80103e2:	e02d      	b.n	8010440 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80103e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80103e6:	2200      	movs	r2, #0
 80103e8:	469a      	mov	sl, r3
 80103ea:	4693      	mov	fp, r2
 80103ec:	4650      	mov	r0, sl
 80103ee:	4659      	mov	r1, fp
 80103f0:	f7fb fcb2 	bl	800bd58 <HAL_RCCEx_GetPeriphCLKFreq>
 80103f4:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 80103f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d021      	beq.n	8010440 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80103fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010400:	4a1a      	ldr	r2, [pc, #104]	@ (801046c <UART_SetConfig+0x340>)
 8010402:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010406:	461a      	mov	r2, r3
 8010408:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801040a:	fbb3 f2f2 	udiv	r2, r3, r2
 801040e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010410:	685b      	ldr	r3, [r3, #4]
 8010412:	085b      	lsrs	r3, r3, #1
 8010414:	441a      	add	r2, r3
 8010416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010418:	685b      	ldr	r3, [r3, #4]
 801041a:	fbb2 f3f3 	udiv	r3, r2, r3
 801041e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010420:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010422:	2b0f      	cmp	r3, #15
 8010424:	d909      	bls.n	801043a <UART_SetConfig+0x30e>
 8010426:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010428:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801042c:	d205      	bcs.n	801043a <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801042e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010430:	b29a      	uxth	r2, r3
 8010432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010434:	681b      	ldr	r3, [r3, #0]
 8010436:	60da      	str	r2, [r3, #12]
 8010438:	e002      	b.n	8010440 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 801043a:	2301      	movs	r3, #1
 801043c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010442:	2201      	movs	r2, #1
 8010444:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801044a:	2201      	movs	r2, #1
 801044c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010452:	2200      	movs	r2, #0
 8010454:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010458:	2200      	movs	r2, #0
 801045a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801045c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8010460:	4618      	mov	r0, r3
 8010462:	3750      	adds	r7, #80	@ 0x50
 8010464:	46bd      	mov	sp, r7
 8010466:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801046a:	bf00      	nop
 801046c:	08018e1c 	.word	0x08018e1c

08010470 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010470:	b480      	push	{r7}
 8010472:	b083      	sub	sp, #12
 8010474:	af00      	add	r7, sp, #0
 8010476:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801047c:	f003 0308 	and.w	r3, r3, #8
 8010480:	2b00      	cmp	r3, #0
 8010482:	d00a      	beq.n	801049a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	685b      	ldr	r3, [r3, #4]
 801048a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	681b      	ldr	r3, [r3, #0]
 8010496:	430a      	orrs	r2, r1
 8010498:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801049e:	f003 0301 	and.w	r3, r3, #1
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	d00a      	beq.n	80104bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	681b      	ldr	r3, [r3, #0]
 80104aa:	685b      	ldr	r3, [r3, #4]
 80104ac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	430a      	orrs	r2, r1
 80104ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104c0:	f003 0302 	and.w	r3, r3, #2
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d00a      	beq.n	80104de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	685b      	ldr	r3, [r3, #4]
 80104ce:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	430a      	orrs	r2, r1
 80104dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104e2:	f003 0304 	and.w	r3, r3, #4
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d00a      	beq.n	8010500 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	681b      	ldr	r3, [r3, #0]
 80104ee:	685b      	ldr	r3, [r3, #4]
 80104f0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	681b      	ldr	r3, [r3, #0]
 80104fc:	430a      	orrs	r2, r1
 80104fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010504:	f003 0310 	and.w	r3, r3, #16
 8010508:	2b00      	cmp	r3, #0
 801050a:	d00a      	beq.n	8010522 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	689b      	ldr	r3, [r3, #8]
 8010512:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	681b      	ldr	r3, [r3, #0]
 801051e:	430a      	orrs	r2, r1
 8010520:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010526:	f003 0320 	and.w	r3, r3, #32
 801052a:	2b00      	cmp	r3, #0
 801052c:	d00a      	beq.n	8010544 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	689b      	ldr	r3, [r3, #8]
 8010534:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	681b      	ldr	r3, [r3, #0]
 8010540:	430a      	orrs	r2, r1
 8010542:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010548:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801054c:	2b00      	cmp	r3, #0
 801054e:	d01a      	beq.n	8010586 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	681b      	ldr	r3, [r3, #0]
 8010554:	685b      	ldr	r3, [r3, #4]
 8010556:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	430a      	orrs	r2, r1
 8010564:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801056a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801056e:	d10a      	bne.n	8010586 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	685b      	ldr	r3, [r3, #4]
 8010576:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	430a      	orrs	r2, r1
 8010584:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801058a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801058e:	2b00      	cmp	r3, #0
 8010590:	d00a      	beq.n	80105a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	681b      	ldr	r3, [r3, #0]
 8010596:	685b      	ldr	r3, [r3, #4]
 8010598:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	430a      	orrs	r2, r1
 80105a6:	605a      	str	r2, [r3, #4]
  }
}
 80105a8:	bf00      	nop
 80105aa:	370c      	adds	r7, #12
 80105ac:	46bd      	mov	sp, r7
 80105ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105b2:	4770      	bx	lr

080105b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80105b4:	b580      	push	{r7, lr}
 80105b6:	b098      	sub	sp, #96	@ 0x60
 80105b8:	af02      	add	r7, sp, #8
 80105ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	2200      	movs	r2, #0
 80105c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80105c4:	f7f5 fea6 	bl	8006314 <HAL_GetTick>
 80105c8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	681b      	ldr	r3, [r3, #0]
 80105ce:	681b      	ldr	r3, [r3, #0]
 80105d0:	f003 0308 	and.w	r3, r3, #8
 80105d4:	2b08      	cmp	r3, #8
 80105d6:	d12f      	bne.n	8010638 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80105d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80105dc:	9300      	str	r3, [sp, #0]
 80105de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80105e0:	2200      	movs	r2, #0
 80105e2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80105e6:	6878      	ldr	r0, [r7, #4]
 80105e8:	f000 f88e 	bl	8010708 <UART_WaitOnFlagUntilTimeout>
 80105ec:	4603      	mov	r3, r0
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d022      	beq.n	8010638 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	681b      	ldr	r3, [r3, #0]
 80105f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105fa:	e853 3f00 	ldrex	r3, [r3]
 80105fe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010600:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010602:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010606:	653b      	str	r3, [r7, #80]	@ 0x50
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	461a      	mov	r2, r3
 801060e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010610:	647b      	str	r3, [r7, #68]	@ 0x44
 8010612:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010614:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010616:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010618:	e841 2300 	strex	r3, r2, [r1]
 801061c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801061e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010620:	2b00      	cmp	r3, #0
 8010622:	d1e6      	bne.n	80105f2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	2220      	movs	r2, #32
 8010628:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	2200      	movs	r2, #0
 8010630:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010634:	2303      	movs	r3, #3
 8010636:	e063      	b.n	8010700 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	681b      	ldr	r3, [r3, #0]
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	f003 0304 	and.w	r3, r3, #4
 8010642:	2b04      	cmp	r3, #4
 8010644:	d149      	bne.n	80106da <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010646:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801064a:	9300      	str	r3, [sp, #0]
 801064c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801064e:	2200      	movs	r2, #0
 8010650:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010654:	6878      	ldr	r0, [r7, #4]
 8010656:	f000 f857 	bl	8010708 <UART_WaitOnFlagUntilTimeout>
 801065a:	4603      	mov	r3, r0
 801065c:	2b00      	cmp	r3, #0
 801065e:	d03c      	beq.n	80106da <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	681b      	ldr	r3, [r3, #0]
 8010664:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010668:	e853 3f00 	ldrex	r3, [r3]
 801066c:	623b      	str	r3, [r7, #32]
   return(result);
 801066e:	6a3b      	ldr	r3, [r7, #32]
 8010670:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010674:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	461a      	mov	r2, r3
 801067c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801067e:	633b      	str	r3, [r7, #48]	@ 0x30
 8010680:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010682:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010684:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010686:	e841 2300 	strex	r3, r2, [r1]
 801068a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801068c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801068e:	2b00      	cmp	r3, #0
 8010690:	d1e6      	bne.n	8010660 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	681b      	ldr	r3, [r3, #0]
 8010696:	3308      	adds	r3, #8
 8010698:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801069a:	693b      	ldr	r3, [r7, #16]
 801069c:	e853 3f00 	ldrex	r3, [r3]
 80106a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80106a2:	68fb      	ldr	r3, [r7, #12]
 80106a4:	f023 0301 	bic.w	r3, r3, #1
 80106a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	3308      	adds	r3, #8
 80106b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80106b2:	61fa      	str	r2, [r7, #28]
 80106b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106b6:	69b9      	ldr	r1, [r7, #24]
 80106b8:	69fa      	ldr	r2, [r7, #28]
 80106ba:	e841 2300 	strex	r3, r2, [r1]
 80106be:	617b      	str	r3, [r7, #20]
   return(result);
 80106c0:	697b      	ldr	r3, [r7, #20]
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d1e5      	bne.n	8010692 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	2220      	movs	r2, #32
 80106ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	2200      	movs	r2, #0
 80106d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80106d6:	2303      	movs	r3, #3
 80106d8:	e012      	b.n	8010700 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	2220      	movs	r2, #32
 80106de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	2220      	movs	r2, #32
 80106e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	2200      	movs	r2, #0
 80106ee:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	2200      	movs	r2, #0
 80106f4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	2200      	movs	r2, #0
 80106fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80106fe:	2300      	movs	r3, #0
}
 8010700:	4618      	mov	r0, r3
 8010702:	3758      	adds	r7, #88	@ 0x58
 8010704:	46bd      	mov	sp, r7
 8010706:	bd80      	pop	{r7, pc}

08010708 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010708:	b580      	push	{r7, lr}
 801070a:	b084      	sub	sp, #16
 801070c:	af00      	add	r7, sp, #0
 801070e:	60f8      	str	r0, [r7, #12]
 8010710:	60b9      	str	r1, [r7, #8]
 8010712:	603b      	str	r3, [r7, #0]
 8010714:	4613      	mov	r3, r2
 8010716:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010718:	e04f      	b.n	80107ba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801071a:	69bb      	ldr	r3, [r7, #24]
 801071c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010720:	d04b      	beq.n	80107ba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010722:	f7f5 fdf7 	bl	8006314 <HAL_GetTick>
 8010726:	4602      	mov	r2, r0
 8010728:	683b      	ldr	r3, [r7, #0]
 801072a:	1ad3      	subs	r3, r2, r3
 801072c:	69ba      	ldr	r2, [r7, #24]
 801072e:	429a      	cmp	r2, r3
 8010730:	d302      	bcc.n	8010738 <UART_WaitOnFlagUntilTimeout+0x30>
 8010732:	69bb      	ldr	r3, [r7, #24]
 8010734:	2b00      	cmp	r3, #0
 8010736:	d101      	bne.n	801073c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010738:	2303      	movs	r3, #3
 801073a:	e04e      	b.n	80107da <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801073c:	68fb      	ldr	r3, [r7, #12]
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	681b      	ldr	r3, [r3, #0]
 8010742:	f003 0304 	and.w	r3, r3, #4
 8010746:	2b00      	cmp	r3, #0
 8010748:	d037      	beq.n	80107ba <UART_WaitOnFlagUntilTimeout+0xb2>
 801074a:	68bb      	ldr	r3, [r7, #8]
 801074c:	2b80      	cmp	r3, #128	@ 0x80
 801074e:	d034      	beq.n	80107ba <UART_WaitOnFlagUntilTimeout+0xb2>
 8010750:	68bb      	ldr	r3, [r7, #8]
 8010752:	2b40      	cmp	r3, #64	@ 0x40
 8010754:	d031      	beq.n	80107ba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010756:	68fb      	ldr	r3, [r7, #12]
 8010758:	681b      	ldr	r3, [r3, #0]
 801075a:	69db      	ldr	r3, [r3, #28]
 801075c:	f003 0308 	and.w	r3, r3, #8
 8010760:	2b08      	cmp	r3, #8
 8010762:	d110      	bne.n	8010786 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010764:	68fb      	ldr	r3, [r7, #12]
 8010766:	681b      	ldr	r3, [r3, #0]
 8010768:	2208      	movs	r2, #8
 801076a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801076c:	68f8      	ldr	r0, [r7, #12]
 801076e:	f000 f838 	bl	80107e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	2208      	movs	r2, #8
 8010776:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	2200      	movs	r2, #0
 801077e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8010782:	2301      	movs	r3, #1
 8010784:	e029      	b.n	80107da <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010786:	68fb      	ldr	r3, [r7, #12]
 8010788:	681b      	ldr	r3, [r3, #0]
 801078a:	69db      	ldr	r3, [r3, #28]
 801078c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010790:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010794:	d111      	bne.n	80107ba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010796:	68fb      	ldr	r3, [r7, #12]
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801079e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80107a0:	68f8      	ldr	r0, [r7, #12]
 80107a2:	f000 f81e 	bl	80107e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80107a6:	68fb      	ldr	r3, [r7, #12]
 80107a8:	2220      	movs	r2, #32
 80107aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80107ae:	68fb      	ldr	r3, [r7, #12]
 80107b0:	2200      	movs	r2, #0
 80107b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80107b6:	2303      	movs	r3, #3
 80107b8:	e00f      	b.n	80107da <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80107ba:	68fb      	ldr	r3, [r7, #12]
 80107bc:	681b      	ldr	r3, [r3, #0]
 80107be:	69da      	ldr	r2, [r3, #28]
 80107c0:	68bb      	ldr	r3, [r7, #8]
 80107c2:	4013      	ands	r3, r2
 80107c4:	68ba      	ldr	r2, [r7, #8]
 80107c6:	429a      	cmp	r2, r3
 80107c8:	bf0c      	ite	eq
 80107ca:	2301      	moveq	r3, #1
 80107cc:	2300      	movne	r3, #0
 80107ce:	b2db      	uxtb	r3, r3
 80107d0:	461a      	mov	r2, r3
 80107d2:	79fb      	ldrb	r3, [r7, #7]
 80107d4:	429a      	cmp	r2, r3
 80107d6:	d0a0      	beq.n	801071a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80107d8:	2300      	movs	r3, #0
}
 80107da:	4618      	mov	r0, r3
 80107dc:	3710      	adds	r7, #16
 80107de:	46bd      	mov	sp, r7
 80107e0:	bd80      	pop	{r7, pc}

080107e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80107e2:	b480      	push	{r7}
 80107e4:	b095      	sub	sp, #84	@ 0x54
 80107e6:	af00      	add	r7, sp, #0
 80107e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107f2:	e853 3f00 	ldrex	r3, [r3]
 80107f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80107f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80107fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	681b      	ldr	r3, [r3, #0]
 8010804:	461a      	mov	r2, r3
 8010806:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010808:	643b      	str	r3, [r7, #64]	@ 0x40
 801080a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801080c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801080e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010810:	e841 2300 	strex	r3, r2, [r1]
 8010814:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010818:	2b00      	cmp	r3, #0
 801081a:	d1e6      	bne.n	80107ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	681b      	ldr	r3, [r3, #0]
 8010820:	3308      	adds	r3, #8
 8010822:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010824:	6a3b      	ldr	r3, [r7, #32]
 8010826:	e853 3f00 	ldrex	r3, [r3]
 801082a:	61fb      	str	r3, [r7, #28]
   return(result);
 801082c:	69fb      	ldr	r3, [r7, #28]
 801082e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010832:	f023 0301 	bic.w	r3, r3, #1
 8010836:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	681b      	ldr	r3, [r3, #0]
 801083c:	3308      	adds	r3, #8
 801083e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010840:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010842:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010844:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010846:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010848:	e841 2300 	strex	r3, r2, [r1]
 801084c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801084e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010850:	2b00      	cmp	r3, #0
 8010852:	d1e3      	bne.n	801081c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010858:	2b01      	cmp	r3, #1
 801085a:	d118      	bne.n	801088e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	681b      	ldr	r3, [r3, #0]
 8010860:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010862:	68fb      	ldr	r3, [r7, #12]
 8010864:	e853 3f00 	ldrex	r3, [r3]
 8010868:	60bb      	str	r3, [r7, #8]
   return(result);
 801086a:	68bb      	ldr	r3, [r7, #8]
 801086c:	f023 0310 	bic.w	r3, r3, #16
 8010870:	647b      	str	r3, [r7, #68]	@ 0x44
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	681b      	ldr	r3, [r3, #0]
 8010876:	461a      	mov	r2, r3
 8010878:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801087a:	61bb      	str	r3, [r7, #24]
 801087c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801087e:	6979      	ldr	r1, [r7, #20]
 8010880:	69ba      	ldr	r2, [r7, #24]
 8010882:	e841 2300 	strex	r3, r2, [r1]
 8010886:	613b      	str	r3, [r7, #16]
   return(result);
 8010888:	693b      	ldr	r3, [r7, #16]
 801088a:	2b00      	cmp	r3, #0
 801088c:	d1e6      	bne.n	801085c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	2220      	movs	r2, #32
 8010892:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	2200      	movs	r2, #0
 801089a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	2200      	movs	r2, #0
 80108a0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80108a2:	bf00      	nop
 80108a4:	3754      	adds	r7, #84	@ 0x54
 80108a6:	46bd      	mov	sp, r7
 80108a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ac:	4770      	bx	lr

080108ae <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80108ae:	b480      	push	{r7}
 80108b0:	b085      	sub	sp, #20
 80108b2:	af00      	add	r7, sp, #0
 80108b4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80108bc:	2b01      	cmp	r3, #1
 80108be:	d101      	bne.n	80108c4 <HAL_UARTEx_DisableFifoMode+0x16>
 80108c0:	2302      	movs	r3, #2
 80108c2:	e027      	b.n	8010914 <HAL_UARTEx_DisableFifoMode+0x66>
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	2201      	movs	r2, #1
 80108c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	2224      	movs	r2, #36	@ 0x24
 80108d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	681a      	ldr	r2, [r3, #0]
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	681b      	ldr	r3, [r3, #0]
 80108e6:	f022 0201 	bic.w	r2, r2, #1
 80108ea:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80108ec:	68fb      	ldr	r3, [r7, #12]
 80108ee:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80108f2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	2200      	movs	r2, #0
 80108f8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	68fa      	ldr	r2, [r7, #12]
 8010900:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	2220      	movs	r2, #32
 8010906:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	2200      	movs	r2, #0
 801090e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010912:	2300      	movs	r3, #0
}
 8010914:	4618      	mov	r0, r3
 8010916:	3714      	adds	r7, #20
 8010918:	46bd      	mov	sp, r7
 801091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801091e:	4770      	bx	lr

08010920 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010920:	b580      	push	{r7, lr}
 8010922:	b084      	sub	sp, #16
 8010924:	af00      	add	r7, sp, #0
 8010926:	6078      	str	r0, [r7, #4]
 8010928:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010930:	2b01      	cmp	r3, #1
 8010932:	d101      	bne.n	8010938 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010934:	2302      	movs	r3, #2
 8010936:	e02d      	b.n	8010994 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	2201      	movs	r2, #1
 801093c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	2224      	movs	r2, #36	@ 0x24
 8010944:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	681b      	ldr	r3, [r3, #0]
 801094e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	681b      	ldr	r3, [r3, #0]
 8010954:	681a      	ldr	r2, [r3, #0]
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	681b      	ldr	r3, [r3, #0]
 801095a:	f022 0201 	bic.w	r2, r2, #1
 801095e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	681b      	ldr	r3, [r3, #0]
 8010964:	689b      	ldr	r3, [r3, #8]
 8010966:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	683a      	ldr	r2, [r7, #0]
 8010970:	430a      	orrs	r2, r1
 8010972:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010974:	6878      	ldr	r0, [r7, #4]
 8010976:	f000 f84f 	bl	8010a18 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	681b      	ldr	r3, [r3, #0]
 801097e:	68fa      	ldr	r2, [r7, #12]
 8010980:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	2220      	movs	r2, #32
 8010986:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	2200      	movs	r2, #0
 801098e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010992:	2300      	movs	r3, #0
}
 8010994:	4618      	mov	r0, r3
 8010996:	3710      	adds	r7, #16
 8010998:	46bd      	mov	sp, r7
 801099a:	bd80      	pop	{r7, pc}

0801099c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801099c:	b580      	push	{r7, lr}
 801099e:	b084      	sub	sp, #16
 80109a0:	af00      	add	r7, sp, #0
 80109a2:	6078      	str	r0, [r7, #4]
 80109a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80109ac:	2b01      	cmp	r3, #1
 80109ae:	d101      	bne.n	80109b4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80109b0:	2302      	movs	r3, #2
 80109b2:	e02d      	b.n	8010a10 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	2201      	movs	r2, #1
 80109b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	2224      	movs	r2, #36	@ 0x24
 80109c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	681b      	ldr	r3, [r3, #0]
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	681a      	ldr	r2, [r3, #0]
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	681b      	ldr	r3, [r3, #0]
 80109d6:	f022 0201 	bic.w	r2, r2, #1
 80109da:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	681b      	ldr	r3, [r3, #0]
 80109e0:	689b      	ldr	r3, [r3, #8]
 80109e2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	683a      	ldr	r2, [r7, #0]
 80109ec:	430a      	orrs	r2, r1
 80109ee:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80109f0:	6878      	ldr	r0, [r7, #4]
 80109f2:	f000 f811 	bl	8010a18 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	681b      	ldr	r3, [r3, #0]
 80109fa:	68fa      	ldr	r2, [r7, #12]
 80109fc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	2220      	movs	r2, #32
 8010a02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	2200      	movs	r2, #0
 8010a0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010a0e:	2300      	movs	r3, #0
}
 8010a10:	4618      	mov	r0, r3
 8010a12:	3710      	adds	r7, #16
 8010a14:	46bd      	mov	sp, r7
 8010a16:	bd80      	pop	{r7, pc}

08010a18 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010a18:	b480      	push	{r7}
 8010a1a:	b085      	sub	sp, #20
 8010a1c:	af00      	add	r7, sp, #0
 8010a1e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	d108      	bne.n	8010a3a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	2201      	movs	r2, #1
 8010a2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	2201      	movs	r2, #1
 8010a34:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010a38:	e031      	b.n	8010a9e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010a3a:	2308      	movs	r3, #8
 8010a3c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010a3e:	2308      	movs	r3, #8
 8010a40:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	681b      	ldr	r3, [r3, #0]
 8010a46:	689b      	ldr	r3, [r3, #8]
 8010a48:	0e5b      	lsrs	r3, r3, #25
 8010a4a:	b2db      	uxtb	r3, r3
 8010a4c:	f003 0307 	and.w	r3, r3, #7
 8010a50:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	681b      	ldr	r3, [r3, #0]
 8010a56:	689b      	ldr	r3, [r3, #8]
 8010a58:	0f5b      	lsrs	r3, r3, #29
 8010a5a:	b2db      	uxtb	r3, r3
 8010a5c:	f003 0307 	and.w	r3, r3, #7
 8010a60:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010a62:	7bbb      	ldrb	r3, [r7, #14]
 8010a64:	7b3a      	ldrb	r2, [r7, #12]
 8010a66:	4911      	ldr	r1, [pc, #68]	@ (8010aac <UARTEx_SetNbDataToProcess+0x94>)
 8010a68:	5c8a      	ldrb	r2, [r1, r2]
 8010a6a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010a6e:	7b3a      	ldrb	r2, [r7, #12]
 8010a70:	490f      	ldr	r1, [pc, #60]	@ (8010ab0 <UARTEx_SetNbDataToProcess+0x98>)
 8010a72:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010a74:	fb93 f3f2 	sdiv	r3, r3, r2
 8010a78:	b29a      	uxth	r2, r3
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010a80:	7bfb      	ldrb	r3, [r7, #15]
 8010a82:	7b7a      	ldrb	r2, [r7, #13]
 8010a84:	4909      	ldr	r1, [pc, #36]	@ (8010aac <UARTEx_SetNbDataToProcess+0x94>)
 8010a86:	5c8a      	ldrb	r2, [r1, r2]
 8010a88:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010a8c:	7b7a      	ldrb	r2, [r7, #13]
 8010a8e:	4908      	ldr	r1, [pc, #32]	@ (8010ab0 <UARTEx_SetNbDataToProcess+0x98>)
 8010a90:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010a92:	fb93 f3f2 	sdiv	r3, r3, r2
 8010a96:	b29a      	uxth	r2, r3
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8010a9e:	bf00      	nop
 8010aa0:	3714      	adds	r7, #20
 8010aa2:	46bd      	mov	sp, r7
 8010aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa8:	4770      	bx	lr
 8010aaa:	bf00      	nop
 8010aac:	08018e34 	.word	0x08018e34
 8010ab0:	08018e3c 	.word	0x08018e3c

08010ab4 <LL_DLYB_SetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is set.
  *          - ERROR: the Delay value is not set.
  */
void LL_DLYB_SetDelay(DLYB_TypeDef *DLYBx, const LL_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 8010ab4:	b480      	push	{r7}
 8010ab6:	b083      	sub	sp, #12
 8010ab8:	af00      	add	r7, sp, #0
 8010aba:	6078      	str	r0, [r7, #4]
 8010abc:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	f043 0202 	orr.w	r2, r3, #2
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	601a      	str	r2, [r3, #0]

  /* Update the UNIT and SEL field */
  DLYBx->CFGR = (pdlyb_cfg->PhaseSel) | ((pdlyb_cfg->Units) << DLYB_CFGR_UNIT_Pos);
 8010aca:	683b      	ldr	r3, [r7, #0]
 8010acc:	685a      	ldr	r2, [r3, #4]
 8010ace:	683b      	ldr	r3, [r7, #0]
 8010ad0:	681b      	ldr	r3, [r3, #0]
 8010ad2:	021b      	lsls	r3, r3, #8
 8010ad4:	431a      	orrs	r2, r3
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	605a      	str	r2, [r3, #4]

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	681b      	ldr	r3, [r3, #0]
 8010ade:	f023 0202 	bic.w	r2, r3, #2
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	601a      	str	r2, [r3, #0]
}
 8010ae6:	bf00      	nop
 8010ae8:	370c      	adds	r7, #12
 8010aea:	46bd      	mov	sp, r7
 8010aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af0:	4770      	bx	lr

08010af2 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8010af2:	b480      	push	{r7}
 8010af4:	b08b      	sub	sp, #44	@ 0x2c
 8010af6:	af00      	add	r7, sp, #0
 8010af8:	60f8      	str	r0, [r7, #12]
 8010afa:	60b9      	str	r1, [r7, #8]
 8010afc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * GPIO_MODER_MODE1_Pos)),
 8010afe:	68fb      	ldr	r3, [r7, #12]
 8010b00:	681a      	ldr	r2, [r3, #0]
 8010b02:	68bb      	ldr	r3, [r7, #8]
 8010b04:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010b06:	697b      	ldr	r3, [r7, #20]
 8010b08:	fa93 f3a3 	rbit	r3, r3
 8010b0c:	613b      	str	r3, [r7, #16]
  return result;
 8010b0e:	693b      	ldr	r3, [r7, #16]
 8010b10:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8010b12:	69bb      	ldr	r3, [r7, #24]
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	d101      	bne.n	8010b1c <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8010b18:	2320      	movs	r3, #32
 8010b1a:	e003      	b.n	8010b24 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8010b1c:	69bb      	ldr	r3, [r7, #24]
 8010b1e:	fab3 f383 	clz	r3, r3
 8010b22:	b2db      	uxtb	r3, r3
 8010b24:	005b      	lsls	r3, r3, #1
 8010b26:	2103      	movs	r1, #3
 8010b28:	fa01 f303 	lsl.w	r3, r1, r3
 8010b2c:	43db      	mvns	r3, r3
 8010b2e:	401a      	ands	r2, r3
 8010b30:	68bb      	ldr	r3, [r7, #8]
 8010b32:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010b34:	6a3b      	ldr	r3, [r7, #32]
 8010b36:	fa93 f3a3 	rbit	r3, r3
 8010b3a:	61fb      	str	r3, [r7, #28]
  return result;
 8010b3c:	69fb      	ldr	r3, [r7, #28]
 8010b3e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8010b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d101      	bne.n	8010b4a <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8010b46:	2320      	movs	r3, #32
 8010b48:	e003      	b.n	8010b52 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8010b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b4c:	fab3 f383 	clz	r3, r3
 8010b50:	b2db      	uxtb	r3, r3
 8010b52:	005b      	lsls	r3, r3, #1
 8010b54:	6879      	ldr	r1, [r7, #4]
 8010b56:	fa01 f303 	lsl.w	r3, r1, r3
 8010b5a:	431a      	orrs	r2, r3
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	601a      	str	r2, [r3, #0]
             (Mode << (POSITION_VAL(Pin) * GPIO_MODER_MODE1_Pos)));
}
 8010b60:	bf00      	nop
 8010b62:	372c      	adds	r7, #44	@ 0x2c
 8010b64:	46bd      	mov	sp, r7
 8010b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b6a:	4770      	bx	lr

08010b6c <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8010b6c:	b480      	push	{r7}
 8010b6e:	b085      	sub	sp, #20
 8010b70:	af00      	add	r7, sp, #0
 8010b72:	60f8      	str	r0, [r7, #12]
 8010b74:	60b9      	str	r1, [r7, #8]
 8010b76:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8010b78:	68fb      	ldr	r3, [r7, #12]
 8010b7a:	685a      	ldr	r2, [r3, #4]
 8010b7c:	68bb      	ldr	r3, [r7, #8]
 8010b7e:	43db      	mvns	r3, r3
 8010b80:	401a      	ands	r2, r3
 8010b82:	68bb      	ldr	r3, [r7, #8]
 8010b84:	6879      	ldr	r1, [r7, #4]
 8010b86:	fb01 f303 	mul.w	r3, r1, r3
 8010b8a:	431a      	orrs	r2, r3
 8010b8c:	68fb      	ldr	r3, [r7, #12]
 8010b8e:	605a      	str	r2, [r3, #4]
}
 8010b90:	bf00      	nop
 8010b92:	3714      	adds	r7, #20
 8010b94:	46bd      	mov	sp, r7
 8010b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b9a:	4770      	bx	lr

08010b9c <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8010b9c:	b480      	push	{r7}
 8010b9e:	b08b      	sub	sp, #44	@ 0x2c
 8010ba0:	af00      	add	r7, sp, #0
 8010ba2:	60f8      	str	r0, [r7, #12]
 8010ba4:	60b9      	str	r1, [r7, #8]
 8010ba6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * GPIO_OSPEEDR_OSPEED1_Pos)),
 8010ba8:	68fb      	ldr	r3, [r7, #12]
 8010baa:	689a      	ldr	r2, [r3, #8]
 8010bac:	68bb      	ldr	r3, [r7, #8]
 8010bae:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010bb0:	697b      	ldr	r3, [r7, #20]
 8010bb2:	fa93 f3a3 	rbit	r3, r3
 8010bb6:	613b      	str	r3, [r7, #16]
  return result;
 8010bb8:	693b      	ldr	r3, [r7, #16]
 8010bba:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8010bbc:	69bb      	ldr	r3, [r7, #24]
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d101      	bne.n	8010bc6 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8010bc2:	2320      	movs	r3, #32
 8010bc4:	e003      	b.n	8010bce <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8010bc6:	69bb      	ldr	r3, [r7, #24]
 8010bc8:	fab3 f383 	clz	r3, r3
 8010bcc:	b2db      	uxtb	r3, r3
 8010bce:	005b      	lsls	r3, r3, #1
 8010bd0:	2103      	movs	r1, #3
 8010bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8010bd6:	43db      	mvns	r3, r3
 8010bd8:	401a      	ands	r2, r3
 8010bda:	68bb      	ldr	r3, [r7, #8]
 8010bdc:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010bde:	6a3b      	ldr	r3, [r7, #32]
 8010be0:	fa93 f3a3 	rbit	r3, r3
 8010be4:	61fb      	str	r3, [r7, #28]
  return result;
 8010be6:	69fb      	ldr	r3, [r7, #28]
 8010be8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8010bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d101      	bne.n	8010bf4 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8010bf0:	2320      	movs	r3, #32
 8010bf2:	e003      	b.n	8010bfc <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8010bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bf6:	fab3 f383 	clz	r3, r3
 8010bfa:	b2db      	uxtb	r3, r3
 8010bfc:	005b      	lsls	r3, r3, #1
 8010bfe:	6879      	ldr	r1, [r7, #4]
 8010c00:	fa01 f303 	lsl.w	r3, r1, r3
 8010c04:	431a      	orrs	r2, r3
 8010c06:	68fb      	ldr	r3, [r7, #12]
 8010c08:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * GPIO_OSPEEDR_OSPEED1_Pos)));
}
 8010c0a:	bf00      	nop
 8010c0c:	372c      	adds	r7, #44	@ 0x2c
 8010c0e:	46bd      	mov	sp, r7
 8010c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c14:	4770      	bx	lr

08010c16 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8010c16:	b480      	push	{r7}
 8010c18:	b08b      	sub	sp, #44	@ 0x2c
 8010c1a:	af00      	add	r7, sp, #0
 8010c1c:	60f8      	str	r0, [r7, #12]
 8010c1e:	60b9      	str	r1, [r7, #8]
 8010c20:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * GPIO_PUPDR_PUPD1_Pos)),
 8010c22:	68fb      	ldr	r3, [r7, #12]
 8010c24:	68da      	ldr	r2, [r3, #12]
 8010c26:	68bb      	ldr	r3, [r7, #8]
 8010c28:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010c2a:	697b      	ldr	r3, [r7, #20]
 8010c2c:	fa93 f3a3 	rbit	r3, r3
 8010c30:	613b      	str	r3, [r7, #16]
  return result;
 8010c32:	693b      	ldr	r3, [r7, #16]
 8010c34:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8010c36:	69bb      	ldr	r3, [r7, #24]
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d101      	bne.n	8010c40 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8010c3c:	2320      	movs	r3, #32
 8010c3e:	e003      	b.n	8010c48 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8010c40:	69bb      	ldr	r3, [r7, #24]
 8010c42:	fab3 f383 	clz	r3, r3
 8010c46:	b2db      	uxtb	r3, r3
 8010c48:	005b      	lsls	r3, r3, #1
 8010c4a:	2103      	movs	r1, #3
 8010c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8010c50:	43db      	mvns	r3, r3
 8010c52:	401a      	ands	r2, r3
 8010c54:	68bb      	ldr	r3, [r7, #8]
 8010c56:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010c58:	6a3b      	ldr	r3, [r7, #32]
 8010c5a:	fa93 f3a3 	rbit	r3, r3
 8010c5e:	61fb      	str	r3, [r7, #28]
  return result;
 8010c60:	69fb      	ldr	r3, [r7, #28]
 8010c62:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8010c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d101      	bne.n	8010c6e <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8010c6a:	2320      	movs	r3, #32
 8010c6c:	e003      	b.n	8010c76 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8010c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c70:	fab3 f383 	clz	r3, r3
 8010c74:	b2db      	uxtb	r3, r3
 8010c76:	005b      	lsls	r3, r3, #1
 8010c78:	6879      	ldr	r1, [r7, #4]
 8010c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8010c7e:	431a      	orrs	r2, r3
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	60da      	str	r2, [r3, #12]
             (Pull << (POSITION_VAL(Pin) * GPIO_PUPDR_PUPD1_Pos)));
}
 8010c84:	bf00      	nop
 8010c86:	372c      	adds	r7, #44	@ 0x2c
 8010c88:	46bd      	mov	sp, r7
 8010c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c8e:	4770      	bx	lr

08010c90 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8010c90:	b480      	push	{r7}
 8010c92:	b08b      	sub	sp, #44	@ 0x2c
 8010c94:	af00      	add	r7, sp, #0
 8010c96:	60f8      	str	r0, [r7, #12]
 8010c98:	60b9      	str	r1, [r7, #8]
 8010c9a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * GPIO_AFRL_AFSEL1_Pos)),
 8010c9c:	68fb      	ldr	r3, [r7, #12]
 8010c9e:	6a1a      	ldr	r2, [r3, #32]
 8010ca0:	68bb      	ldr	r3, [r7, #8]
 8010ca2:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010ca4:	697b      	ldr	r3, [r7, #20]
 8010ca6:	fa93 f3a3 	rbit	r3, r3
 8010caa:	613b      	str	r3, [r7, #16]
  return result;
 8010cac:	693b      	ldr	r3, [r7, #16]
 8010cae:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8010cb0:	69bb      	ldr	r3, [r7, #24]
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d101      	bne.n	8010cba <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8010cb6:	2320      	movs	r3, #32
 8010cb8:	e003      	b.n	8010cc2 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8010cba:	69bb      	ldr	r3, [r7, #24]
 8010cbc:	fab3 f383 	clz	r3, r3
 8010cc0:	b2db      	uxtb	r3, r3
 8010cc2:	009b      	lsls	r3, r3, #2
 8010cc4:	210f      	movs	r1, #15
 8010cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8010cca:	43db      	mvns	r3, r3
 8010ccc:	401a      	ands	r2, r3
 8010cce:	68bb      	ldr	r3, [r7, #8]
 8010cd0:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010cd2:	6a3b      	ldr	r3, [r7, #32]
 8010cd4:	fa93 f3a3 	rbit	r3, r3
 8010cd8:	61fb      	str	r3, [r7, #28]
  return result;
 8010cda:	69fb      	ldr	r3, [r7, #28]
 8010cdc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8010cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d101      	bne.n	8010ce8 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8010ce4:	2320      	movs	r3, #32
 8010ce6:	e003      	b.n	8010cf0 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8010ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cea:	fab3 f383 	clz	r3, r3
 8010cee:	b2db      	uxtb	r3, r3
 8010cf0:	009b      	lsls	r3, r3, #2
 8010cf2:	6879      	ldr	r1, [r7, #4]
 8010cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8010cf8:	431a      	orrs	r2, r3
 8010cfa:	68fb      	ldr	r3, [r7, #12]
 8010cfc:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * GPIO_AFRL_AFSEL1_Pos)));
}
 8010cfe:	bf00      	nop
 8010d00:	372c      	adds	r7, #44	@ 0x2c
 8010d02:	46bd      	mov	sp, r7
 8010d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d08:	4770      	bx	lr

08010d0a <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8010d0a:	b480      	push	{r7}
 8010d0c:	b08b      	sub	sp, #44	@ 0x2c
 8010d0e:	af00      	add	r7, sp, #0
 8010d10:	60f8      	str	r0, [r7, #12]
 8010d12:	60b9      	str	r1, [r7, #8]
 8010d14:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * GPIO_AFRH_AFSEL9_Pos)),
 8010d16:	68fb      	ldr	r3, [r7, #12]
 8010d18:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010d1a:	68bb      	ldr	r3, [r7, #8]
 8010d1c:	0a1b      	lsrs	r3, r3, #8
 8010d1e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010d20:	697b      	ldr	r3, [r7, #20]
 8010d22:	fa93 f3a3 	rbit	r3, r3
 8010d26:	613b      	str	r3, [r7, #16]
  return result;
 8010d28:	693b      	ldr	r3, [r7, #16]
 8010d2a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8010d2c:	69bb      	ldr	r3, [r7, #24]
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d101      	bne.n	8010d36 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8010d32:	2320      	movs	r3, #32
 8010d34:	e003      	b.n	8010d3e <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8010d36:	69bb      	ldr	r3, [r7, #24]
 8010d38:	fab3 f383 	clz	r3, r3
 8010d3c:	b2db      	uxtb	r3, r3
 8010d3e:	009b      	lsls	r3, r3, #2
 8010d40:	210f      	movs	r1, #15
 8010d42:	fa01 f303 	lsl.w	r3, r1, r3
 8010d46:	43db      	mvns	r3, r3
 8010d48:	401a      	ands	r2, r3
 8010d4a:	68bb      	ldr	r3, [r7, #8]
 8010d4c:	0a1b      	lsrs	r3, r3, #8
 8010d4e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010d50:	6a3b      	ldr	r3, [r7, #32]
 8010d52:	fa93 f3a3 	rbit	r3, r3
 8010d56:	61fb      	str	r3, [r7, #28]
  return result;
 8010d58:	69fb      	ldr	r3, [r7, #28]
 8010d5a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8010d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d101      	bne.n	8010d66 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8010d62:	2320      	movs	r3, #32
 8010d64:	e003      	b.n	8010d6e <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8010d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d68:	fab3 f383 	clz	r3, r3
 8010d6c:	b2db      	uxtb	r3, r3
 8010d6e:	009b      	lsls	r3, r3, #2
 8010d70:	6879      	ldr	r1, [r7, #4]
 8010d72:	fa01 f303 	lsl.w	r3, r1, r3
 8010d76:	431a      	orrs	r2, r3
 8010d78:	68fb      	ldr	r3, [r7, #12]
 8010d7a:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * GPIO_AFRH_AFSEL9_Pos)));
}
 8010d7c:	bf00      	nop
 8010d7e:	372c      	adds	r7, #44	@ 0x2c
 8010d80:	46bd      	mov	sp, r7
 8010d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d86:	4770      	bx	lr

08010d88 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8010d88:	b580      	push	{r7, lr}
 8010d8a:	b08a      	sub	sp, #40	@ 0x28
 8010d8c:	af00      	add	r7, sp, #0
 8010d8e:	6078      	str	r0, [r7, #4]
 8010d90:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8010d92:	683b      	ldr	r3, [r7, #0]
 8010d94:	681b      	ldr	r3, [r3, #0]
 8010d96:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010d98:	69bb      	ldr	r3, [r7, #24]
 8010d9a:	fa93 f3a3 	rbit	r3, r3
 8010d9e:	617b      	str	r3, [r7, #20]
  return result;
 8010da0:	697b      	ldr	r3, [r7, #20]
 8010da2:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8010da4:	69fb      	ldr	r3, [r7, #28]
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	d101      	bne.n	8010dae <LL_GPIO_Init+0x26>
    return 32U;
 8010daa:	2320      	movs	r3, #32
 8010dac:	e003      	b.n	8010db6 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8010dae:	69fb      	ldr	r3, [r7, #28]
 8010db0:	fab3 f383 	clz	r3, r3
 8010db4:	b2db      	uxtb	r3, r3
 8010db6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 8010db8:	e058      	b.n	8010e6c <LL_GPIO_Init+0xe4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (1UL << pinpos);
 8010dba:	683b      	ldr	r3, [r7, #0]
 8010dbc:	681a      	ldr	r2, [r3, #0]
 8010dbe:	2101      	movs	r1, #1
 8010dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8010dc6:	4013      	ands	r3, r2
 8010dc8:	623b      	str	r3, [r7, #32]

    if (currentpin != 0U)
 8010dca:	6a3b      	ldr	r3, [r7, #32]
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d04a      	beq.n	8010e66 <LL_GPIO_Init+0xde>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8010dd0:	683b      	ldr	r3, [r7, #0]
 8010dd2:	685b      	ldr	r3, [r3, #4]
 8010dd4:	2b01      	cmp	r3, #1
 8010dd6:	d003      	beq.n	8010de0 <LL_GPIO_Init+0x58>
 8010dd8:	683b      	ldr	r3, [r7, #0]
 8010dda:	685b      	ldr	r3, [r3, #4]
 8010ddc:	2b02      	cmp	r3, #2
 8010dde:	d10e      	bne.n	8010dfe <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8010de0:	683b      	ldr	r3, [r7, #0]
 8010de2:	689b      	ldr	r3, [r3, #8]
 8010de4:	461a      	mov	r2, r3
 8010de6:	6a39      	ldr	r1, [r7, #32]
 8010de8:	6878      	ldr	r0, [r7, #4]
 8010dea:	f7ff fed7 	bl	8010b9c <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8010dee:	683b      	ldr	r3, [r7, #0]
 8010df0:	6819      	ldr	r1, [r3, #0]
 8010df2:	683b      	ldr	r3, [r7, #0]
 8010df4:	68db      	ldr	r3, [r3, #12]
 8010df6:	461a      	mov	r2, r3
 8010df8:	6878      	ldr	r0, [r7, #4]
 8010dfa:	f7ff feb7 	bl	8010b6c <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8010dfe:	683b      	ldr	r3, [r7, #0]
 8010e00:	691b      	ldr	r3, [r3, #16]
 8010e02:	461a      	mov	r2, r3
 8010e04:	6a39      	ldr	r1, [r7, #32]
 8010e06:	6878      	ldr	r0, [r7, #4]
 8010e08:	f7ff ff05 	bl	8010c16 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8010e0c:	683b      	ldr	r3, [r7, #0]
 8010e0e:	685b      	ldr	r3, [r3, #4]
 8010e10:	2b02      	cmp	r3, #2
 8010e12:	d121      	bne.n	8010e58 <LL_GPIO_Init+0xd0>
 8010e14:	6a3b      	ldr	r3, [r7, #32]
 8010e16:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010e18:	68fb      	ldr	r3, [r7, #12]
 8010e1a:	fa93 f3a3 	rbit	r3, r3
 8010e1e:	60bb      	str	r3, [r7, #8]
  return result;
 8010e20:	68bb      	ldr	r3, [r7, #8]
 8010e22:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8010e24:	693b      	ldr	r3, [r7, #16]
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d101      	bne.n	8010e2e <LL_GPIO_Init+0xa6>
    return 32U;
 8010e2a:	2320      	movs	r3, #32
 8010e2c:	e003      	b.n	8010e36 <LL_GPIO_Init+0xae>
  return __builtin_clz(value);
 8010e2e:	693b      	ldr	r3, [r7, #16]
 8010e30:	fab3 f383 	clz	r3, r3
 8010e34:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 8U)
 8010e36:	2b07      	cmp	r3, #7
 8010e38:	d807      	bhi.n	8010e4a <LL_GPIO_Init+0xc2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8010e3a:	683b      	ldr	r3, [r7, #0]
 8010e3c:	695b      	ldr	r3, [r3, #20]
 8010e3e:	461a      	mov	r2, r3
 8010e40:	6a39      	ldr	r1, [r7, #32]
 8010e42:	6878      	ldr	r0, [r7, #4]
 8010e44:	f7ff ff24 	bl	8010c90 <LL_GPIO_SetAFPin_0_7>
 8010e48:	e006      	b.n	8010e58 <LL_GPIO_Init+0xd0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8010e4a:	683b      	ldr	r3, [r7, #0]
 8010e4c:	695b      	ldr	r3, [r3, #20]
 8010e4e:	461a      	mov	r2, r3
 8010e50:	6a39      	ldr	r1, [r7, #32]
 8010e52:	6878      	ldr	r0, [r7, #4]
 8010e54:	f7ff ff59 	bl	8010d0a <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8010e58:	683b      	ldr	r3, [r7, #0]
 8010e5a:	685b      	ldr	r3, [r3, #4]
 8010e5c:	461a      	mov	r2, r3
 8010e5e:	6a39      	ldr	r1, [r7, #32]
 8010e60:	6878      	ldr	r0, [r7, #4]
 8010e62:	f7ff fe46 	bl	8010af2 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8010e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e68:	3301      	adds	r3, #1
 8010e6a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 8010e6c:	683b      	ldr	r3, [r7, #0]
 8010e6e:	681a      	ldr	r2, [r3, #0]
 8010e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e72:	fa22 f303 	lsr.w	r3, r2, r3
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d19f      	bne.n	8010dba <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 8010e7a:	2300      	movs	r3, #0
}
 8010e7c:	4618      	mov	r0, r3
 8010e7e:	3728      	adds	r7, #40	@ 0x28
 8010e80:	46bd      	mov	sp, r7
 8010e82:	bd80      	pop	{r7, pc}

08010e84 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8010e84:	b084      	sub	sp, #16
 8010e86:	b580      	push	{r7, lr}
 8010e88:	b084      	sub	sp, #16
 8010e8a:	af00      	add	r7, sp, #0
 8010e8c:	6078      	str	r0, [r7, #4]
 8010e8e:	f107 001c 	add.w	r0, r7, #28
 8010e92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  }

#else

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	68db      	ldr	r3, [r3, #12]
 8010e9a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8010ea2:	6878      	ldr	r0, [r7, #4]
 8010ea4:	f000 fa6c 	bl	8011380 <USB_CoreReset>
 8010ea8:	4603      	mov	r3, r0
 8010eaa:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8010eac:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	d106      	bne.n	8010ec2 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010eb8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	639a      	str	r2, [r3, #56]	@ 0x38
 8010ec0:	e005      	b.n	8010ece <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010ec6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  return ret;
 8010ece:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ed0:	4618      	mov	r0, r3
 8010ed2:	3710      	adds	r7, #16
 8010ed4:	46bd      	mov	sp, r7
 8010ed6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010eda:	b004      	add	sp, #16
 8010edc:	4770      	bx	lr

08010ede <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8010ede:	b480      	push	{r7}
 8010ee0:	b083      	sub	sp, #12
 8010ee2:	af00      	add	r7, sp, #0
 8010ee4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	689b      	ldr	r3, [r3, #8]
 8010eea:	f023 0201 	bic.w	r2, r3, #1
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8010ef2:	2300      	movs	r3, #0
}
 8010ef4:	4618      	mov	r0, r3
 8010ef6:	370c      	adds	r7, #12
 8010ef8:	46bd      	mov	sp, r7
 8010efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010efe:	4770      	bx	lr

08010f00 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8010f00:	b580      	push	{r7, lr}
 8010f02:	b084      	sub	sp, #16
 8010f04:	af00      	add	r7, sp, #0
 8010f06:	6078      	str	r0, [r7, #4]
 8010f08:	460b      	mov	r3, r1
 8010f0a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8010f0c:	2300      	movs	r3, #0
 8010f0e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	68db      	ldr	r3, [r3, #12]
 8010f14:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8010f1c:	78fb      	ldrb	r3, [r7, #3]
 8010f1e:	2b01      	cmp	r3, #1
 8010f20:	d115      	bne.n	8010f4e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8010f22:	687b      	ldr	r3, [r7, #4]
 8010f24:	68db      	ldr	r3, [r3, #12]
 8010f26:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8010f2e:	200a      	movs	r0, #10
 8010f30:	f7f5 f9fc 	bl	800632c <HAL_Delay>
      ms += 10U;
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	330a      	adds	r3, #10
 8010f38:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8010f3a:	6878      	ldr	r0, [r7, #4]
 8010f3c:	f000 fa12 	bl	8011364 <USB_GetMode>
 8010f40:	4603      	mov	r3, r0
 8010f42:	2b01      	cmp	r3, #1
 8010f44:	d01e      	beq.n	8010f84 <USB_SetCurrentMode+0x84>
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	2bc7      	cmp	r3, #199	@ 0xc7
 8010f4a:	d9f0      	bls.n	8010f2e <USB_SetCurrentMode+0x2e>
 8010f4c:	e01a      	b.n	8010f84 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8010f4e:	78fb      	ldrb	r3, [r7, #3]
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d115      	bne.n	8010f80 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	68db      	ldr	r3, [r3, #12]
 8010f58:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8010f60:	200a      	movs	r0, #10
 8010f62:	f7f5 f9e3 	bl	800632c <HAL_Delay>
      ms += 10U;
 8010f66:	68fb      	ldr	r3, [r7, #12]
 8010f68:	330a      	adds	r3, #10
 8010f6a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8010f6c:	6878      	ldr	r0, [r7, #4]
 8010f6e:	f000 f9f9 	bl	8011364 <USB_GetMode>
 8010f72:	4603      	mov	r3, r0
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d005      	beq.n	8010f84 <USB_SetCurrentMode+0x84>
 8010f78:	68fb      	ldr	r3, [r7, #12]
 8010f7a:	2bc7      	cmp	r3, #199	@ 0xc7
 8010f7c:	d9f0      	bls.n	8010f60 <USB_SetCurrentMode+0x60>
 8010f7e:	e001      	b.n	8010f84 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8010f80:	2301      	movs	r3, #1
 8010f82:	e005      	b.n	8010f90 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8010f84:	68fb      	ldr	r3, [r7, #12]
 8010f86:	2bc8      	cmp	r3, #200	@ 0xc8
 8010f88:	d101      	bne.n	8010f8e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8010f8a:	2301      	movs	r3, #1
 8010f8c:	e000      	b.n	8010f90 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8010f8e:	2300      	movs	r3, #0
}
 8010f90:	4618      	mov	r0, r3
 8010f92:	3710      	adds	r7, #16
 8010f94:	46bd      	mov	sp, r7
 8010f96:	bd80      	pop	{r7, pc}

08010f98 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8010f98:	b084      	sub	sp, #16
 8010f9a:	b580      	push	{r7, lr}
 8010f9c:	b086      	sub	sp, #24
 8010f9e:	af00      	add	r7, sp, #0
 8010fa0:	6078      	str	r0, [r7, #4]
 8010fa2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8010fa6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8010faa:	2300      	movs	r3, #0
 8010fac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8010fb2:	2300      	movs	r3, #0
 8010fb4:	613b      	str	r3, [r7, #16]
 8010fb6:	e009      	b.n	8010fcc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8010fb8:	687a      	ldr	r2, [r7, #4]
 8010fba:	693b      	ldr	r3, [r7, #16]
 8010fbc:	3340      	adds	r3, #64	@ 0x40
 8010fbe:	009b      	lsls	r3, r3, #2
 8010fc0:	4413      	add	r3, r2
 8010fc2:	2200      	movs	r2, #0
 8010fc4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8010fc6:	693b      	ldr	r3, [r7, #16]
 8010fc8:	3301      	adds	r3, #1
 8010fca:	613b      	str	r3, [r7, #16]
 8010fcc:	693b      	ldr	r3, [r7, #16]
 8010fce:	2b0e      	cmp	r3, #14
 8010fd0:	d9f2      	bls.n	8010fb8 <USB_DevInit+0x20>
  USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8010fd2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d11c      	bne.n	8011014 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010fda:	68fb      	ldr	r3, [r7, #12]
 8010fdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010fe0:	685b      	ldr	r3, [r3, #4]
 8010fe2:	68fa      	ldr	r2, [r7, #12]
 8010fe4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010fe8:	f043 0302 	orr.w	r3, r3, #2
 8010fec:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010ff2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
#else
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	601a      	str	r2, [r3, #0]
 8011012:	e005      	b.n	8011020 <USB_DevInit+0x88>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8011014:	687b      	ldr	r3, [r7, #4]
 8011016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011018:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8011020:	68fb      	ldr	r3, [r7, #12]
 8011022:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8011026:	461a      	mov	r2, r3
 8011028:	2300      	movs	r3, #0
 801102a:	6013      	str	r3, [r2, #0]
  else
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 801102c:	2103      	movs	r1, #3
 801102e:	6878      	ldr	r0, [r7, #4]
 8011030:	f000 f95e 	bl	80112f0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8011034:	2110      	movs	r1, #16
 8011036:	6878      	ldr	r0, [r7, #4]
 8011038:	f000 f8fa 	bl	8011230 <USB_FlushTxFifo>
 801103c:	4603      	mov	r3, r0
 801103e:	2b00      	cmp	r3, #0
 8011040:	d001      	beq.n	8011046 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8011042:	2301      	movs	r3, #1
 8011044:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8011046:	6878      	ldr	r0, [r7, #4]
 8011048:	f000 f924 	bl	8011294 <USB_FlushRxFifo>
 801104c:	4603      	mov	r3, r0
 801104e:	2b00      	cmp	r3, #0
 8011050:	d001      	beq.n	8011056 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8011052:	2301      	movs	r3, #1
 8011054:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8011056:	68fb      	ldr	r3, [r7, #12]
 8011058:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801105c:	461a      	mov	r2, r3
 801105e:	2300      	movs	r3, #0
 8011060:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8011062:	68fb      	ldr	r3, [r7, #12]
 8011064:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011068:	461a      	mov	r2, r3
 801106a:	2300      	movs	r3, #0
 801106c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011074:	461a      	mov	r2, r3
 8011076:	2300      	movs	r3, #0
 8011078:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 801107a:	2300      	movs	r3, #0
 801107c:	613b      	str	r3, [r7, #16]
 801107e:	e043      	b.n	8011108 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8011080:	693b      	ldr	r3, [r7, #16]
 8011082:	015a      	lsls	r2, r3, #5
 8011084:	68fb      	ldr	r3, [r7, #12]
 8011086:	4413      	add	r3, r2
 8011088:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801108c:	681b      	ldr	r3, [r3, #0]
 801108e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011092:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011096:	d118      	bne.n	80110ca <USB_DevInit+0x132>
    {
      if (i == 0U)
 8011098:	693b      	ldr	r3, [r7, #16]
 801109a:	2b00      	cmp	r3, #0
 801109c:	d10a      	bne.n	80110b4 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 801109e:	693b      	ldr	r3, [r7, #16]
 80110a0:	015a      	lsls	r2, r3, #5
 80110a2:	68fb      	ldr	r3, [r7, #12]
 80110a4:	4413      	add	r3, r2
 80110a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80110aa:	461a      	mov	r2, r3
 80110ac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80110b0:	6013      	str	r3, [r2, #0]
 80110b2:	e013      	b.n	80110dc <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80110b4:	693b      	ldr	r3, [r7, #16]
 80110b6:	015a      	lsls	r2, r3, #5
 80110b8:	68fb      	ldr	r3, [r7, #12]
 80110ba:	4413      	add	r3, r2
 80110bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80110c0:	461a      	mov	r2, r3
 80110c2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80110c6:	6013      	str	r3, [r2, #0]
 80110c8:	e008      	b.n	80110dc <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80110ca:	693b      	ldr	r3, [r7, #16]
 80110cc:	015a      	lsls	r2, r3, #5
 80110ce:	68fb      	ldr	r3, [r7, #12]
 80110d0:	4413      	add	r3, r2
 80110d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80110d6:	461a      	mov	r2, r3
 80110d8:	2300      	movs	r3, #0
 80110da:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80110dc:	693b      	ldr	r3, [r7, #16]
 80110de:	015a      	lsls	r2, r3, #5
 80110e0:	68fb      	ldr	r3, [r7, #12]
 80110e2:	4413      	add	r3, r2
 80110e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80110e8:	461a      	mov	r2, r3
 80110ea:	2300      	movs	r3, #0
 80110ec:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80110ee:	693b      	ldr	r3, [r7, #16]
 80110f0:	015a      	lsls	r2, r3, #5
 80110f2:	68fb      	ldr	r3, [r7, #12]
 80110f4:	4413      	add	r3, r2
 80110f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80110fa:	461a      	mov	r2, r3
 80110fc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8011100:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011102:	693b      	ldr	r3, [r7, #16]
 8011104:	3301      	adds	r3, #1
 8011106:	613b      	str	r3, [r7, #16]
 8011108:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801110c:	461a      	mov	r2, r3
 801110e:	693b      	ldr	r3, [r7, #16]
 8011110:	4293      	cmp	r3, r2
 8011112:	d3b5      	bcc.n	8011080 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011114:	2300      	movs	r3, #0
 8011116:	613b      	str	r3, [r7, #16]
 8011118:	e043      	b.n	80111a2 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801111a:	693b      	ldr	r3, [r7, #16]
 801111c:	015a      	lsls	r2, r3, #5
 801111e:	68fb      	ldr	r3, [r7, #12]
 8011120:	4413      	add	r3, r2
 8011122:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011126:	681b      	ldr	r3, [r3, #0]
 8011128:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801112c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011130:	d118      	bne.n	8011164 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8011132:	693b      	ldr	r3, [r7, #16]
 8011134:	2b00      	cmp	r3, #0
 8011136:	d10a      	bne.n	801114e <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8011138:	693b      	ldr	r3, [r7, #16]
 801113a:	015a      	lsls	r2, r3, #5
 801113c:	68fb      	ldr	r3, [r7, #12]
 801113e:	4413      	add	r3, r2
 8011140:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011144:	461a      	mov	r2, r3
 8011146:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801114a:	6013      	str	r3, [r2, #0]
 801114c:	e013      	b.n	8011176 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 801114e:	693b      	ldr	r3, [r7, #16]
 8011150:	015a      	lsls	r2, r3, #5
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	4413      	add	r3, r2
 8011156:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801115a:	461a      	mov	r2, r3
 801115c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8011160:	6013      	str	r3, [r2, #0]
 8011162:	e008      	b.n	8011176 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8011164:	693b      	ldr	r3, [r7, #16]
 8011166:	015a      	lsls	r2, r3, #5
 8011168:	68fb      	ldr	r3, [r7, #12]
 801116a:	4413      	add	r3, r2
 801116c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011170:	461a      	mov	r2, r3
 8011172:	2300      	movs	r3, #0
 8011174:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8011176:	693b      	ldr	r3, [r7, #16]
 8011178:	015a      	lsls	r2, r3, #5
 801117a:	68fb      	ldr	r3, [r7, #12]
 801117c:	4413      	add	r3, r2
 801117e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011182:	461a      	mov	r2, r3
 8011184:	2300      	movs	r3, #0
 8011186:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8011188:	693b      	ldr	r3, [r7, #16]
 801118a:	015a      	lsls	r2, r3, #5
 801118c:	68fb      	ldr	r3, [r7, #12]
 801118e:	4413      	add	r3, r2
 8011190:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011194:	461a      	mov	r2, r3
 8011196:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801119a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801119c:	693b      	ldr	r3, [r7, #16]
 801119e:	3301      	adds	r3, #1
 80111a0:	613b      	str	r3, [r7, #16]
 80111a2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80111a6:	461a      	mov	r2, r3
 80111a8:	693b      	ldr	r3, [r7, #16]
 80111aa:	4293      	cmp	r3, r2
 80111ac:	d3b5      	bcc.n	801111a <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80111ae:	68fb      	ldr	r3, [r7, #12]
 80111b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80111b4:	691b      	ldr	r3, [r3, #16]
 80111b6:	68fa      	ldr	r2, [r7, #12]
 80111b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80111bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80111c0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	2200      	movs	r2, #0
 80111c6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80111ce:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80111d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	d105      	bne.n	80111e4 <USB_DevInit+0x24c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	699b      	ldr	r3, [r3, #24]
 80111dc:	f043 0210 	orr.w	r2, r3, #16
 80111e0:	687b      	ldr	r3, [r7, #4]
 80111e2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	699a      	ldr	r2, [r3, #24]
 80111e8:	4b10      	ldr	r3, [pc, #64]	@ (801122c <USB_DevInit+0x294>)
 80111ea:	4313      	orrs	r3, r2
 80111ec:	687a      	ldr	r2, [r7, #4]
 80111ee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80111f0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d005      	beq.n	8011204 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	699b      	ldr	r3, [r3, #24]
 80111fc:	f043 0208 	orr.w	r2, r3, #8
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8011204:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8011208:	2b01      	cmp	r3, #1
 801120a:	d107      	bne.n	801121c <USB_DevInit+0x284>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 801120c:	687b      	ldr	r3, [r7, #4]
 801120e:	699b      	ldr	r3, [r3, #24]
 8011210:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011214:	f043 0304 	orr.w	r3, r3, #4
 8011218:	687a      	ldr	r2, [r7, #4]
 801121a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 801121c:	7dfb      	ldrb	r3, [r7, #23]
}
 801121e:	4618      	mov	r0, r3
 8011220:	3718      	adds	r7, #24
 8011222:	46bd      	mov	sp, r7
 8011224:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8011228:	b004      	add	sp, #16
 801122a:	4770      	bx	lr
 801122c:	803c3800 	.word	0x803c3800

08011230 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8011230:	b480      	push	{r7}
 8011232:	b085      	sub	sp, #20
 8011234:	af00      	add	r7, sp, #0
 8011236:	6078      	str	r0, [r7, #4]
 8011238:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801123a:	2300      	movs	r3, #0
 801123c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801123e:	68fb      	ldr	r3, [r7, #12]
 8011240:	3301      	adds	r3, #1
 8011242:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011244:	68fb      	ldr	r3, [r7, #12]
 8011246:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801124a:	d901      	bls.n	8011250 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 801124c:	2303      	movs	r3, #3
 801124e:	e01b      	b.n	8011288 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	691b      	ldr	r3, [r3, #16]
 8011254:	2b00      	cmp	r3, #0
 8011256:	daf2      	bge.n	801123e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8011258:	2300      	movs	r3, #0
 801125a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 801125c:	683b      	ldr	r3, [r7, #0]
 801125e:	019b      	lsls	r3, r3, #6
 8011260:	f043 0220 	orr.w	r2, r3, #32
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011268:	68fb      	ldr	r3, [r7, #12]
 801126a:	3301      	adds	r3, #1
 801126c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801126e:	68fb      	ldr	r3, [r7, #12]
 8011270:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011274:	d901      	bls.n	801127a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8011276:	2303      	movs	r3, #3
 8011278:	e006      	b.n	8011288 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	691b      	ldr	r3, [r3, #16]
 801127e:	f003 0320 	and.w	r3, r3, #32
 8011282:	2b20      	cmp	r3, #32
 8011284:	d0f0      	beq.n	8011268 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8011286:	2300      	movs	r3, #0
}
 8011288:	4618      	mov	r0, r3
 801128a:	3714      	adds	r7, #20
 801128c:	46bd      	mov	sp, r7
 801128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011292:	4770      	bx	lr

08011294 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8011294:	b480      	push	{r7}
 8011296:	b085      	sub	sp, #20
 8011298:	af00      	add	r7, sp, #0
 801129a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801129c:	2300      	movs	r3, #0
 801129e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80112a0:	68fb      	ldr	r3, [r7, #12]
 80112a2:	3301      	adds	r3, #1
 80112a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80112a6:	68fb      	ldr	r3, [r7, #12]
 80112a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80112ac:	d901      	bls.n	80112b2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80112ae:	2303      	movs	r3, #3
 80112b0:	e018      	b.n	80112e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	691b      	ldr	r3, [r3, #16]
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	daf2      	bge.n	80112a0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80112ba:	2300      	movs	r3, #0
 80112bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	2210      	movs	r2, #16
 80112c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80112c4:	68fb      	ldr	r3, [r7, #12]
 80112c6:	3301      	adds	r3, #1
 80112c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80112ca:	68fb      	ldr	r3, [r7, #12]
 80112cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80112d0:	d901      	bls.n	80112d6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80112d2:	2303      	movs	r3, #3
 80112d4:	e006      	b.n	80112e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	691b      	ldr	r3, [r3, #16]
 80112da:	f003 0310 	and.w	r3, r3, #16
 80112de:	2b10      	cmp	r3, #16
 80112e0:	d0f0      	beq.n	80112c4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80112e2:	2300      	movs	r3, #0
}
 80112e4:	4618      	mov	r0, r3
 80112e6:	3714      	adds	r7, #20
 80112e8:	46bd      	mov	sp, r7
 80112ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112ee:	4770      	bx	lr

080112f0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80112f0:	b480      	push	{r7}
 80112f2:	b085      	sub	sp, #20
 80112f4:	af00      	add	r7, sp, #0
 80112f6:	6078      	str	r0, [r7, #4]
 80112f8:	460b      	mov	r3, r1
 80112fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8011300:	68fb      	ldr	r3, [r7, #12]
 8011302:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011306:	681a      	ldr	r2, [r3, #0]
 8011308:	78fb      	ldrb	r3, [r7, #3]
 801130a:	68f9      	ldr	r1, [r7, #12]
 801130c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011310:	4313      	orrs	r3, r2
 8011312:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8011314:	2300      	movs	r3, #0
}
 8011316:	4618      	mov	r0, r3
 8011318:	3714      	adds	r7, #20
 801131a:	46bd      	mov	sp, r7
 801131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011320:	4770      	bx	lr

08011322 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8011322:	b480      	push	{r7}
 8011324:	b085      	sub	sp, #20
 8011326:	af00      	add	r7, sp, #0
 8011328:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	68fa      	ldr	r2, [r7, #12]
 8011338:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801133c:	f023 0303 	bic.w	r3, r3, #3
 8011340:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8011342:	68fb      	ldr	r3, [r7, #12]
 8011344:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011348:	685b      	ldr	r3, [r3, #4]
 801134a:	68fa      	ldr	r2, [r7, #12]
 801134c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011350:	f043 0302 	orr.w	r3, r3, #2
 8011354:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8011356:	2300      	movs	r3, #0
}
 8011358:	4618      	mov	r0, r3
 801135a:	3714      	adds	r7, #20
 801135c:	46bd      	mov	sp, r7
 801135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011362:	4770      	bx	lr

08011364 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8011364:	b480      	push	{r7}
 8011366:	b083      	sub	sp, #12
 8011368:	af00      	add	r7, sp, #0
 801136a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	695b      	ldr	r3, [r3, #20]
 8011370:	f003 0301 	and.w	r3, r3, #1
}
 8011374:	4618      	mov	r0, r3
 8011376:	370c      	adds	r7, #12
 8011378:	46bd      	mov	sp, r7
 801137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801137e:	4770      	bx	lr

08011380 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8011380:	b480      	push	{r7}
 8011382:	b085      	sub	sp, #20
 8011384:	af00      	add	r7, sp, #0
 8011386:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011388:	2300      	movs	r3, #0
 801138a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801138c:	68fb      	ldr	r3, [r7, #12]
 801138e:	3301      	adds	r3, #1
 8011390:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011392:	68fb      	ldr	r3, [r7, #12]
 8011394:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011398:	d901      	bls.n	801139e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801139a:	2303      	movs	r3, #3
 801139c:	e022      	b.n	80113e4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	691b      	ldr	r3, [r3, #16]
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	daf2      	bge.n	801138c <USB_CoreReset+0xc>

  count = 10U;
 80113a6:	230a      	movs	r3, #10
 80113a8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80113aa:	e002      	b.n	80113b2 <USB_CoreReset+0x32>
  {
    count--;
 80113ac:	68fb      	ldr	r3, [r7, #12]
 80113ae:	3b01      	subs	r3, #1
 80113b0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80113b2:	68fb      	ldr	r3, [r7, #12]
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	d1f9      	bne.n	80113ac <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	691b      	ldr	r3, [r3, #16]
 80113bc:	f043 0201 	orr.w	r2, r3, #1
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	3301      	adds	r3, #1
 80113c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80113ca:	68fb      	ldr	r3, [r7, #12]
 80113cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80113d0:	d901      	bls.n	80113d6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80113d2:	2303      	movs	r3, #3
 80113d4:	e006      	b.n	80113e4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	691b      	ldr	r3, [r3, #16]
 80113da:	f003 0301 	and.w	r3, r3, #1
 80113de:	2b01      	cmp	r3, #1
 80113e0:	d0f0      	beq.n	80113c4 <USB_CoreReset+0x44>

  return HAL_OK;
 80113e2:	2300      	movs	r3, #0
}
 80113e4:	4618      	mov	r0, r3
 80113e6:	3714      	adds	r7, #20
 80113e8:	46bd      	mov	sp, r7
 80113ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ee:	4770      	bx	lr

080113f0 <VL53L5CX_RdByte>:

uint8_t VL53L5CX_RdByte(
		VL53L5CX_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t *p_value)
{
 80113f0:	b580      	push	{r7, lr}
 80113f2:	b088      	sub	sp, #32
 80113f4:	af02      	add	r7, sp, #8
 80113f6:	60f8      	str	r0, [r7, #12]
 80113f8:	460b      	mov	r3, r1
 80113fa:	607a      	str	r2, [r7, #4]
 80113fc:	817b      	strh	r3, [r7, #10]
	uint8_t status = 0;
 80113fe:	2300      	movs	r3, #0
 8011400:	75fb      	strb	r3, [r7, #23]
	uint8_t data_write[2];
	uint8_t data_read[1];

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 8011402:	897b      	ldrh	r3, [r7, #10]
 8011404:	0a1b      	lsrs	r3, r3, #8
 8011406:	b29b      	uxth	r3, r3
 8011408:	b2db      	uxtb	r3, r3
 801140a:	753b      	strb	r3, [r7, #20]
	data_write[1] = RegisterAdress & 0xFF;
 801140c:	897b      	ldrh	r3, [r7, #10]
 801140e:	b2db      	uxtb	r3, r3
 8011410:	757b      	strb	r3, [r7, #21]
	status = HAL_I2C_Master_Transmit(&hi2c2, p_platform->address, data_write, 2, 100);
 8011412:	68fb      	ldr	r3, [r7, #12]
 8011414:	8819      	ldrh	r1, [r3, #0]
 8011416:	f107 0214 	add.w	r2, r7, #20
 801141a:	2364      	movs	r3, #100	@ 0x64
 801141c:	9300      	str	r3, [sp, #0]
 801141e:	2302      	movs	r3, #2
 8011420:	480c      	ldr	r0, [pc, #48]	@ (8011454 <VL53L5CX_RdByte+0x64>)
 8011422:	f7f5 fc5d 	bl	8006ce0 <HAL_I2C_Master_Transmit>
 8011426:	4603      	mov	r3, r0
 8011428:	75fb      	strb	r3, [r7, #23]
	status = HAL_I2C_Master_Receive(&hi2c2, p_platform->address, data_read, 1, 100);
 801142a:	68fb      	ldr	r3, [r7, #12]
 801142c:	8819      	ldrh	r1, [r3, #0]
 801142e:	f107 0210 	add.w	r2, r7, #16
 8011432:	2364      	movs	r3, #100	@ 0x64
 8011434:	9300      	str	r3, [sp, #0]
 8011436:	2301      	movs	r3, #1
 8011438:	4806      	ldr	r0, [pc, #24]	@ (8011454 <VL53L5CX_RdByte+0x64>)
 801143a:	f7f5 fd45 	bl	8006ec8 <HAL_I2C_Master_Receive>
 801143e:	4603      	mov	r3, r0
 8011440:	75fb      	strb	r3, [r7, #23]
	*p_value = data_read[0];
 8011442:	7c3a      	ldrb	r2, [r7, #16]
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	701a      	strb	r2, [r3, #0]

	return status;
 8011448:	7dfb      	ldrb	r3, [r7, #23]
}
 801144a:	4618      	mov	r0, r3
 801144c:	3718      	adds	r7, #24
 801144e:	46bd      	mov	sp, r7
 8011450:	bd80      	pop	{r7, pc}
 8011452:	bf00      	nop
 8011454:	200093c0 	.word	0x200093c0

08011458 <VL53L5CX_WrByte>:

uint8_t VL53L5CX_WrByte(
		VL53L5CX_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t value)
{
 8011458:	b580      	push	{r7, lr}
 801145a:	b086      	sub	sp, #24
 801145c:	af02      	add	r7, sp, #8
 801145e:	6078      	str	r0, [r7, #4]
 8011460:	460b      	mov	r3, r1
 8011462:	807b      	strh	r3, [r7, #2]
 8011464:	4613      	mov	r3, r2
 8011466:	707b      	strb	r3, [r7, #1]
	uint8_t data_write[3];
	uint8_t status = 0;
 8011468:	2300      	movs	r3, #0
 801146a:	73fb      	strb	r3, [r7, #15]

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 801146c:	887b      	ldrh	r3, [r7, #2]
 801146e:	0a1b      	lsrs	r3, r3, #8
 8011470:	b29b      	uxth	r3, r3
 8011472:	b2db      	uxtb	r3, r3
 8011474:	733b      	strb	r3, [r7, #12]
	data_write[1] = RegisterAdress & 0xFF;
 8011476:	887b      	ldrh	r3, [r7, #2]
 8011478:	b2db      	uxtb	r3, r3
 801147a:	737b      	strb	r3, [r7, #13]
	data_write[2] = value & 0xFF;
 801147c:	787b      	ldrb	r3, [r7, #1]
 801147e:	73bb      	strb	r3, [r7, #14]
	status = HAL_I2C_Master_Transmit(&hi2c2, p_platform->address, data_write, 3, 100);
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	8819      	ldrh	r1, [r3, #0]
 8011484:	f107 020c 	add.w	r2, r7, #12
 8011488:	2364      	movs	r3, #100	@ 0x64
 801148a:	9300      	str	r3, [sp, #0]
 801148c:	2303      	movs	r3, #3
 801148e:	4805      	ldr	r0, [pc, #20]	@ (80114a4 <VL53L5CX_WrByte+0x4c>)
 8011490:	f7f5 fc26 	bl	8006ce0 <HAL_I2C_Master_Transmit>
 8011494:	4603      	mov	r3, r0
 8011496:	73fb      	strb	r3, [r7, #15]

	return status;
 8011498:	7bfb      	ldrb	r3, [r7, #15]
}
 801149a:	4618      	mov	r0, r3
 801149c:	3710      	adds	r7, #16
 801149e:	46bd      	mov	sp, r7
 80114a0:	bd80      	pop	{r7, pc}
 80114a2:	bf00      	nop
 80114a4:	200093c0 	.word	0x200093c0

080114a8 <VL53L5CX_WrMulti>:
uint8_t VL53L5CX_WrMulti(
		VL53L5CX_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t *p_values,
		uint32_t size)
{
 80114a8:	b580      	push	{r7, lr}
 80114aa:	b08a      	sub	sp, #40	@ 0x28
 80114ac:	af04      	add	r7, sp, #16
 80114ae:	60f8      	str	r0, [r7, #12]
 80114b0:	607a      	str	r2, [r7, #4]
 80114b2:	603b      	str	r3, [r7, #0]
 80114b4:	460b      	mov	r3, r1
 80114b6:	817b      	strh	r3, [r7, #10]
	/* CRITICAL: Use HAL_I2C_Mem_Write with I2C_MEMADD_SIZE_16BIT! */
	uint8_t status = HAL_I2C_Mem_Write(&hi2c2, p_platform->address, RegisterAdress,
 80114b8:	68fb      	ldr	r3, [r7, #12]
 80114ba:	8819      	ldrh	r1, [r3, #0]
 80114bc:	683b      	ldr	r3, [r7, #0]
 80114be:	b29b      	uxth	r3, r3
 80114c0:	897a      	ldrh	r2, [r7, #10]
 80114c2:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80114c6:	9002      	str	r0, [sp, #8]
 80114c8:	9301      	str	r3, [sp, #4]
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	9300      	str	r3, [sp, #0]
 80114ce:	2302      	movs	r3, #2
 80114d0:	4804      	ldr	r0, [pc, #16]	@ (80114e4 <VL53L5CX_WrMulti+0x3c>)
 80114d2:	f7f5 fdef 	bl	80070b4 <HAL_I2C_Mem_Write>
 80114d6:	4603      	mov	r3, r0
 80114d8:	75fb      	strb	r3, [r7, #23]
									I2C_MEMADD_SIZE_16BIT, p_values, size, 65535);
	return status;
 80114da:	7dfb      	ldrb	r3, [r7, #23]
}
 80114dc:	4618      	mov	r0, r3
 80114de:	3718      	adds	r7, #24
 80114e0:	46bd      	mov	sp, r7
 80114e2:	bd80      	pop	{r7, pc}
 80114e4:	200093c0 	.word	0x200093c0

080114e8 <VL53L5CX_RdMulti>:
uint8_t VL53L5CX_RdMulti(
		VL53L5CX_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t *p_values,
		uint32_t size)
{
 80114e8:	b580      	push	{r7, lr}
 80114ea:	b088      	sub	sp, #32
 80114ec:	af02      	add	r7, sp, #8
 80114ee:	60f8      	str	r0, [r7, #12]
 80114f0:	607a      	str	r2, [r7, #4]
 80114f2:	603b      	str	r3, [r7, #0]
 80114f4:	460b      	mov	r3, r1
 80114f6:	817b      	strh	r3, [r7, #10]
	uint8_t status;
	uint8_t data_write[2];
	data_write[0] = (RegisterAdress>>8) & 0xFF;
 80114f8:	897b      	ldrh	r3, [r7, #10]
 80114fa:	0a1b      	lsrs	r3, r3, #8
 80114fc:	b29b      	uxth	r3, r3
 80114fe:	b2db      	uxtb	r3, r3
 8011500:	753b      	strb	r3, [r7, #20]
	data_write[1] = RegisterAdress & 0xFF;
 8011502:	897b      	ldrh	r3, [r7, #10]
 8011504:	b2db      	uxtb	r3, r3
 8011506:	757b      	strb	r3, [r7, #21]
	status = HAL_I2C_Master_Transmit(&hi2c2, p_platform->address, data_write, 2, 100);
 8011508:	68fb      	ldr	r3, [r7, #12]
 801150a:	8819      	ldrh	r1, [r3, #0]
 801150c:	f107 0214 	add.w	r2, r7, #20
 8011510:	2364      	movs	r3, #100	@ 0x64
 8011512:	9300      	str	r3, [sp, #0]
 8011514:	2302      	movs	r3, #2
 8011516:	480c      	ldr	r0, [pc, #48]	@ (8011548 <VL53L5CX_RdMulti+0x60>)
 8011518:	f7f5 fbe2 	bl	8006ce0 <HAL_I2C_Master_Transmit>
 801151c:	4603      	mov	r3, r0
 801151e:	75fb      	strb	r3, [r7, #23]
	status += HAL_I2C_Master_Receive(&hi2c2, p_platform->address, p_values, size, 100);
 8011520:	68fb      	ldr	r3, [r7, #12]
 8011522:	8819      	ldrh	r1, [r3, #0]
 8011524:	683b      	ldr	r3, [r7, #0]
 8011526:	b29b      	uxth	r3, r3
 8011528:	2264      	movs	r2, #100	@ 0x64
 801152a:	9200      	str	r2, [sp, #0]
 801152c:	687a      	ldr	r2, [r7, #4]
 801152e:	4806      	ldr	r0, [pc, #24]	@ (8011548 <VL53L5CX_RdMulti+0x60>)
 8011530:	f7f5 fcca 	bl	8006ec8 <HAL_I2C_Master_Receive>
 8011534:	4603      	mov	r3, r0
 8011536:	461a      	mov	r2, r3
 8011538:	7dfb      	ldrb	r3, [r7, #23]
 801153a:	4413      	add	r3, r2
 801153c:	75fb      	strb	r3, [r7, #23]

	return status;
 801153e:	7dfb      	ldrb	r3, [r7, #23]
}
 8011540:	4618      	mov	r0, r3
 8011542:	3718      	adds	r7, #24
 8011544:	46bd      	mov	sp, r7
 8011546:	bd80      	pop	{r7, pc}
 8011548:	200093c0 	.word	0x200093c0

0801154c <VL53L5CX_SwapBuffer>:
}

void VL53L5CX_SwapBuffer(
		uint8_t 		*buffer,
		uint16_t 	 	 size)
{
 801154c:	b480      	push	{r7}
 801154e:	b085      	sub	sp, #20
 8011550:	af00      	add	r7, sp, #0
 8011552:	6078      	str	r0, [r7, #4]
 8011554:	460b      	mov	r3, r1
 8011556:	807b      	strh	r3, [r7, #2]
	uint32_t i, tmp;

	/* Example of possible implementation using <string.h> */
	for(i = 0; i < size; i = i + 4)
 8011558:	2300      	movs	r3, #0
 801155a:	60fb      	str	r3, [r7, #12]
 801155c:	e021      	b.n	80115a2 <VL53L5CX_SwapBuffer+0x56>
	{
		tmp = (
		  buffer[i]<<24)
 801155e:	687a      	ldr	r2, [r7, #4]
 8011560:	68fb      	ldr	r3, [r7, #12]
 8011562:	4413      	add	r3, r2
 8011564:	781b      	ldrb	r3, [r3, #0]
 8011566:	061a      	lsls	r2, r3, #24
		|(buffer[i+1]<<16)
 8011568:	68fb      	ldr	r3, [r7, #12]
 801156a:	3301      	adds	r3, #1
 801156c:	6879      	ldr	r1, [r7, #4]
 801156e:	440b      	add	r3, r1
 8011570:	781b      	ldrb	r3, [r3, #0]
 8011572:	041b      	lsls	r3, r3, #16
 8011574:	431a      	orrs	r2, r3
		|(buffer[i+2]<<8)
 8011576:	68fb      	ldr	r3, [r7, #12]
 8011578:	3302      	adds	r3, #2
 801157a:	6879      	ldr	r1, [r7, #4]
 801157c:	440b      	add	r3, r1
 801157e:	781b      	ldrb	r3, [r3, #0]
 8011580:	021b      	lsls	r3, r3, #8
 8011582:	4313      	orrs	r3, r2
		|(buffer[i+3]);
 8011584:	68fa      	ldr	r2, [r7, #12]
 8011586:	3203      	adds	r2, #3
 8011588:	6879      	ldr	r1, [r7, #4]
 801158a:	440a      	add	r2, r1
 801158c:	7812      	ldrb	r2, [r2, #0]
 801158e:	4313      	orrs	r3, r2
		tmp = (
 8011590:	60bb      	str	r3, [r7, #8]

		memcpy(&(buffer[i]), &tmp, 4);
 8011592:	687a      	ldr	r2, [r7, #4]
 8011594:	68fb      	ldr	r3, [r7, #12]
 8011596:	4413      	add	r3, r2
 8011598:	68ba      	ldr	r2, [r7, #8]
 801159a:	601a      	str	r2, [r3, #0]
	for(i = 0; i < size; i = i + 4)
 801159c:	68fb      	ldr	r3, [r7, #12]
 801159e:	3304      	adds	r3, #4
 80115a0:	60fb      	str	r3, [r7, #12]
 80115a2:	887b      	ldrh	r3, [r7, #2]
 80115a4:	68fa      	ldr	r2, [r7, #12]
 80115a6:	429a      	cmp	r2, r3
 80115a8:	d3d9      	bcc.n	801155e <VL53L5CX_SwapBuffer+0x12>
	}
}
 80115aa:	bf00      	nop
 80115ac:	bf00      	nop
 80115ae:	3714      	adds	r7, #20
 80115b0:	46bd      	mov	sp, r7
 80115b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115b6:	4770      	bx	lr

080115b8 <VL53L5CX_WaitMs>:

uint8_t VL53L5CX_WaitMs(
		VL53L5CX_Platform *p_platform,
		uint32_t TimeMs)
{
 80115b8:	b580      	push	{r7, lr}
 80115ba:	b082      	sub	sp, #8
 80115bc:	af00      	add	r7, sp, #0
 80115be:	6078      	str	r0, [r7, #4]
 80115c0:	6039      	str	r1, [r7, #0]
	/* Use HAL_Delay directly as in ST example */
	HAL_Delay(TimeMs);
 80115c2:	6838      	ldr	r0, [r7, #0]
 80115c4:	f7f4 feb2 	bl	800632c <HAL_Delay>
	return 0;
 80115c8:	2300      	movs	r3, #0
}
 80115ca:	4618      	mov	r0, r3
 80115cc:	3708      	adds	r7, #8
 80115ce:	46bd      	mov	sp, r7
 80115d0:	bd80      	pop	{r7, pc}

080115d2 <_vl53l5cx_poll_for_answer>:
		uint8_t					size,
		uint8_t					pos,
		uint16_t				address,
		uint8_t					mask,
		uint8_t					expected_value)
{
 80115d2:	b580      	push	{r7, lr}
 80115d4:	b084      	sub	sp, #16
 80115d6:	af00      	add	r7, sp, #0
 80115d8:	6078      	str	r0, [r7, #4]
 80115da:	4608      	mov	r0, r1
 80115dc:	4611      	mov	r1, r2
 80115de:	461a      	mov	r2, r3
 80115e0:	4603      	mov	r3, r0
 80115e2:	70fb      	strb	r3, [r7, #3]
 80115e4:	460b      	mov	r3, r1
 80115e6:	70bb      	strb	r3, [r7, #2]
 80115e8:	4613      	mov	r3, r2
 80115ea:	803b      	strh	r3, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 80115ec:	2300      	movs	r3, #0
 80115ee:	73fb      	strb	r3, [r7, #15]
	uint8_t timeout = 0;
 80115f0:	2300      	movs	r3, #0
 80115f2:	73bb      	strb	r3, [r7, #14]

	do {
		status |= VL53L5CX_RdMulti(&(p_dev->platform), address,
 80115f4:	6878      	ldr	r0, [r7, #4]
				p_dev->temp_buffer, size);
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
		status |= VL53L5CX_RdMulti(&(p_dev->platform), address,
 80115fc:	78fb      	ldrb	r3, [r7, #3]
 80115fe:	8839      	ldrh	r1, [r7, #0]
 8011600:	f7ff ff72 	bl	80114e8 <VL53L5CX_RdMulti>
 8011604:	4603      	mov	r3, r0
 8011606:	461a      	mov	r2, r3
 8011608:	7bfb      	ldrb	r3, [r7, #15]
 801160a:	4313      	orrs	r3, r2
 801160c:	73fb      	strb	r3, [r7, #15]
		status |= VL53L5CX_WaitMs(&(p_dev->platform), 10);
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	210a      	movs	r1, #10
 8011612:	4618      	mov	r0, r3
 8011614:	f7ff ffd0 	bl	80115b8 <VL53L5CX_WaitMs>
 8011618:	4603      	mov	r3, r0
 801161a:	461a      	mov	r2, r3
 801161c:	7bfb      	ldrb	r3, [r7, #15]
 801161e:	4313      	orrs	r3, r2
 8011620:	73fb      	strb	r3, [r7, #15]

		if(timeout >= (uint8_t)200)	/* 2s timeout */
 8011622:	7bbb      	ldrb	r3, [r7, #14]
 8011624:	2bc7      	cmp	r3, #199	@ 0xc7
 8011626:	d904      	bls.n	8011632 <_vl53l5cx_poll_for_answer+0x60>
		{
			status |= (uint8_t)VL53L5CX_STATUS_TIMEOUT_ERROR;
 8011628:	7bfb      	ldrb	r3, [r7, #15]
 801162a:	f043 0301 	orr.w	r3, r3, #1
 801162e:	73fb      	strb	r3, [r7, #15]
			break;
 8011630:	e01a      	b.n	8011668 <_vl53l5cx_poll_for_answer+0x96>
		}else if((size >= (uint8_t)4) 
 8011632:	78fb      	ldrb	r3, [r7, #3]
 8011634:	2b03      	cmp	r3, #3
 8011636:	d909      	bls.n	801164c <_vl53l5cx_poll_for_answer+0x7a>
                         && (p_dev->temp_buffer[2] >= (uint8_t)0x7f))
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	f893 3502 	ldrb.w	r3, [r3, #1282]	@ 0x502
 801163e:	2b7e      	cmp	r3, #126	@ 0x7e
 8011640:	d904      	bls.n	801164c <_vl53l5cx_poll_for_answer+0x7a>
		{
			status |= VL53L5CX_MCU_ERROR;
 8011642:	7bfb      	ldrb	r3, [r7, #15]
 8011644:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8011648:	73fb      	strb	r3, [r7, #15]
			break;
 801164a:	e00d      	b.n	8011668 <_vl53l5cx_poll_for_answer+0x96>
		}
		else
		{
			timeout++;
 801164c:	7bbb      	ldrb	r3, [r7, #14]
 801164e:	3301      	adds	r3, #1
 8011650:	73bb      	strb	r3, [r7, #14]
		}
	}while ((p_dev->temp_buffer[pos] & mask) != expected_value);
 8011652:	78bb      	ldrb	r3, [r7, #2]
 8011654:	687a      	ldr	r2, [r7, #4]
 8011656:	4413      	add	r3, r2
 8011658:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 801165c:	7e3b      	ldrb	r3, [r7, #24]
 801165e:	4013      	ands	r3, r2
 8011660:	b2db      	uxtb	r3, r3
 8011662:	7f3a      	ldrb	r2, [r7, #28]
 8011664:	429a      	cmp	r2, r3
 8011666:	d1c5      	bne.n	80115f4 <_vl53l5cx_poll_for_answer+0x22>

	return status;
 8011668:	7bfb      	ldrb	r3, [r7, #15]
}
 801166a:	4618      	mov	r0, r3
 801166c:	3710      	adds	r7, #16
 801166e:	46bd      	mov	sp, r7
 8011670:	bd80      	pop	{r7, pc}

08011672 <_vl53l5cx_poll_for_mcu_boot>:
 * Inner function, not available outside this file. This function is used to
 * wait for the MCU to boot.
 */
static uint8_t _vl53l5cx_poll_for_mcu_boot(
              VL53L5CX_Configuration      *p_dev)
{
 8011672:	b580      	push	{r7, lr}
 8011674:	b084      	sub	sp, #16
 8011676:	af00      	add	r7, sp, #0
 8011678:	6078      	str	r0, [r7, #4]
   uint8_t go2_status0, go2_status1, status = VL53L5CX_STATUS_OK;
 801167a:	2300      	movs	r3, #0
 801167c:	73fb      	strb	r3, [r7, #15]
   uint16_t timeout = 0;
 801167e:	2300      	movs	r3, #0
 8011680:	81bb      	strh	r3, [r7, #12]

   do {
		status |= VL53L5CX_RdByte(&(p_dev->platform), 0x06, &go2_status0);
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	f107 020b 	add.w	r2, r7, #11
 8011688:	2106      	movs	r1, #6
 801168a:	4618      	mov	r0, r3
 801168c:	f7ff feb0 	bl	80113f0 <VL53L5CX_RdByte>
 8011690:	4603      	mov	r3, r0
 8011692:	461a      	mov	r2, r3
 8011694:	7bfb      	ldrb	r3, [r7, #15]
 8011696:	4313      	orrs	r3, r2
 8011698:	73fb      	strb	r3, [r7, #15]
		if((go2_status0 & (uint8_t)0x80) != (uint8_t)0){
 801169a:	7afb      	ldrb	r3, [r7, #11]
 801169c:	b25b      	sxtb	r3, r3
 801169e:	2b00      	cmp	r3, #0
 80116a0:	da10      	bge.n	80116c4 <_vl53l5cx_poll_for_mcu_boot+0x52>
			status |= VL53L5CX_RdByte(&(p_dev->platform), 0x07, &go2_status1);
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	f107 020a 	add.w	r2, r7, #10
 80116a8:	2107      	movs	r1, #7
 80116aa:	4618      	mov	r0, r3
 80116ac:	f7ff fea0 	bl	80113f0 <VL53L5CX_RdByte>
 80116b0:	4603      	mov	r3, r0
 80116b2:	461a      	mov	r2, r3
 80116b4:	7bfb      	ldrb	r3, [r7, #15]
 80116b6:	4313      	orrs	r3, r2
 80116b8:	73fb      	strb	r3, [r7, #15]
			status |= go2_status1;
 80116ba:	7aba      	ldrb	r2, [r7, #10]
 80116bc:	7bfb      	ldrb	r3, [r7, #15]
 80116be:	4313      	orrs	r3, r2
 80116c0:	73fb      	strb	r3, [r7, #15]
			break;
 80116c2:	e012      	b.n	80116ea <_vl53l5cx_poll_for_mcu_boot+0x78>
		}
		(void)VL53L5CX_WaitMs(&(p_dev->platform), 1);
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	2101      	movs	r1, #1
 80116c8:	4618      	mov	r0, r3
 80116ca:	f7ff ff75 	bl	80115b8 <VL53L5CX_WaitMs>
		timeout++;
 80116ce:	89bb      	ldrh	r3, [r7, #12]
 80116d0:	3301      	adds	r3, #1
 80116d2:	81bb      	strh	r3, [r7, #12]

		if((go2_status0 & (uint8_t)0x1) != (uint8_t)0){
 80116d4:	7afb      	ldrb	r3, [r7, #11]
 80116d6:	f003 0301 	and.w	r3, r3, #1
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d104      	bne.n	80116e8 <_vl53l5cx_poll_for_mcu_boot+0x76>
			break;
		}

	}while (timeout < (uint16_t)500);
 80116de:	89bb      	ldrh	r3, [r7, #12]
 80116e0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80116e4:	d3cd      	bcc.n	8011682 <_vl53l5cx_poll_for_mcu_boot+0x10>
 80116e6:	e000      	b.n	80116ea <_vl53l5cx_poll_for_mcu_boot+0x78>
			break;
 80116e8:	bf00      	nop

   return status;
 80116ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80116ec:	4618      	mov	r0, r3
 80116ee:	3710      	adds	r7, #16
 80116f0:	46bd      	mov	sp, r7
 80116f2:	bd80      	pop	{r7, pc}

080116f4 <_vl53l5cx_send_offset_data>:
 */

static uint8_t _vl53l5cx_send_offset_data(
		VL53L5CX_Configuration		*p_dev,
		uint8_t						resolution)
{
 80116f4:	b580      	push	{r7, lr}
 80116f6:	b0ea      	sub	sp, #424	@ 0x1a8
 80116f8:	af02      	add	r7, sp, #8
 80116fa:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80116fe:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8011702:	6018      	str	r0, [r3, #0]
 8011704:	460a      	mov	r2, r1
 8011706:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 801170a:	f2a3 139d 	subw	r3, r3, #413	@ 0x19d
 801170e:	701a      	strb	r2, [r3, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 8011710:	2300      	movs	r3, #0
 8011712:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
	uint32_t signal_grid[64];
	int16_t range_grid[64];
	uint8_t dss_4x4[] = {0x0F, 0x04, 0x04, 0x00, 0x08, 0x10, 0x10, 0x07};
 8011716:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 801171a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 801171e:	4ad9      	ldr	r2, [pc, #868]	@ (8011a84 <_vl53l5cx_send_offset_data+0x390>)
 8011720:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011724:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0F, 0x03, 0x01, 0x01, 0xE4};
 8011728:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 801172c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8011730:	4ad5      	ldr	r2, [pc, #852]	@ (8011a88 <_vl53l5cx_send_offset_data+0x394>)
 8011732:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011736:	e883 0003 	stmia.w	r3, {r0, r1}
	int8_t i, j;
	uint16_t k;

	(void)memcpy(p_dev->temp_buffer,
 801173a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 801173e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8011742:	681b      	ldr	r3, [r3, #0]
 8011744:	f503 60a0 	add.w	r0, r3, #1280	@ 0x500
               p_dev->offset_data, VL53L5CX_OFFSET_BUFFER_SIZE);
 8011748:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 801174c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8011750:	681b      	ldr	r3, [r3, #0]
 8011752:	3310      	adds	r3, #16
	(void)memcpy(p_dev->temp_buffer,
 8011754:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8011758:	4619      	mov	r1, r3
 801175a:	f004 fca4 	bl	80160a6 <memcpy>

	/* Data extrapolation is required for 4X4 offset */
	if(resolution == (uint8_t)VL53L5CX_RESOLUTION_4X4){
 801175e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8011762:	f2a3 139d 	subw	r3, r3, #413	@ 0x19d
 8011766:	781b      	ldrb	r3, [r3, #0]
 8011768:	2b10      	cmp	r3, #16
 801176a:	f040 8122 	bne.w	80119b2 <_vl53l5cx_send_offset_data+0x2be>
		(void)memcpy(&(p_dev->temp_buffer[0x10]), dss_4x4, sizeof(dss_4x4));
 801176e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8011772:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8011776:	681b      	ldr	r3, [r3, #0]
 8011778:	f503 62a2 	add.w	r2, r3, #1296	@ 0x510
 801177c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8011780:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8011784:	cb03      	ldmia	r3!, {r0, r1}
 8011786:	6010      	str	r0, [r2, #0]
 8011788:	6051      	str	r1, [r2, #4]
		VL53L5CX_SwapBuffer(p_dev->temp_buffer, VL53L5CX_OFFSET_BUFFER_SIZE);
 801178a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 801178e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8011792:	681b      	ldr	r3, [r3, #0]
 8011794:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011798:	f44f 71f4 	mov.w	r1, #488	@ 0x1e8
 801179c:	4618      	mov	r0, r3
 801179e:	f7ff fed5 	bl	801154c <VL53L5CX_SwapBuffer>
		(void)memcpy(signal_grid,&(p_dev->temp_buffer[0x3C]),
 80117a2:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80117a6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80117aa:	681b      	ldr	r3, [r3, #0]
 80117ac:	f203 513c 	addw	r1, r3, #1340	@ 0x53c
 80117b0:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80117b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80117b8:	4618      	mov	r0, r3
 80117ba:	f004 fc74 	bl	80160a6 <memcpy>
			sizeof(signal_grid));
		(void)memcpy(range_grid,&(p_dev->temp_buffer[0x140]),
 80117be:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80117c2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80117c6:	681b      	ldr	r3, [r3, #0]
 80117c8:	f503 61c8 	add.w	r1, r3, #1600	@ 0x640
 80117cc:	f107 0318 	add.w	r3, r7, #24
 80117d0:	2280      	movs	r2, #128	@ 0x80
 80117d2:	4618      	mov	r0, r3
 80117d4:	f004 fc67 	bl	80160a6 <memcpy>
			sizeof(range_grid));

		for (j = 0; j < (int8_t)4; j++)
 80117d8:	2300      	movs	r3, #0
 80117da:	f887 319e 	strb.w	r3, [r7, #414]	@ 0x19e
 80117de:	e0ac      	b.n	801193a <_vl53l5cx_send_offset_data+0x246>
		{
			for (i = 0; i < (int8_t)4 ; i++)
 80117e0:	2300      	movs	r3, #0
 80117e2:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
 80117e6:	e09c      	b.n	8011922 <_vl53l5cx_send_offset_data+0x22e>
			{
				signal_grid[i+(4*j)] =
				(signal_grid[(2*i)+(16*j)+ (int8_t)0]
 80117e8:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 80117ec:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 80117f0:	00db      	lsls	r3, r3, #3
 80117f2:	4413      	add	r3, r2
 80117f4:	005a      	lsls	r2, r3, #1
 80117f6:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80117fa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80117fe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				+ signal_grid[(2*i)+(16*j)+(int8_t)1]
 8011802:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8011806:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 801180a:	00db      	lsls	r3, r3, #3
 801180c:	440b      	add	r3, r1
 801180e:	005b      	lsls	r3, r3, #1
 8011810:	1c59      	adds	r1, r3, #1
 8011812:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8011816:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801181a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801181e:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+(int8_t)8]
 8011820:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8011824:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8011828:	00db      	lsls	r3, r3, #3
 801182a:	440b      	add	r3, r1
 801182c:	3304      	adds	r3, #4
 801182e:	0059      	lsls	r1, r3, #1
 8011830:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8011834:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011838:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801183c:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+(int8_t)9])
 801183e:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8011842:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8011846:	00db      	lsls	r3, r3, #3
 8011848:	440b      	add	r3, r1
 801184a:	005b      	lsls	r3, r3, #1
 801184c:	f103 0109 	add.w	r1, r3, #9
 8011850:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8011854:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011858:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801185c:	4413      	add	r3, r2
				signal_grid[i+(4*j)] =
 801185e:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8011862:	f997 219e 	ldrsb.w	r2, [r7, #414]	@ 0x19e
 8011866:	0092      	lsls	r2, r2, #2
 8011868:	440a      	add	r2, r1
                                  /(uint32_t)4;
 801186a:	0899      	lsrs	r1, r3, #2
				signal_grid[i+(4*j)] =
 801186c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8011870:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011874:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				range_grid[i+(4*j)] =
				(range_grid[(2*i)+(16*j)]
 8011878:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 801187c:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8011880:	00db      	lsls	r3, r3, #3
 8011882:	4413      	add	r3, r2
 8011884:	005a      	lsls	r2, r3, #1
 8011886:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 801188a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 801188e:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8011892:	4619      	mov	r1, r3
				+ range_grid[(2*i)+(16*j)+1]
 8011894:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 8011898:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 801189c:	00db      	lsls	r3, r3, #3
 801189e:	4413      	add	r3, r2
 80118a0:	005b      	lsls	r3, r3, #1
 80118a2:	1c5a      	adds	r2, r3, #1
 80118a4:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80118a8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80118ac:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80118b0:	440b      	add	r3, r1
				+ range_grid[(2*i)+(16*j)+8]
 80118b2:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 80118b6:	f997 219e 	ldrsb.w	r2, [r7, #414]	@ 0x19e
 80118ba:	00d2      	lsls	r2, r2, #3
 80118bc:	440a      	add	r2, r1
 80118be:	3204      	adds	r2, #4
 80118c0:	0051      	lsls	r1, r2, #1
 80118c2:	f507 72d0 	add.w	r2, r7, #416	@ 0x1a0
 80118c6:	f5a2 72c4 	sub.w	r2, r2, #392	@ 0x188
 80118ca:	f932 2011 	ldrsh.w	r2, [r2, r1, lsl #1]
 80118ce:	4413      	add	r3, r2
				+ range_grid[(2*i)+(16*j)+9])
 80118d0:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 80118d4:	f997 219e 	ldrsb.w	r2, [r7, #414]	@ 0x19e
 80118d8:	00d2      	lsls	r2, r2, #3
 80118da:	440a      	add	r2, r1
 80118dc:	0052      	lsls	r2, r2, #1
 80118de:	f102 0109 	add.w	r1, r2, #9
 80118e2:	f507 72d0 	add.w	r2, r7, #416	@ 0x1a0
 80118e6:	f5a2 72c4 	sub.w	r2, r2, #392	@ 0x188
 80118ea:	f932 2011 	ldrsh.w	r2, [r2, r1, lsl #1]
 80118ee:	4413      	add	r3, r2
                                  /(int16_t)4;
 80118f0:	2b00      	cmp	r3, #0
 80118f2:	da00      	bge.n	80118f6 <_vl53l5cx_send_offset_data+0x202>
 80118f4:	3303      	adds	r3, #3
 80118f6:	109b      	asrs	r3, r3, #2
 80118f8:	4619      	mov	r1, r3
				range_grid[i+(4*j)] =
 80118fa:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 80118fe:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8011902:	009b      	lsls	r3, r3, #2
 8011904:	441a      	add	r2, r3
 8011906:	b209      	sxth	r1, r1
 8011908:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 801190c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8011910:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (i = 0; i < (int8_t)4 ; i++)
 8011914:	f997 319f 	ldrsb.w	r3, [r7, #415]	@ 0x19f
 8011918:	b2db      	uxtb	r3, r3
 801191a:	3301      	adds	r3, #1
 801191c:	b2db      	uxtb	r3, r3
 801191e:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
 8011922:	f997 319f 	ldrsb.w	r3, [r7, #415]	@ 0x19f
 8011926:	2b03      	cmp	r3, #3
 8011928:	f77f af5e 	ble.w	80117e8 <_vl53l5cx_send_offset_data+0xf4>
		for (j = 0; j < (int8_t)4; j++)
 801192c:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8011930:	b2db      	uxtb	r3, r3
 8011932:	3301      	adds	r3, #1
 8011934:	b2db      	uxtb	r3, r3
 8011936:	f887 319e 	strb.w	r3, [r7, #414]	@ 0x19e
 801193a:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 801193e:	2b03      	cmp	r3, #3
 8011940:	f77f af4e 	ble.w	80117e0 <_vl53l5cx_send_offset_data+0xec>
			}
		}
	    (void)memset(&range_grid[0x10], 0, (uint16_t)96);
 8011944:	f107 0318 	add.w	r3, r7, #24
 8011948:	3320      	adds	r3, #32
 801194a:	2260      	movs	r2, #96	@ 0x60
 801194c:	2100      	movs	r1, #0
 801194e:	4618      	mov	r0, r3
 8011950:	f004 fb1c 	bl	8015f8c <memset>
	    (void)memset(&signal_grid[0x10], 0, (uint16_t)192);
 8011954:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8011958:	3340      	adds	r3, #64	@ 0x40
 801195a:	22c0      	movs	r2, #192	@ 0xc0
 801195c:	2100      	movs	r1, #0
 801195e:	4618      	mov	r0, r3
 8011960:	f004 fb14 	bl	8015f8c <memset>
            (void)memcpy(&(p_dev->temp_buffer[0x3C]),
 8011964:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8011968:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 801196c:	681b      	ldr	r3, [r3, #0]
 801196e:	f203 533c 	addw	r3, r3, #1340	@ 0x53c
 8011972:	f107 0198 	add.w	r1, r7, #152	@ 0x98
 8011976:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801197a:	4618      	mov	r0, r3
 801197c:	f004 fb93 	bl	80160a6 <memcpy>
		signal_grid, sizeof(signal_grid));
            (void)memcpy(&(p_dev->temp_buffer[0x140]),
 8011980:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8011984:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8011988:	681b      	ldr	r3, [r3, #0]
 801198a:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 801198e:	f107 0118 	add.w	r1, r7, #24
 8011992:	2280      	movs	r2, #128	@ 0x80
 8011994:	4618      	mov	r0, r3
 8011996:	f004 fb86 	bl	80160a6 <memcpy>
		range_grid, sizeof(range_grid));
            VL53L5CX_SwapBuffer(p_dev->temp_buffer, VL53L5CX_OFFSET_BUFFER_SIZE);
 801199a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 801199e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80119a2:	681b      	ldr	r3, [r3, #0]
 80119a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80119a8:	f44f 71f4 	mov.w	r1, #488	@ 0x1e8
 80119ac:	4618      	mov	r0, r3
 80119ae:	f7ff fdcd 	bl	801154c <VL53L5CX_SwapBuffer>
	}

	for(k = 0; k < (VL53L5CX_OFFSET_BUFFER_SIZE - (uint16_t)4); k++)
 80119b2:	2300      	movs	r3, #0
 80119b4:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c
 80119b8:	e01b      	b.n	80119f2 <_vl53l5cx_send_offset_data+0x2fe>
	{
		p_dev->temp_buffer[k] = p_dev->temp_buffer[k + (uint16_t)8];
 80119ba:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 80119be:	f103 0208 	add.w	r2, r3, #8
 80119c2:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 80119c6:	f507 71d0 	add.w	r1, r7, #416	@ 0x1a0
 80119ca:	f5a1 71ce 	sub.w	r1, r1, #412	@ 0x19c
 80119ce:	6809      	ldr	r1, [r1, #0]
 80119d0:	440a      	add	r2, r1
 80119d2:	f892 1500 	ldrb.w	r1, [r2, #1280]	@ 0x500
 80119d6:	f507 72d0 	add.w	r2, r7, #416	@ 0x1a0
 80119da:	f5a2 72ce 	sub.w	r2, r2, #412	@ 0x19c
 80119de:	6812      	ldr	r2, [r2, #0]
 80119e0:	4413      	add	r3, r2
 80119e2:	460a      	mov	r2, r1
 80119e4:	f883 2500 	strb.w	r2, [r3, #1280]	@ 0x500
	for(k = 0; k < (VL53L5CX_OFFSET_BUFFER_SIZE - (uint16_t)4); k++)
 80119e8:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 80119ec:	3301      	adds	r3, #1
 80119ee:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c
 80119f2:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 80119f6:	f5b3 7ff2 	cmp.w	r3, #484	@ 0x1e4
 80119fa:	d3de      	bcc.n	80119ba <_vl53l5cx_send_offset_data+0x2c6>
	}

	(void)memcpy(&(p_dev->temp_buffer[0x1E0]), footer, 8);
 80119fc:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8011a00:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8011a04:	681b      	ldr	r3, [r3, #0]
 8011a06:	f503 62dc 	add.w	r2, r3, #1760	@ 0x6e0
 8011a0a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8011a0e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8011a12:	cb03      	ldmia	r3!, {r0, r1}
 8011a14:	6010      	str	r0, [r2, #0]
 8011a16:	6051      	str	r1, [r2, #4]
	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2e18, p_dev->temp_buffer,
 8011a18:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8011a1c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8011a20:	6818      	ldr	r0, [r3, #0]
 8011a22:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8011a26:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8011a2a:	681b      	ldr	r3, [r3, #0]
 8011a2c:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
 8011a30:	f44f 73f4 	mov.w	r3, #488	@ 0x1e8
 8011a34:	f642 6118 	movw	r1, #11800	@ 0x2e18
 8011a38:	f7ff fd36 	bl	80114a8 <VL53L5CX_WrMulti>
 8011a3c:	4603      	mov	r3, r0
 8011a3e:	461a      	mov	r2, r3
 8011a40:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8011a44:	4313      	orrs	r3, r2
 8011a46:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		VL53L5CX_OFFSET_BUFFER_SIZE);
	status |=_vl53l5cx_poll_for_answer(p_dev, 4, 1,
 8011a4a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8011a4e:	f5a3 70ce 	sub.w	r0, r3, #412	@ 0x19c
 8011a52:	2303      	movs	r3, #3
 8011a54:	9301      	str	r3, [sp, #4]
 8011a56:	23ff      	movs	r3, #255	@ 0xff
 8011a58:	9300      	str	r3, [sp, #0]
 8011a5a:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8011a5e:	2201      	movs	r2, #1
 8011a60:	2104      	movs	r1, #4
 8011a62:	6800      	ldr	r0, [r0, #0]
 8011a64:	f7ff fdb5 	bl	80115d2 <_vl53l5cx_poll_for_answer>
 8011a68:	4603      	mov	r3, r0
 8011a6a:	461a      	mov	r2, r3
 8011a6c:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8011a70:	4313      	orrs	r3, r2
 8011a72:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

	return status;
 8011a76:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
}
 8011a7a:	4618      	mov	r0, r3
 8011a7c:	f507 77d0 	add.w	r7, r7, #416	@ 0x1a0
 8011a80:	46bd      	mov	sp, r7
 8011a82:	bd80      	pop	{r7, pc}
 8011a84:	08018cd8 	.word	0x08018cd8
 8011a88:	08018ce0 	.word	0x08018ce0

08011a8c <_vl53l5cx_send_xtalk_data>:
 */

static uint8_t _vl53l5cx_send_xtalk_data(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				resolution)
{
 8011a8c:	b580      	push	{r7, lr}
 8011a8e:	b0ca      	sub	sp, #296	@ 0x128
 8011a90:	af02      	add	r7, sp, #8
 8011a92:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011a96:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8011a9a:	6018      	str	r0, [r3, #0]
 8011a9c:	460a      	mov	r2, r1
 8011a9e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011aa2:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 8011aa6:	701a      	strb	r2, [r3, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 8011aa8:	2300      	movs	r3, #0
 8011aaa:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
	uint8_t res4x4[] = {0x0F, 0x04, 0x04, 0x17, 0x08, 0x10, 0x10, 0x07};
 8011aae:	4a9a      	ldr	r2, [pc, #616]	@ (8011d18 <_vl53l5cx_send_xtalk_data+0x28c>)
 8011ab0:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8011ab4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011ab8:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t dss_4x4[] = {0x00, 0x78, 0x00, 0x08, 0x00, 0x00, 0x00, 0x08};
 8011abc:	4a97      	ldr	r2, [pc, #604]	@ (8011d1c <_vl53l5cx_send_xtalk_data+0x290>)
 8011abe:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8011ac2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011ac6:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t profile_4x4[] = {0xA0, 0xFC, 0x01, 0x00};
 8011aca:	4b95      	ldr	r3, [pc, #596]	@ (8011d20 <_vl53l5cx_send_xtalk_data+0x294>)
 8011acc:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
	uint32_t signal_grid[64];
	int8_t i, j;

	(void)memcpy(p_dev->temp_buffer, &(p_dev->xtalk_data[0]),
 8011ad0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011ad4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8011ad8:	681b      	ldr	r3, [r3, #0]
 8011ada:	f503 60a0 	add.w	r0, r3, #1280	@ 0x500
 8011ade:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011ae2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8011aec:	f44f 7242 	mov.w	r2, #776	@ 0x308
 8011af0:	4619      	mov	r1, r3
 8011af2:	f004 fad8 	bl	80160a6 <memcpy>
		VL53L5CX_XTALK_BUFFER_SIZE);

	/* Data extrapolation is required for 4X4 Xtalk */
	if(resolution == (uint8_t)VL53L5CX_RESOLUTION_4X4)
 8011af6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011afa:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 8011afe:	781b      	ldrb	r3, [r3, #0]
 8011b00:	2b10      	cmp	r3, #16
 8011b02:	f040 80d2 	bne.w	8011caa <_vl53l5cx_send_xtalk_data+0x21e>
	{
		(void)memcpy(&(p_dev->temp_buffer[0x8]),
 8011b06:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011b0a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8011b0e:	681b      	ldr	r3, [r3, #0]
 8011b10:	f503 63a1 	add.w	r3, r3, #1288	@ 0x508
 8011b14:	461a      	mov	r2, r3
 8011b16:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8011b1a:	cb03      	ldmia	r3!, {r0, r1}
 8011b1c:	6010      	str	r0, [r2, #0]
 8011b1e:	6051      	str	r1, [r2, #4]
			res4x4, sizeof(res4x4));
		(void)memcpy(&(p_dev->temp_buffer[0x020]),
 8011b20:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011b24:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8011b28:	681b      	ldr	r3, [r3, #0]
 8011b2a:	f503 63a4 	add.w	r3, r3, #1312	@ 0x520
 8011b2e:	461a      	mov	r2, r3
 8011b30:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8011b34:	cb03      	ldmia	r3!, {r0, r1}
 8011b36:	6010      	str	r0, [r2, #0]
 8011b38:	6051      	str	r1, [r2, #4]
			dss_4x4, sizeof(dss_4x4));

		VL53L5CX_SwapBuffer(p_dev->temp_buffer, VL53L5CX_XTALK_BUFFER_SIZE);
 8011b3a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011b3e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b48:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8011b4c:	4618      	mov	r0, r3
 8011b4e:	f7ff fcfd 	bl	801154c <VL53L5CX_SwapBuffer>
		(void)memcpy(signal_grid, &(p_dev->temp_buffer[0x34]),
 8011b52:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011b56:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8011b5a:	681b      	ldr	r3, [r3, #0]
 8011b5c:	f203 5134 	addw	r1, r3, #1332	@ 0x534
 8011b60:	f107 0308 	add.w	r3, r7, #8
 8011b64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8011b68:	4618      	mov	r0, r3
 8011b6a:	f004 fa9c 	bl	80160a6 <memcpy>
			sizeof(signal_grid));

		for (j = 0; j < (int8_t)4; j++)
 8011b6e:	2300      	movs	r3, #0
 8011b70:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 8011b74:	e05d      	b.n	8011c32 <_vl53l5cx_send_xtalk_data+0x1a6>
		{
			for (i = 0; i < (int8_t)4 ; i++)
 8011b76:	2300      	movs	r3, #0
 8011b78:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
 8011b7c:	e04e      	b.n	8011c1c <_vl53l5cx_send_xtalk_data+0x190>
			{
				signal_grid[i+(4*j)] =
				(signal_grid[(2*i)+(16*j)+0]
 8011b7e:	f997 211f 	ldrsb.w	r2, [r7, #287]	@ 0x11f
 8011b82:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 8011b86:	00db      	lsls	r3, r3, #3
 8011b88:	4413      	add	r3, r2
 8011b8a:	005a      	lsls	r2, r3, #1
 8011b8c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011b90:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8011b94:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				+ signal_grid[(2*i)+(16*j)+1]
 8011b98:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 8011b9c:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 8011ba0:	00db      	lsls	r3, r3, #3
 8011ba2:	440b      	add	r3, r1
 8011ba4:	005b      	lsls	r3, r3, #1
 8011ba6:	1c59      	adds	r1, r3, #1
 8011ba8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011bac:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8011bb0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011bb4:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+8]
 8011bb6:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 8011bba:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 8011bbe:	00db      	lsls	r3, r3, #3
 8011bc0:	440b      	add	r3, r1
 8011bc2:	3304      	adds	r3, #4
 8011bc4:	0059      	lsls	r1, r3, #1
 8011bc6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011bca:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8011bce:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011bd2:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+9])/(uint32_t)4;
 8011bd4:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 8011bd8:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 8011bdc:	00db      	lsls	r3, r3, #3
 8011bde:	440b      	add	r3, r1
 8011be0:	005b      	lsls	r3, r3, #1
 8011be2:	f103 0109 	add.w	r1, r3, #9
 8011be6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011bea:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8011bee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011bf2:	4413      	add	r3, r2
				signal_grid[i+(4*j)] =
 8011bf4:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 8011bf8:	f997 211e 	ldrsb.w	r2, [r7, #286]	@ 0x11e
 8011bfc:	0092      	lsls	r2, r2, #2
 8011bfe:	440a      	add	r2, r1
				+ signal_grid[(2*i)+(16*j)+9])/(uint32_t)4;
 8011c00:	0899      	lsrs	r1, r3, #2
				signal_grid[i+(4*j)] =
 8011c02:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011c06:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8011c0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for (i = 0; i < (int8_t)4 ; i++)
 8011c0e:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 8011c12:	b2db      	uxtb	r3, r3
 8011c14:	3301      	adds	r3, #1
 8011c16:	b2db      	uxtb	r3, r3
 8011c18:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
 8011c1c:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 8011c20:	2b03      	cmp	r3, #3
 8011c22:	ddac      	ble.n	8011b7e <_vl53l5cx_send_xtalk_data+0xf2>
		for (j = 0; j < (int8_t)4; j++)
 8011c24:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 8011c28:	b2db      	uxtb	r3, r3
 8011c2a:	3301      	adds	r3, #1
 8011c2c:	b2db      	uxtb	r3, r3
 8011c2e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 8011c32:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 8011c36:	2b03      	cmp	r3, #3
 8011c38:	dd9d      	ble.n	8011b76 <_vl53l5cx_send_xtalk_data+0xea>
			}
		}
	    (void)memset(&signal_grid[0x10], 0, (uint32_t)192);
 8011c3a:	f107 0308 	add.w	r3, r7, #8
 8011c3e:	3340      	adds	r3, #64	@ 0x40
 8011c40:	22c0      	movs	r2, #192	@ 0xc0
 8011c42:	2100      	movs	r1, #0
 8011c44:	4618      	mov	r0, r3
 8011c46:	f004 f9a1 	bl	8015f8c <memset>
	    (void)memcpy(&(p_dev->temp_buffer[0x34]),
 8011c4a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011c4e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8011c52:	681b      	ldr	r3, [r3, #0]
 8011c54:	f203 5334 	addw	r3, r3, #1332	@ 0x534
 8011c58:	f107 0108 	add.w	r1, r7, #8
 8011c5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8011c60:	4618      	mov	r0, r3
 8011c62:	f004 fa20 	bl	80160a6 <memcpy>
                  signal_grid, sizeof(signal_grid));
	    VL53L5CX_SwapBuffer(p_dev->temp_buffer, VL53L5CX_XTALK_BUFFER_SIZE);
 8011c66:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011c6a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011c74:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8011c78:	4618      	mov	r0, r3
 8011c7a:	f7ff fc67 	bl	801154c <VL53L5CX_SwapBuffer>
	    (void)memcpy(&(p_dev->temp_buffer[0x134]),
 8011c7e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011c82:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8011c86:	681b      	ldr	r3, [r3, #0]
 8011c88:	f203 6334 	addw	r3, r3, #1588	@ 0x634
 8011c8c:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8011c90:	601a      	str	r2, [r3, #0]
	    profile_4x4, sizeof(profile_4x4));
	    (void)memset(&(p_dev->temp_buffer[0x078]),0 ,
 8011c92:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011c96:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8011c9a:	681b      	ldr	r3, [r3, #0]
 8011c9c:	f503 63af 	add.w	r3, r3, #1400	@ 0x578
 8011ca0:	2204      	movs	r2, #4
 8011ca2:	2100      	movs	r1, #0
 8011ca4:	4618      	mov	r0, r3
 8011ca6:	f004 f971 	bl	8015f8c <memset>
                         (uint32_t)4*sizeof(uint8_t));
	}

	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2cf8,
 8011caa:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011cae:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8011cb2:	6818      	ldr	r0, [r3, #0]
			p_dev->temp_buffer, VL53L5CX_XTALK_BUFFER_SIZE);
 8011cb4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011cb8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8011cbc:	681b      	ldr	r3, [r3, #0]
 8011cbe:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2cf8,
 8011cc2:	f44f 7342 	mov.w	r3, #776	@ 0x308
 8011cc6:	f642 41f8 	movw	r1, #11512	@ 0x2cf8
 8011cca:	f7ff fbed 	bl	80114a8 <VL53L5CX_WrMulti>
 8011cce:	4603      	mov	r3, r0
 8011cd0:	461a      	mov	r2, r3
 8011cd2:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8011cd6:	4313      	orrs	r3, r2
 8011cd8:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
	status |=_vl53l5cx_poll_for_answer(p_dev, 4, 1,
 8011cdc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8011ce0:	f5a3 708e 	sub.w	r0, r3, #284	@ 0x11c
 8011ce4:	2303      	movs	r3, #3
 8011ce6:	9301      	str	r3, [sp, #4]
 8011ce8:	23ff      	movs	r3, #255	@ 0xff
 8011cea:	9300      	str	r3, [sp, #0]
 8011cec:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8011cf0:	2201      	movs	r2, #1
 8011cf2:	2104      	movs	r1, #4
 8011cf4:	6800      	ldr	r0, [r0, #0]
 8011cf6:	f7ff fc6c 	bl	80115d2 <_vl53l5cx_poll_for_answer>
 8011cfa:	4603      	mov	r3, r0
 8011cfc:	461a      	mov	r2, r3
 8011cfe:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8011d02:	4313      	orrs	r3, r2
 8011d04:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
			VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

	return status;
 8011d08:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
}
 8011d0c:	4618      	mov	r0, r3
 8011d0e:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8011d12:	46bd      	mov	sp, r7
 8011d14:	bd80      	pop	{r7, pc}
 8011d16:	bf00      	nop
 8011d18:	08018ce8 	.word	0x08018ce8
 8011d1c:	08018cf0 	.word	0x08018cf0
 8011d20:	0001fca0 	.word	0x0001fca0

08011d24 <vl53l5cx_is_alive>:

uint8_t vl53l5cx_is_alive(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*p_is_alive)
{
 8011d24:	b580      	push	{r7, lr}
 8011d26:	b084      	sub	sp, #16
 8011d28:	af00      	add	r7, sp, #0
 8011d2a:	6078      	str	r0, [r7, #4]
 8011d2c:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 8011d2e:	2300      	movs	r3, #0
 8011d30:	73fb      	strb	r3, [r7, #15]
	uint8_t device_id, revision_id;

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8011d32:	687b      	ldr	r3, [r7, #4]
 8011d34:	2200      	movs	r2, #0
 8011d36:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8011d3a:	4618      	mov	r0, r3
 8011d3c:	f7ff fb8c 	bl	8011458 <VL53L5CX_WrByte>
 8011d40:	4603      	mov	r3, r0
 8011d42:	461a      	mov	r2, r3
 8011d44:	7bfb      	ldrb	r3, [r7, #15]
 8011d46:	4313      	orrs	r3, r2
 8011d48:	73fb      	strb	r3, [r7, #15]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0, &device_id);
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	f107 020e 	add.w	r2, r7, #14
 8011d50:	2100      	movs	r1, #0
 8011d52:	4618      	mov	r0, r3
 8011d54:	f7ff fb4c 	bl	80113f0 <VL53L5CX_RdByte>
 8011d58:	4603      	mov	r3, r0
 8011d5a:	461a      	mov	r2, r3
 8011d5c:	7bfb      	ldrb	r3, [r7, #15]
 8011d5e:	4313      	orrs	r3, r2
 8011d60:	73fb      	strb	r3, [r7, #15]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 1, &revision_id);
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	f107 020d 	add.w	r2, r7, #13
 8011d68:	2101      	movs	r1, #1
 8011d6a:	4618      	mov	r0, r3
 8011d6c:	f7ff fb40 	bl	80113f0 <VL53L5CX_RdByte>
 8011d70:	4603      	mov	r3, r0
 8011d72:	461a      	mov	r2, r3
 8011d74:	7bfb      	ldrb	r3, [r7, #15]
 8011d76:	4313      	orrs	r3, r2
 8011d78:	73fb      	strb	r3, [r7, #15]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	2202      	movs	r2, #2
 8011d7e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8011d82:	4618      	mov	r0, r3
 8011d84:	f7ff fb68 	bl	8011458 <VL53L5CX_WrByte>
 8011d88:	4603      	mov	r3, r0
 8011d8a:	461a      	mov	r2, r3
 8011d8c:	7bfb      	ldrb	r3, [r7, #15]
 8011d8e:	4313      	orrs	r3, r2
 8011d90:	73fb      	strb	r3, [r7, #15]

	if((device_id == (uint8_t)0xF0) && (revision_id == (uint8_t)0x02))
 8011d92:	7bbb      	ldrb	r3, [r7, #14]
 8011d94:	2bf0      	cmp	r3, #240	@ 0xf0
 8011d96:	d106      	bne.n	8011da6 <vl53l5cx_is_alive+0x82>
 8011d98:	7b7b      	ldrb	r3, [r7, #13]
 8011d9a:	2b02      	cmp	r3, #2
 8011d9c:	d103      	bne.n	8011da6 <vl53l5cx_is_alive+0x82>
	{
		*p_is_alive = 1;
 8011d9e:	683b      	ldr	r3, [r7, #0]
 8011da0:	2201      	movs	r2, #1
 8011da2:	701a      	strb	r2, [r3, #0]
 8011da4:	e002      	b.n	8011dac <vl53l5cx_is_alive+0x88>
	}
	else
	{
		*p_is_alive = 0;
 8011da6:	683b      	ldr	r3, [r7, #0]
 8011da8:	2200      	movs	r2, #0
 8011daa:	701a      	strb	r2, [r3, #0]
	}

	return status;
 8011dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8011dae:	4618      	mov	r0, r3
 8011db0:	3710      	adds	r7, #16
 8011db2:	46bd      	mov	sp, r7
 8011db4:	bd80      	pop	{r7, pc}
	...

08011db8 <vl53l5cx_init>:

uint8_t vl53l5cx_init(
		VL53L5CX_Configuration		*p_dev)
{
 8011db8:	b580      	push	{r7, lr}
 8011dba:	b08a      	sub	sp, #40	@ 0x28
 8011dbc:	af04      	add	r7, sp, #16
 8011dbe:	6078      	str	r0, [r7, #4]
	uint8_t tmp, status = VL53L5CX_STATUS_OK;
 8011dc0:	2300      	movs	r3, #0
 8011dc2:	75fb      	strb	r3, [r7, #23]
	uint8_t pipe_ctrl[] = {VL53L5CX_NB_TARGET_PER_ZONE, 0x00, 0x01, 0x00};
 8011dc4:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8011dc8:	613b      	str	r3, [r7, #16]
	uint32_t single_range = 0x01;
 8011dca:	2301      	movs	r3, #1
 8011dcc:	60fb      	str	r3, [r7, #12]

	p_dev->default_xtalk = (uint8_t*)VL53L5CX_DEFAULT_XTALK;
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	4a80      	ldr	r2, [pc, #512]	@ (8011fd4 <vl53l5cx_init+0x21c>)
 8011dd2:	60da      	str	r2, [r3, #12]
	p_dev->default_configuration = (uint8_t*)VL53L5CX_DEFAULT_CONFIGURATION;
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	4a80      	ldr	r2, [pc, #512]	@ (8011fd8 <vl53l5cx_init+0x220>)
 8011dd8:	609a      	str	r2, [r3, #8]
	p_dev->is_auto_stop_enabled = (uint8_t)0x0;
 8011dda:	687b      	ldr	r3, [r7, #4]
 8011ddc:	2200      	movs	r2, #0
 8011dde:	f883 2aac 	strb.w	r2, [r3, #2732]	@ 0xaac

	/* SW reboot sequence */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	2200      	movs	r2, #0
 8011de6:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8011dea:	4618      	mov	r0, r3
 8011dec:	f7ff fb34 	bl	8011458 <VL53L5CX_WrByte>
 8011df0:	4603      	mov	r3, r0
 8011df2:	461a      	mov	r2, r3
 8011df4:	7dfb      	ldrb	r3, [r7, #23]
 8011df6:	4313      	orrs	r3, r2
 8011df8:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0009, 0x04);
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	2204      	movs	r2, #4
 8011dfe:	2109      	movs	r1, #9
 8011e00:	4618      	mov	r0, r3
 8011e02:	f7ff fb29 	bl	8011458 <VL53L5CX_WrByte>
 8011e06:	4603      	mov	r3, r0
 8011e08:	461a      	mov	r2, r3
 8011e0a:	7dfb      	ldrb	r3, [r7, #23]
 8011e0c:	4313      	orrs	r3, r2
 8011e0e:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000F, 0x40);
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	2240      	movs	r2, #64	@ 0x40
 8011e14:	210f      	movs	r1, #15
 8011e16:	4618      	mov	r0, r3
 8011e18:	f7ff fb1e 	bl	8011458 <VL53L5CX_WrByte>
 8011e1c:	4603      	mov	r3, r0
 8011e1e:	461a      	mov	r2, r3
 8011e20:	7dfb      	ldrb	r3, [r7, #23]
 8011e22:	4313      	orrs	r3, r2
 8011e24:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000A, 0x03);
 8011e26:	687b      	ldr	r3, [r7, #4]
 8011e28:	2203      	movs	r2, #3
 8011e2a:	210a      	movs	r1, #10
 8011e2c:	4618      	mov	r0, r3
 8011e2e:	f7ff fb13 	bl	8011458 <VL53L5CX_WrByte>
 8011e32:	4603      	mov	r3, r0
 8011e34:	461a      	mov	r2, r3
 8011e36:	7dfb      	ldrb	r3, [r7, #23]
 8011e38:	4313      	orrs	r3, r2
 8011e3a:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7FFF, &tmp);
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	f107 0216 	add.w	r2, r7, #22
 8011e42:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8011e46:	4618      	mov	r0, r3
 8011e48:	f7ff fad2 	bl	80113f0 <VL53L5CX_RdByte>
 8011e4c:	4603      	mov	r3, r0
 8011e4e:	461a      	mov	r2, r3
 8011e50:	7dfb      	ldrb	r3, [r7, #23]
 8011e52:	4313      	orrs	r3, r2
 8011e54:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000C, 0x01);
 8011e56:	687b      	ldr	r3, [r7, #4]
 8011e58:	2201      	movs	r2, #1
 8011e5a:	210c      	movs	r1, #12
 8011e5c:	4618      	mov	r0, r3
 8011e5e:	f7ff fafb 	bl	8011458 <VL53L5CX_WrByte>
 8011e62:	4603      	mov	r3, r0
 8011e64:	461a      	mov	r2, r3
 8011e66:	7dfb      	ldrb	r3, [r7, #23]
 8011e68:	4313      	orrs	r3, r2
 8011e6a:	75fb      	strb	r3, [r7, #23]

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0101, 0x00);
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	2200      	movs	r2, #0
 8011e70:	f240 1101 	movw	r1, #257	@ 0x101
 8011e74:	4618      	mov	r0, r3
 8011e76:	f7ff faef 	bl	8011458 <VL53L5CX_WrByte>
 8011e7a:	4603      	mov	r3, r0
 8011e7c:	461a      	mov	r2, r3
 8011e7e:	7dfb      	ldrb	r3, [r7, #23]
 8011e80:	4313      	orrs	r3, r2
 8011e82:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0102, 0x00);
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	2200      	movs	r2, #0
 8011e88:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8011e8c:	4618      	mov	r0, r3
 8011e8e:	f7ff fae3 	bl	8011458 <VL53L5CX_WrByte>
 8011e92:	4603      	mov	r3, r0
 8011e94:	461a      	mov	r2, r3
 8011e96:	7dfb      	ldrb	r3, [r7, #23]
 8011e98:	4313      	orrs	r3, r2
 8011e9a:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x010A, 0x01);
 8011e9c:	687b      	ldr	r3, [r7, #4]
 8011e9e:	2201      	movs	r2, #1
 8011ea0:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8011ea4:	4618      	mov	r0, r3
 8011ea6:	f7ff fad7 	bl	8011458 <VL53L5CX_WrByte>
 8011eaa:	4603      	mov	r3, r0
 8011eac:	461a      	mov	r2, r3
 8011eae:	7dfb      	ldrb	r3, [r7, #23]
 8011eb0:	4313      	orrs	r3, r2
 8011eb2:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x4002, 0x01);
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	2201      	movs	r2, #1
 8011eb8:	f244 0102 	movw	r1, #16386	@ 0x4002
 8011ebc:	4618      	mov	r0, r3
 8011ebe:	f7ff facb 	bl	8011458 <VL53L5CX_WrByte>
 8011ec2:	4603      	mov	r3, r0
 8011ec4:	461a      	mov	r2, r3
 8011ec6:	7dfb      	ldrb	r3, [r7, #23]
 8011ec8:	4313      	orrs	r3, r2
 8011eca:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x4002, 0x00);
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	2200      	movs	r2, #0
 8011ed0:	f244 0102 	movw	r1, #16386	@ 0x4002
 8011ed4:	4618      	mov	r0, r3
 8011ed6:	f7ff fabf 	bl	8011458 <VL53L5CX_WrByte>
 8011eda:	4603      	mov	r3, r0
 8011edc:	461a      	mov	r2, r3
 8011ede:	7dfb      	ldrb	r3, [r7, #23]
 8011ee0:	4313      	orrs	r3, r2
 8011ee2:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x010A, 0x03);
 8011ee4:	687b      	ldr	r3, [r7, #4]
 8011ee6:	2203      	movs	r2, #3
 8011ee8:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8011eec:	4618      	mov	r0, r3
 8011eee:	f7ff fab3 	bl	8011458 <VL53L5CX_WrByte>
 8011ef2:	4603      	mov	r3, r0
 8011ef4:	461a      	mov	r2, r3
 8011ef6:	7dfb      	ldrb	r3, [r7, #23]
 8011ef8:	4313      	orrs	r3, r2
 8011efa:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0103, 0x01);
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	2201      	movs	r2, #1
 8011f00:	f240 1103 	movw	r1, #259	@ 0x103
 8011f04:	4618      	mov	r0, r3
 8011f06:	f7ff faa7 	bl	8011458 <VL53L5CX_WrByte>
 8011f0a:	4603      	mov	r3, r0
 8011f0c:	461a      	mov	r2, r3
 8011f0e:	7dfb      	ldrb	r3, [r7, #23]
 8011f10:	4313      	orrs	r3, r2
 8011f12:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000C, 0x00);
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	2200      	movs	r2, #0
 8011f18:	210c      	movs	r1, #12
 8011f1a:	4618      	mov	r0, r3
 8011f1c:	f7ff fa9c 	bl	8011458 <VL53L5CX_WrByte>
 8011f20:	4603      	mov	r3, r0
 8011f22:	461a      	mov	r2, r3
 8011f24:	7dfb      	ldrb	r3, [r7, #23]
 8011f26:	4313      	orrs	r3, r2
 8011f28:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000F, 0x43);
 8011f2a:	687b      	ldr	r3, [r7, #4]
 8011f2c:	2243      	movs	r2, #67	@ 0x43
 8011f2e:	210f      	movs	r1, #15
 8011f30:	4618      	mov	r0, r3
 8011f32:	f7ff fa91 	bl	8011458 <VL53L5CX_WrByte>
 8011f36:	4603      	mov	r3, r0
 8011f38:	461a      	mov	r2, r3
 8011f3a:	7dfb      	ldrb	r3, [r7, #23]
 8011f3c:	4313      	orrs	r3, r2
 8011f3e:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WaitMs(&(p_dev->platform), 1);
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	2101      	movs	r1, #1
 8011f44:	4618      	mov	r0, r3
 8011f46:	f7ff fb37 	bl	80115b8 <VL53L5CX_WaitMs>
 8011f4a:	4603      	mov	r3, r0
 8011f4c:	461a      	mov	r2, r3
 8011f4e:	7dfb      	ldrb	r3, [r7, #23]
 8011f50:	4313      	orrs	r3, r2
 8011f52:	75fb      	strb	r3, [r7, #23]

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000F, 0x40);
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	2240      	movs	r2, #64	@ 0x40
 8011f58:	210f      	movs	r1, #15
 8011f5a:	4618      	mov	r0, r3
 8011f5c:	f7ff fa7c 	bl	8011458 <VL53L5CX_WrByte>
 8011f60:	4603      	mov	r3, r0
 8011f62:	461a      	mov	r2, r3
 8011f64:	7dfb      	ldrb	r3, [r7, #23]
 8011f66:	4313      	orrs	r3, r2
 8011f68:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000A, 0x01);
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	2201      	movs	r2, #1
 8011f6e:	210a      	movs	r1, #10
 8011f70:	4618      	mov	r0, r3
 8011f72:	f7ff fa71 	bl	8011458 <VL53L5CX_WrByte>
 8011f76:	4603      	mov	r3, r0
 8011f78:	461a      	mov	r2, r3
 8011f7a:	7dfb      	ldrb	r3, [r7, #23]
 8011f7c:	4313      	orrs	r3, r2
 8011f7e:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WaitMs(&(p_dev->platform), 100);
 8011f80:	687b      	ldr	r3, [r7, #4]
 8011f82:	2164      	movs	r1, #100	@ 0x64
 8011f84:	4618      	mov	r0, r3
 8011f86:	f7ff fb17 	bl	80115b8 <VL53L5CX_WaitMs>
 8011f8a:	4603      	mov	r3, r0
 8011f8c:	461a      	mov	r2, r3
 8011f8e:	7dfb      	ldrb	r3, [r7, #23]
 8011f90:	4313      	orrs	r3, r2
 8011f92:	75fb      	strb	r3, [r7, #23]

	/* Wait for sensor booted (several ms required to get sensor ready ) */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8011f94:	687b      	ldr	r3, [r7, #4]
 8011f96:	2200      	movs	r2, #0
 8011f98:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8011f9c:	4618      	mov	r0, r3
 8011f9e:	f7ff fa5b 	bl	8011458 <VL53L5CX_WrByte>
 8011fa2:	4603      	mov	r3, r0
 8011fa4:	461a      	mov	r2, r3
 8011fa6:	7dfb      	ldrb	r3, [r7, #23]
 8011fa8:	4313      	orrs	r3, r2
 8011faa:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l5cx_poll_for_answer(p_dev, 1, 0, 0x06, 0xff, 1);
 8011fac:	2301      	movs	r3, #1
 8011fae:	9301      	str	r3, [sp, #4]
 8011fb0:	23ff      	movs	r3, #255	@ 0xff
 8011fb2:	9300      	str	r3, [sp, #0]
 8011fb4:	2306      	movs	r3, #6
 8011fb6:	2200      	movs	r2, #0
 8011fb8:	2101      	movs	r1, #1
 8011fba:	6878      	ldr	r0, [r7, #4]
 8011fbc:	f7ff fb09 	bl	80115d2 <_vl53l5cx_poll_for_answer>
 8011fc0:	4603      	mov	r3, r0
 8011fc2:	461a      	mov	r2, r3
 8011fc4:	7dfb      	ldrb	r3, [r7, #23]
 8011fc6:	4313      	orrs	r3, r2
 8011fc8:	75fb      	strb	r3, [r7, #23]
	if(status != (uint8_t)0){
 8011fca:	7dfb      	ldrb	r3, [r7, #23]
 8011fcc:	2b00      	cmp	r3, #0
 8011fce:	f040 8354 	bne.w	801267a <vl53l5cx_init+0x8c2>
 8011fd2:	e003      	b.n	8011fdc <vl53l5cx_init+0x224>
 8011fd4:	0802e210 	.word	0x0802e210
 8011fd8:	0802de44 	.word	0x0802de44
		goto exit;
	}

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000E, 0x01);
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	2201      	movs	r2, #1
 8011fe0:	210e      	movs	r1, #14
 8011fe2:	4618      	mov	r0, r3
 8011fe4:	f7ff fa38 	bl	8011458 <VL53L5CX_WrByte>
 8011fe8:	4603      	mov	r3, r0
 8011fea:	461a      	mov	r2, r3
 8011fec:	7dfb      	ldrb	r3, [r7, #23]
 8011fee:	4313      	orrs	r3, r2
 8011ff0:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	2202      	movs	r2, #2
 8011ff6:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8011ffa:	4618      	mov	r0, r3
 8011ffc:	f7ff fa2c 	bl	8011458 <VL53L5CX_WrByte>
 8012000:	4603      	mov	r3, r0
 8012002:	461a      	mov	r2, r3
 8012004:	7dfb      	ldrb	r3, [r7, #23]
 8012006:	4313      	orrs	r3, r2
 8012008:	75fb      	strb	r3, [r7, #23]

	/* Enable FW access */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x03, 0x0D);
 801200a:	687b      	ldr	r3, [r7, #4]
 801200c:	220d      	movs	r2, #13
 801200e:	2103      	movs	r1, #3
 8012010:	4618      	mov	r0, r3
 8012012:	f7ff fa21 	bl	8011458 <VL53L5CX_WrByte>
 8012016:	4603      	mov	r3, r0
 8012018:	461a      	mov	r2, r3
 801201a:	7dfb      	ldrb	r3, [r7, #23]
 801201c:	4313      	orrs	r3, r2
 801201e:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	2201      	movs	r2, #1
 8012024:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8012028:	4618      	mov	r0, r3
 801202a:	f7ff fa15 	bl	8011458 <VL53L5CX_WrByte>
 801202e:	4603      	mov	r3, r0
 8012030:	461a      	mov	r2, r3
 8012032:	7dfb      	ldrb	r3, [r7, #23]
 8012034:	4313      	orrs	r3, r2
 8012036:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l5cx_poll_for_answer(p_dev, 1, 0, 0x21, 0x10, 0x10);
 8012038:	2310      	movs	r3, #16
 801203a:	9301      	str	r3, [sp, #4]
 801203c:	2310      	movs	r3, #16
 801203e:	9300      	str	r3, [sp, #0]
 8012040:	2321      	movs	r3, #33	@ 0x21
 8012042:	2200      	movs	r2, #0
 8012044:	2101      	movs	r1, #1
 8012046:	6878      	ldr	r0, [r7, #4]
 8012048:	f7ff fac3 	bl	80115d2 <_vl53l5cx_poll_for_answer>
 801204c:	4603      	mov	r3, r0
 801204e:	461a      	mov	r2, r3
 8012050:	7dfb      	ldrb	r3, [r7, #23]
 8012052:	4313      	orrs	r3, r2
 8012054:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8012056:	687b      	ldr	r3, [r7, #4]
 8012058:	2200      	movs	r2, #0
 801205a:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 801205e:	4618      	mov	r0, r3
 8012060:	f7ff f9fa 	bl	8011458 <VL53L5CX_WrByte>
 8012064:	4603      	mov	r3, r0
 8012066:	461a      	mov	r2, r3
 8012068:	7dfb      	ldrb	r3, [r7, #23]
 801206a:	4313      	orrs	r3, r2
 801206c:	75fb      	strb	r3, [r7, #23]

	/* Enable host access to GO1 */
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	f107 0216 	add.w	r2, r7, #22
 8012074:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8012078:	4618      	mov	r0, r3
 801207a:	f7ff f9b9 	bl	80113f0 <VL53L5CX_RdByte>
 801207e:	4603      	mov	r3, r0
 8012080:	461a      	mov	r2, r3
 8012082:	7dfb      	ldrb	r3, [r7, #23]
 8012084:	4313      	orrs	r3, r2
 8012086:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0C, 0x01);
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	2201      	movs	r2, #1
 801208c:	210c      	movs	r1, #12
 801208e:	4618      	mov	r0, r3
 8012090:	f7ff f9e2 	bl	8011458 <VL53L5CX_WrByte>
 8012094:	4603      	mov	r3, r0
 8012096:	461a      	mov	r2, r3
 8012098:	7dfb      	ldrb	r3, [r7, #23]
 801209a:	4313      	orrs	r3, r2
 801209c:	75fb      	strb	r3, [r7, #23]

	/* Power ON status */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	2200      	movs	r2, #0
 80120a2:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80120a6:	4618      	mov	r0, r3
 80120a8:	f7ff f9d6 	bl	8011458 <VL53L5CX_WrByte>
 80120ac:	4603      	mov	r3, r0
 80120ae:	461a      	mov	r2, r3
 80120b0:	7dfb      	ldrb	r3, [r7, #23]
 80120b2:	4313      	orrs	r3, r2
 80120b4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x101, 0x00);
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	2200      	movs	r2, #0
 80120ba:	f240 1101 	movw	r1, #257	@ 0x101
 80120be:	4618      	mov	r0, r3
 80120c0:	f7ff f9ca 	bl	8011458 <VL53L5CX_WrByte>
 80120c4:	4603      	mov	r3, r0
 80120c6:	461a      	mov	r2, r3
 80120c8:	7dfb      	ldrb	r3, [r7, #23]
 80120ca:	4313      	orrs	r3, r2
 80120cc:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x102, 0x00);
 80120ce:	687b      	ldr	r3, [r7, #4]
 80120d0:	2200      	movs	r2, #0
 80120d2:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80120d6:	4618      	mov	r0, r3
 80120d8:	f7ff f9be 	bl	8011458 <VL53L5CX_WrByte>
 80120dc:	4603      	mov	r3, r0
 80120de:	461a      	mov	r2, r3
 80120e0:	7dfb      	ldrb	r3, [r7, #23]
 80120e2:	4313      	orrs	r3, r2
 80120e4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x010A, 0x01);
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	2201      	movs	r2, #1
 80120ea:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 80120ee:	4618      	mov	r0, r3
 80120f0:	f7ff f9b2 	bl	8011458 <VL53L5CX_WrByte>
 80120f4:	4603      	mov	r3, r0
 80120f6:	461a      	mov	r2, r3
 80120f8:	7dfb      	ldrb	r3, [r7, #23]
 80120fa:	4313      	orrs	r3, r2
 80120fc:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x4002, 0x01);
 80120fe:	687b      	ldr	r3, [r7, #4]
 8012100:	2201      	movs	r2, #1
 8012102:	f244 0102 	movw	r1, #16386	@ 0x4002
 8012106:	4618      	mov	r0, r3
 8012108:	f7ff f9a6 	bl	8011458 <VL53L5CX_WrByte>
 801210c:	4603      	mov	r3, r0
 801210e:	461a      	mov	r2, r3
 8012110:	7dfb      	ldrb	r3, [r7, #23]
 8012112:	4313      	orrs	r3, r2
 8012114:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x4002, 0x00);
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	2200      	movs	r2, #0
 801211a:	f244 0102 	movw	r1, #16386	@ 0x4002
 801211e:	4618      	mov	r0, r3
 8012120:	f7ff f99a 	bl	8011458 <VL53L5CX_WrByte>
 8012124:	4603      	mov	r3, r0
 8012126:	461a      	mov	r2, r3
 8012128:	7dfb      	ldrb	r3, [r7, #23]
 801212a:	4313      	orrs	r3, r2
 801212c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x010A, 0x03);
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	2203      	movs	r2, #3
 8012132:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8012136:	4618      	mov	r0, r3
 8012138:	f7ff f98e 	bl	8011458 <VL53L5CX_WrByte>
 801213c:	4603      	mov	r3, r0
 801213e:	461a      	mov	r2, r3
 8012140:	7dfb      	ldrb	r3, [r7, #23]
 8012142:	4313      	orrs	r3, r2
 8012144:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x103, 0x01);
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	2201      	movs	r2, #1
 801214a:	f240 1103 	movw	r1, #259	@ 0x103
 801214e:	4618      	mov	r0, r3
 8012150:	f7ff f982 	bl	8011458 <VL53L5CX_WrByte>
 8012154:	4603      	mov	r3, r0
 8012156:	461a      	mov	r2, r3
 8012158:	7dfb      	ldrb	r3, [r7, #23]
 801215a:	4313      	orrs	r3, r2
 801215c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x400F, 0x00);
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	2200      	movs	r2, #0
 8012162:	f244 010f 	movw	r1, #16399	@ 0x400f
 8012166:	4618      	mov	r0, r3
 8012168:	f7ff f976 	bl	8011458 <VL53L5CX_WrByte>
 801216c:	4603      	mov	r3, r0
 801216e:	461a      	mov	r2, r3
 8012170:	7dfb      	ldrb	r3, [r7, #23]
 8012172:	4313      	orrs	r3, r2
 8012174:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21A, 0x43);
 8012176:	687b      	ldr	r3, [r7, #4]
 8012178:	2243      	movs	r2, #67	@ 0x43
 801217a:	f240 211a 	movw	r1, #538	@ 0x21a
 801217e:	4618      	mov	r0, r3
 8012180:	f7ff f96a 	bl	8011458 <VL53L5CX_WrByte>
 8012184:	4603      	mov	r3, r0
 8012186:	461a      	mov	r2, r3
 8012188:	7dfb      	ldrb	r3, [r7, #23]
 801218a:	4313      	orrs	r3, r2
 801218c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21A, 0x03);
 801218e:	687b      	ldr	r3, [r7, #4]
 8012190:	2203      	movs	r2, #3
 8012192:	f240 211a 	movw	r1, #538	@ 0x21a
 8012196:	4618      	mov	r0, r3
 8012198:	f7ff f95e 	bl	8011458 <VL53L5CX_WrByte>
 801219c:	4603      	mov	r3, r0
 801219e:	461a      	mov	r2, r3
 80121a0:	7dfb      	ldrb	r3, [r7, #23]
 80121a2:	4313      	orrs	r3, r2
 80121a4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21A, 0x01);
 80121a6:	687b      	ldr	r3, [r7, #4]
 80121a8:	2201      	movs	r2, #1
 80121aa:	f240 211a 	movw	r1, #538	@ 0x21a
 80121ae:	4618      	mov	r0, r3
 80121b0:	f7ff f952 	bl	8011458 <VL53L5CX_WrByte>
 80121b4:	4603      	mov	r3, r0
 80121b6:	461a      	mov	r2, r3
 80121b8:	7dfb      	ldrb	r3, [r7, #23]
 80121ba:	4313      	orrs	r3, r2
 80121bc:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21A, 0x00);
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	2200      	movs	r2, #0
 80121c2:	f240 211a 	movw	r1, #538	@ 0x21a
 80121c6:	4618      	mov	r0, r3
 80121c8:	f7ff f946 	bl	8011458 <VL53L5CX_WrByte>
 80121cc:	4603      	mov	r3, r0
 80121ce:	461a      	mov	r2, r3
 80121d0:	7dfb      	ldrb	r3, [r7, #23]
 80121d2:	4313      	orrs	r3, r2
 80121d4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x219, 0x00);
 80121d6:	687b      	ldr	r3, [r7, #4]
 80121d8:	2200      	movs	r2, #0
 80121da:	f240 2119 	movw	r1, #537	@ 0x219
 80121de:	4618      	mov	r0, r3
 80121e0:	f7ff f93a 	bl	8011458 <VL53L5CX_WrByte>
 80121e4:	4603      	mov	r3, r0
 80121e6:	461a      	mov	r2, r3
 80121e8:	7dfb      	ldrb	r3, [r7, #23]
 80121ea:	4313      	orrs	r3, r2
 80121ec:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21B, 0x00);
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	2200      	movs	r2, #0
 80121f2:	f240 211b 	movw	r1, #539	@ 0x21b
 80121f6:	4618      	mov	r0, r3
 80121f8:	f7ff f92e 	bl	8011458 <VL53L5CX_WrByte>
 80121fc:	4603      	mov	r3, r0
 80121fe:	461a      	mov	r2, r3
 8012200:	7dfb      	ldrb	r3, [r7, #23]
 8012202:	4313      	orrs	r3, r2
 8012204:	75fb      	strb	r3, [r7, #23]

	/* Wake up MCU */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	2200      	movs	r2, #0
 801220a:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 801220e:	4618      	mov	r0, r3
 8012210:	f7ff f922 	bl	8011458 <VL53L5CX_WrByte>
 8012214:	4603      	mov	r3, r0
 8012216:	461a      	mov	r2, r3
 8012218:	7dfb      	ldrb	r3, [r7, #23]
 801221a:	4313      	orrs	r3, r2
 801221c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	f107 0216 	add.w	r2, r7, #22
 8012224:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8012228:	4618      	mov	r0, r3
 801222a:	f7ff f8e1 	bl	80113f0 <VL53L5CX_RdByte>
 801222e:	4603      	mov	r3, r0
 8012230:	461a      	mov	r2, r3
 8012232:	7dfb      	ldrb	r3, [r7, #23]
 8012234:	4313      	orrs	r3, r2
 8012236:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0C, 0x00);
 8012238:	687b      	ldr	r3, [r7, #4]
 801223a:	2200      	movs	r2, #0
 801223c:	210c      	movs	r1, #12
 801223e:	4618      	mov	r0, r3
 8012240:	f7ff f90a 	bl	8011458 <VL53L5CX_WrByte>
 8012244:	4603      	mov	r3, r0
 8012246:	461a      	mov	r2, r3
 8012248:	7dfb      	ldrb	r3, [r7, #23]
 801224a:	4313      	orrs	r3, r2
 801224c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	2201      	movs	r2, #1
 8012252:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8012256:	4618      	mov	r0, r3
 8012258:	f7ff f8fe 	bl	8011458 <VL53L5CX_WrByte>
 801225c:	4603      	mov	r3, r0
 801225e:	461a      	mov	r2, r3
 8012260:	7dfb      	ldrb	r3, [r7, #23]
 8012262:	4313      	orrs	r3, r2
 8012264:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x20, 0x07);
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	2207      	movs	r2, #7
 801226a:	2120      	movs	r1, #32
 801226c:	4618      	mov	r0, r3
 801226e:	f7ff f8f3 	bl	8011458 <VL53L5CX_WrByte>
 8012272:	4603      	mov	r3, r0
 8012274:	461a      	mov	r2, r3
 8012276:	7dfb      	ldrb	r3, [r7, #23]
 8012278:	4313      	orrs	r3, r2
 801227a:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x20, 0x06);
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	2206      	movs	r2, #6
 8012280:	2120      	movs	r1, #32
 8012282:	4618      	mov	r0, r3
 8012284:	f7ff f8e8 	bl	8011458 <VL53L5CX_WrByte>
 8012288:	4603      	mov	r3, r0
 801228a:	461a      	mov	r2, r3
 801228c:	7dfb      	ldrb	r3, [r7, #23]
 801228e:	4313      	orrs	r3, r2
 8012290:	75fb      	strb	r3, [r7, #23]

	/* Download FW into VL53L5 */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x09);
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	2209      	movs	r2, #9
 8012296:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 801229a:	4618      	mov	r0, r3
 801229c:	f7ff f8dc 	bl	8011458 <VL53L5CX_WrByte>
 80122a0:	4603      	mov	r3, r0
 80122a2:	461a      	mov	r2, r3
 80122a4:	7dfb      	ldrb	r3, [r7, #23]
 80122a6:	4313      	orrs	r3, r2
 80122a8:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrMulti(&(p_dev->platform),0,
 80122aa:	6878      	ldr	r0, [r7, #4]
 80122ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80122b0:	4ae1      	ldr	r2, [pc, #900]	@ (8012638 <vl53l5cx_init+0x880>)
 80122b2:	2100      	movs	r1, #0
 80122b4:	f7ff f8f8 	bl	80114a8 <VL53L5CX_WrMulti>
 80122b8:	4603      	mov	r3, r0
 80122ba:	461a      	mov	r2, r3
 80122bc:	7dfb      	ldrb	r3, [r7, #23]
 80122be:	4313      	orrs	r3, r2
 80122c0:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)&VL53L5CX_FIRMWARE[0],0x8000);
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x0a);
 80122c2:	687b      	ldr	r3, [r7, #4]
 80122c4:	220a      	movs	r2, #10
 80122c6:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80122ca:	4618      	mov	r0, r3
 80122cc:	f7ff f8c4 	bl	8011458 <VL53L5CX_WrByte>
 80122d0:	4603      	mov	r3, r0
 80122d2:	461a      	mov	r2, r3
 80122d4:	7dfb      	ldrb	r3, [r7, #23]
 80122d6:	4313      	orrs	r3, r2
 80122d8:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrMulti(&(p_dev->platform),0,
 80122da:	6878      	ldr	r0, [r7, #4]
 80122dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80122e0:	4ad6      	ldr	r2, [pc, #856]	@ (801263c <vl53l5cx_init+0x884>)
 80122e2:	2100      	movs	r1, #0
 80122e4:	f7ff f8e0 	bl	80114a8 <VL53L5CX_WrMulti>
 80122e8:	4603      	mov	r3, r0
 80122ea:	461a      	mov	r2, r3
 80122ec:	7dfb      	ldrb	r3, [r7, #23]
 80122ee:	4313      	orrs	r3, r2
 80122f0:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)&VL53L5CX_FIRMWARE[0x8000],0x8000);
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x0b);
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	220b      	movs	r2, #11
 80122f6:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80122fa:	4618      	mov	r0, r3
 80122fc:	f7ff f8ac 	bl	8011458 <VL53L5CX_WrByte>
 8012300:	4603      	mov	r3, r0
 8012302:	461a      	mov	r2, r3
 8012304:	7dfb      	ldrb	r3, [r7, #23]
 8012306:	4313      	orrs	r3, r2
 8012308:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrMulti(&(p_dev->platform),0,
 801230a:	6878      	ldr	r0, [r7, #4]
 801230c:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8012310:	4acb      	ldr	r2, [pc, #812]	@ (8012640 <vl53l5cx_init+0x888>)
 8012312:	2100      	movs	r1, #0
 8012314:	f7ff f8c8 	bl	80114a8 <VL53L5CX_WrMulti>
 8012318:	4603      	mov	r3, r0
 801231a:	461a      	mov	r2, r3
 801231c:	7dfb      	ldrb	r3, [r7, #23]
 801231e:	4313      	orrs	r3, r2
 8012320:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)&VL53L5CX_FIRMWARE[0x10000],0x5000);
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	2201      	movs	r2, #1
 8012326:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 801232a:	4618      	mov	r0, r3
 801232c:	f7ff f894 	bl	8011458 <VL53L5CX_WrByte>
 8012330:	4603      	mov	r3, r0
 8012332:	461a      	mov	r2, r3
 8012334:	7dfb      	ldrb	r3, [r7, #23]
 8012336:	4313      	orrs	r3, r2
 8012338:	75fb      	strb	r3, [r7, #23]

	/* Check if FW correctly downloaded */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 801233a:	687b      	ldr	r3, [r7, #4]
 801233c:	2202      	movs	r2, #2
 801233e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8012342:	4618      	mov	r0, r3
 8012344:	f7ff f888 	bl	8011458 <VL53L5CX_WrByte>
 8012348:	4603      	mov	r3, r0
 801234a:	461a      	mov	r2, r3
 801234c:	7dfb      	ldrb	r3, [r7, #23]
 801234e:	4313      	orrs	r3, r2
 8012350:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x03, 0x0D);
 8012352:	687b      	ldr	r3, [r7, #4]
 8012354:	220d      	movs	r2, #13
 8012356:	2103      	movs	r1, #3
 8012358:	4618      	mov	r0, r3
 801235a:	f7ff f87d 	bl	8011458 <VL53L5CX_WrByte>
 801235e:	4603      	mov	r3, r0
 8012360:	461a      	mov	r2, r3
 8012362:	7dfb      	ldrb	r3, [r7, #23]
 8012364:	4313      	orrs	r3, r2
 8012366:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	2201      	movs	r2, #1
 801236c:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8012370:	4618      	mov	r0, r3
 8012372:	f7ff f871 	bl	8011458 <VL53L5CX_WrByte>
 8012376:	4603      	mov	r3, r0
 8012378:	461a      	mov	r2, r3
 801237a:	7dfb      	ldrb	r3, [r7, #23]
 801237c:	4313      	orrs	r3, r2
 801237e:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l5cx_poll_for_answer(p_dev, 1, 0, 0x21, 0x10, 0x10);
 8012380:	2310      	movs	r3, #16
 8012382:	9301      	str	r3, [sp, #4]
 8012384:	2310      	movs	r3, #16
 8012386:	9300      	str	r3, [sp, #0]
 8012388:	2321      	movs	r3, #33	@ 0x21
 801238a:	2200      	movs	r2, #0
 801238c:	2101      	movs	r1, #1
 801238e:	6878      	ldr	r0, [r7, #4]
 8012390:	f7ff f91f 	bl	80115d2 <_vl53l5cx_poll_for_answer>
 8012394:	4603      	mov	r3, r0
 8012396:	461a      	mov	r2, r3
 8012398:	7dfb      	ldrb	r3, [r7, #23]
 801239a:	4313      	orrs	r3, r2
 801239c:	75fb      	strb	r3, [r7, #23]
	if(status != (uint8_t)0){
 801239e:	7dfb      	ldrb	r3, [r7, #23]
 80123a0:	2b00      	cmp	r3, #0
 80123a2:	f040 816c 	bne.w	801267e <vl53l5cx_init+0x8c6>
		goto exit;
	}

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	2200      	movs	r2, #0
 80123aa:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80123ae:	4618      	mov	r0, r3
 80123b0:	f7ff f852 	bl	8011458 <VL53L5CX_WrByte>
 80123b4:	4603      	mov	r3, r0
 80123b6:	461a      	mov	r2, r3
 80123b8:	7dfb      	ldrb	r3, [r7, #23]
 80123ba:	4313      	orrs	r3, r2
 80123bc:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 80123be:	687b      	ldr	r3, [r7, #4]
 80123c0:	f107 0216 	add.w	r2, r7, #22
 80123c4:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80123c8:	4618      	mov	r0, r3
 80123ca:	f7ff f811 	bl	80113f0 <VL53L5CX_RdByte>
 80123ce:	4603      	mov	r3, r0
 80123d0:	461a      	mov	r2, r3
 80123d2:	7dfb      	ldrb	r3, [r7, #23]
 80123d4:	4313      	orrs	r3, r2
 80123d6:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0C, 0x01);
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	2201      	movs	r2, #1
 80123dc:	210c      	movs	r1, #12
 80123de:	4618      	mov	r0, r3
 80123e0:	f7ff f83a 	bl	8011458 <VL53L5CX_WrByte>
 80123e4:	4603      	mov	r3, r0
 80123e6:	461a      	mov	r2, r3
 80123e8:	7dfb      	ldrb	r3, [r7, #23]
 80123ea:	4313      	orrs	r3, r2
 80123ec:	75fb      	strb	r3, [r7, #23]

	/* Reset MCU and wait boot */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7FFF, 0x00);
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	2200      	movs	r2, #0
 80123f2:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80123f6:	4618      	mov	r0, r3
 80123f8:	f7ff f82e 	bl	8011458 <VL53L5CX_WrByte>
 80123fc:	4603      	mov	r3, r0
 80123fe:	461a      	mov	r2, r3
 8012400:	7dfb      	ldrb	r3, [r7, #23]
 8012402:	4313      	orrs	r3, r2
 8012404:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x114, 0x00);
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	2200      	movs	r2, #0
 801240a:	f44f 718a 	mov.w	r1, #276	@ 0x114
 801240e:	4618      	mov	r0, r3
 8012410:	f7ff f822 	bl	8011458 <VL53L5CX_WrByte>
 8012414:	4603      	mov	r3, r0
 8012416:	461a      	mov	r2, r3
 8012418:	7dfb      	ldrb	r3, [r7, #23]
 801241a:	4313      	orrs	r3, r2
 801241c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x115, 0x00);
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	2200      	movs	r2, #0
 8012422:	f240 1115 	movw	r1, #277	@ 0x115
 8012426:	4618      	mov	r0, r3
 8012428:	f7ff f816 	bl	8011458 <VL53L5CX_WrByte>
 801242c:	4603      	mov	r3, r0
 801242e:	461a      	mov	r2, r3
 8012430:	7dfb      	ldrb	r3, [r7, #23]
 8012432:	4313      	orrs	r3, r2
 8012434:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x116, 0x42);
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	2242      	movs	r2, #66	@ 0x42
 801243a:	f44f 718b 	mov.w	r1, #278	@ 0x116
 801243e:	4618      	mov	r0, r3
 8012440:	f7ff f80a 	bl	8011458 <VL53L5CX_WrByte>
 8012444:	4603      	mov	r3, r0
 8012446:	461a      	mov	r2, r3
 8012448:	7dfb      	ldrb	r3, [r7, #23]
 801244a:	4313      	orrs	r3, r2
 801244c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x117, 0x00);
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	2200      	movs	r2, #0
 8012452:	f240 1117 	movw	r1, #279	@ 0x117
 8012456:	4618      	mov	r0, r3
 8012458:	f7fe fffe 	bl	8011458 <VL53L5CX_WrByte>
 801245c:	4603      	mov	r3, r0
 801245e:	461a      	mov	r2, r3
 8012460:	7dfb      	ldrb	r3, [r7, #23]
 8012462:	4313      	orrs	r3, r2
 8012464:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0B, 0x00);
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	2200      	movs	r2, #0
 801246a:	210b      	movs	r1, #11
 801246c:	4618      	mov	r0, r3
 801246e:	f7fe fff3 	bl	8011458 <VL53L5CX_WrByte>
 8012472:	4603      	mov	r3, r0
 8012474:	461a      	mov	r2, r3
 8012476:	7dfb      	ldrb	r3, [r7, #23]
 8012478:	4313      	orrs	r3, r2
 801247a:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	f107 0216 	add.w	r2, r7, #22
 8012482:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8012486:	4618      	mov	r0, r3
 8012488:	f7fe ffb2 	bl	80113f0 <VL53L5CX_RdByte>
 801248c:	4603      	mov	r3, r0
 801248e:	461a      	mov	r2, r3
 8012490:	7dfb      	ldrb	r3, [r7, #23]
 8012492:	4313      	orrs	r3, r2
 8012494:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0C, 0x00);
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	2200      	movs	r2, #0
 801249a:	210c      	movs	r1, #12
 801249c:	4618      	mov	r0, r3
 801249e:	f7fe ffdb 	bl	8011458 <VL53L5CX_WrByte>
 80124a2:	4603      	mov	r3, r0
 80124a4:	461a      	mov	r2, r3
 80124a6:	7dfb      	ldrb	r3, [r7, #23]
 80124a8:	4313      	orrs	r3, r2
 80124aa:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0B, 0x01);
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	2201      	movs	r2, #1
 80124b0:	210b      	movs	r1, #11
 80124b2:	4618      	mov	r0, r3
 80124b4:	f7fe ffd0 	bl	8011458 <VL53L5CX_WrByte>
 80124b8:	4603      	mov	r3, r0
 80124ba:	461a      	mov	r2, r3
 80124bc:	7dfb      	ldrb	r3, [r7, #23]
 80124be:	4313      	orrs	r3, r2
 80124c0:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l5cx_poll_for_mcu_boot(p_dev);
 80124c2:	6878      	ldr	r0, [r7, #4]
 80124c4:	f7ff f8d5 	bl	8011672 <_vl53l5cx_poll_for_mcu_boot>
 80124c8:	4603      	mov	r3, r0
 80124ca:	461a      	mov	r2, r3
 80124cc:	7dfb      	ldrb	r3, [r7, #23]
 80124ce:	4313      	orrs	r3, r2
 80124d0:	75fb      	strb	r3, [r7, #23]
	if(status != (uint8_t)0){
 80124d2:	7dfb      	ldrb	r3, [r7, #23]
 80124d4:	2b00      	cmp	r3, #0
 80124d6:	f040 80d4 	bne.w	8012682 <vl53l5cx_init+0x8ca>
		goto exit;
	}

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	2202      	movs	r2, #2
 80124de:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80124e2:	4618      	mov	r0, r3
 80124e4:	f7fe ffb8 	bl	8011458 <VL53L5CX_WrByte>
 80124e8:	4603      	mov	r3, r0
 80124ea:	461a      	mov	r2, r3
 80124ec:	7dfb      	ldrb	r3, [r7, #23]
 80124ee:	4313      	orrs	r3, r2
 80124f0:	75fb      	strb	r3, [r7, #23]

	/* Get offset NVM data and store them into the offset buffer */
	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2fd8,
 80124f2:	6878      	ldr	r0, [r7, #4]
 80124f4:	2328      	movs	r3, #40	@ 0x28
 80124f6:	4a53      	ldr	r2, [pc, #332]	@ (8012644 <vl53l5cx_init+0x88c>)
 80124f8:	f642 71d8 	movw	r1, #12248	@ 0x2fd8
 80124fc:	f7fe ffd4 	bl	80114a8 <VL53L5CX_WrMulti>
 8012500:	4603      	mov	r3, r0
 8012502:	461a      	mov	r2, r3
 8012504:	7dfb      	ldrb	r3, [r7, #23]
 8012506:	4313      	orrs	r3, r2
 8012508:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)VL53L5CX_GET_NVM_CMD, sizeof(VL53L5CX_GET_NVM_CMD));
	status |= _vl53l5cx_poll_for_answer(p_dev, 4, 0,
 801250a:	2302      	movs	r3, #2
 801250c:	9301      	str	r3, [sp, #4]
 801250e:	23ff      	movs	r3, #255	@ 0xff
 8012510:	9300      	str	r3, [sp, #0]
 8012512:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8012516:	2200      	movs	r2, #0
 8012518:	2104      	movs	r1, #4
 801251a:	6878      	ldr	r0, [r7, #4]
 801251c:	f7ff f859 	bl	80115d2 <_vl53l5cx_poll_for_answer>
 8012520:	4603      	mov	r3, r0
 8012522:	461a      	mov	r2, r3
 8012524:	7dfb      	ldrb	r3, [r7, #23]
 8012526:	4313      	orrs	r3, r2
 8012528:	75fb      	strb	r3, [r7, #23]
		VL53L5CX_UI_CMD_STATUS, 0xff, 2);
	status |= VL53L5CX_RdMulti(&(p_dev->platform), VL53L5CX_UI_CMD_START,
 801252a:	6878      	ldr	r0, [r7, #4]
		p_dev->temp_buffer, VL53L5CX_NVM_DATA_SIZE);
 801252c:	687b      	ldr	r3, [r7, #4]
 801252e:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
	status |= VL53L5CX_RdMulti(&(p_dev->platform), VL53L5CX_UI_CMD_START,
 8012532:	f44f 73f6 	mov.w	r3, #492	@ 0x1ec
 8012536:	f642 4104 	movw	r1, #11268	@ 0x2c04
 801253a:	f7fe ffd5 	bl	80114e8 <VL53L5CX_RdMulti>
 801253e:	4603      	mov	r3, r0
 8012540:	461a      	mov	r2, r3
 8012542:	7dfb      	ldrb	r3, [r7, #23]
 8012544:	4313      	orrs	r3, r2
 8012546:	75fb      	strb	r3, [r7, #23]
	(void)memcpy(p_dev->offset_data, p_dev->temp_buffer,
 8012548:	687b      	ldr	r3, [r7, #4]
 801254a:	f103 0010 	add.w	r0, r3, #16
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012554:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8012558:	4619      	mov	r1, r3
 801255a:	f003 fda4 	bl	80160a6 <memcpy>
		VL53L5CX_OFFSET_BUFFER_SIZE);
	status |= _vl53l5cx_send_offset_data(p_dev, VL53L5CX_RESOLUTION_4X4);
 801255e:	2110      	movs	r1, #16
 8012560:	6878      	ldr	r0, [r7, #4]
 8012562:	f7ff f8c7 	bl	80116f4 <_vl53l5cx_send_offset_data>
 8012566:	4603      	mov	r3, r0
 8012568:	461a      	mov	r2, r3
 801256a:	7dfb      	ldrb	r3, [r7, #23]
 801256c:	4313      	orrs	r3, r2
 801256e:	75fb      	strb	r3, [r7, #23]

	/* Set default Xtalk shape. Send Xtalk to sensor */
	(void)memcpy(p_dev->xtalk_data, (uint8_t*)VL53L5CX_DEFAULT_XTALK,
 8012570:	687b      	ldr	r3, [r7, #4]
 8012572:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8012576:	4a34      	ldr	r2, [pc, #208]	@ (8012648 <vl53l5cx_init+0x890>)
 8012578:	4618      	mov	r0, r3
 801257a:	4611      	mov	r1, r2
 801257c:	f44f 7342 	mov.w	r3, #776	@ 0x308
 8012580:	461a      	mov	r2, r3
 8012582:	f003 fd90 	bl	80160a6 <memcpy>
		VL53L5CX_XTALK_BUFFER_SIZE);
	status |= _vl53l5cx_send_xtalk_data(p_dev, VL53L5CX_RESOLUTION_4X4);
 8012586:	2110      	movs	r1, #16
 8012588:	6878      	ldr	r0, [r7, #4]
 801258a:	f7ff fa7f 	bl	8011a8c <_vl53l5cx_send_xtalk_data>
 801258e:	4603      	mov	r3, r0
 8012590:	461a      	mov	r2, r3
 8012592:	7dfb      	ldrb	r3, [r7, #23]
 8012594:	4313      	orrs	r3, r2
 8012596:	75fb      	strb	r3, [r7, #23]

	/* Send default configuration to VL53L5CX firmware */
	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2c34,
 8012598:	6878      	ldr	r0, [r7, #4]
 801259a:	687b      	ldr	r3, [r7, #4]
 801259c:	689a      	ldr	r2, [r3, #8]
 801259e:	f44f 7373 	mov.w	r3, #972	@ 0x3cc
 80125a2:	f642 4134 	movw	r1, #11316	@ 0x2c34
 80125a6:	f7fe ff7f 	bl	80114a8 <VL53L5CX_WrMulti>
 80125aa:	4603      	mov	r3, r0
 80125ac:	461a      	mov	r2, r3
 80125ae:	7dfb      	ldrb	r3, [r7, #23]
 80125b0:	4313      	orrs	r3, r2
 80125b2:	75fb      	strb	r3, [r7, #23]
		p_dev->default_configuration,
		sizeof(VL53L5CX_DEFAULT_CONFIGURATION));
	status |= _vl53l5cx_poll_for_answer(p_dev, 4, 1,
 80125b4:	2303      	movs	r3, #3
 80125b6:	9301      	str	r3, [sp, #4]
 80125b8:	23ff      	movs	r3, #255	@ 0xff
 80125ba:	9300      	str	r3, [sp, #0]
 80125bc:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 80125c0:	2201      	movs	r2, #1
 80125c2:	2104      	movs	r1, #4
 80125c4:	6878      	ldr	r0, [r7, #4]
 80125c6:	f7ff f804 	bl	80115d2 <_vl53l5cx_poll_for_answer>
 80125ca:	4603      	mov	r3, r0
 80125cc:	461a      	mov	r2, r3
 80125ce:	7dfb      	ldrb	r3, [r7, #23]
 80125d0:	4313      	orrs	r3, r2
 80125d2:	75fb      	strb	r3, [r7, #23]
		VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

	status |= vl53l5cx_dci_write_data(p_dev, (uint8_t*)&pipe_ctrl,
 80125d4:	f107 0110 	add.w	r1, r7, #16
 80125d8:	2304      	movs	r3, #4
 80125da:	f64d 3280 	movw	r2, #56192	@ 0xdb80
 80125de:	6878      	ldr	r0, [r7, #4]
 80125e0:	f000 fcea 	bl	8012fb8 <vl53l5cx_dci_write_data>
 80125e4:	4603      	mov	r3, r0
 80125e6:	461a      	mov	r2, r3
 80125e8:	7dfb      	ldrb	r3, [r7, #23]
 80125ea:	4313      	orrs	r3, r2
 80125ec:	75fb      	strb	r3, [r7, #23]
	status |= vl53l5cx_dci_replace_data(p_dev, p_dev->temp_buffer,
		VL53L5CX_DCI_FW_NB_TARGET, 16,
	(uint8_t*)&tmp, 1, 0x0C);
#endif

	status |= vl53l5cx_dci_write_data(p_dev, (uint8_t*)&single_range,
 80125ee:	f107 010c 	add.w	r1, r7, #12
 80125f2:	2304      	movs	r3, #4
 80125f4:	f64d 1264 	movw	r2, #55652	@ 0xd964
 80125f8:	6878      	ldr	r0, [r7, #4]
 80125fa:	f000 fcdd 	bl	8012fb8 <vl53l5cx_dci_write_data>
 80125fe:	4603      	mov	r3, r0
 8012600:	461a      	mov	r2, r3
 8012602:	7dfb      	ldrb	r3, [r7, #23]
 8012604:	4313      	orrs	r3, r2
 8012606:	75fb      	strb	r3, [r7, #23]
			VL53L5CX_DCI_SINGLE_RANGE,
			(uint16_t)sizeof(single_range));

	tmp = (uint8_t)1;
 8012608:	2301      	movs	r3, #1
 801260a:	75bb      	strb	r3, [r7, #22]
	status |= vl53l5cx_dci_replace_data(p_dev, p_dev->temp_buffer,
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
 8012612:	2326      	movs	r3, #38	@ 0x26
 8012614:	9302      	str	r3, [sp, #8]
 8012616:	2301      	movs	r3, #1
 8012618:	9301      	str	r3, [sp, #4]
 801261a:	f107 0316 	add.w	r3, r7, #22
 801261e:	9300      	str	r3, [sp, #0]
 8012620:	2328      	movs	r3, #40	@ 0x28
 8012622:	f24e 1208 	movw	r2, #57608	@ 0xe108
 8012626:	6878      	ldr	r0, [r7, #4]
 8012628:	f000 fd64 	bl	80130f4 <vl53l5cx_dci_replace_data>
 801262c:	4603      	mov	r3, r0
 801262e:	461a      	mov	r2, r3
 8012630:	7dfb      	ldrb	r3, [r7, #23]
 8012632:	4313      	orrs	r3, r2
 8012634:	e00a      	b.n	801264c <vl53l5cx_init+0x894>
 8012636:	bf00      	nop
 8012638:	08018e44 	.word	0x08018e44
 801263c:	08020e44 	.word	0x08020e44
 8012640:	08028e44 	.word	0x08028e44
 8012644:	0802e518 	.word	0x0802e518
 8012648:	0802e210 	.word	0x0802e210
 801264c:	75fb      	strb	r3, [r7, #23]
			VL53L5CX_GLARE_FILTER, 40, (uint8_t*)&tmp, 1, 0x26);
	status |= vl53l5cx_dci_replace_data(p_dev, p_dev->temp_buffer,
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
 8012654:	2325      	movs	r3, #37	@ 0x25
 8012656:	9302      	str	r3, [sp, #8]
 8012658:	2301      	movs	r3, #1
 801265a:	9301      	str	r3, [sp, #4]
 801265c:	f107 0316 	add.w	r3, r7, #22
 8012660:	9300      	str	r3, [sp, #0]
 8012662:	2328      	movs	r3, #40	@ 0x28
 8012664:	f24e 1208 	movw	r2, #57608	@ 0xe108
 8012668:	6878      	ldr	r0, [r7, #4]
 801266a:	f000 fd43 	bl	80130f4 <vl53l5cx_dci_replace_data>
 801266e:	4603      	mov	r3, r0
 8012670:	461a      	mov	r2, r3
 8012672:	7dfb      	ldrb	r3, [r7, #23]
 8012674:	4313      	orrs	r3, r2
 8012676:	75fb      	strb	r3, [r7, #23]
 8012678:	e004      	b.n	8012684 <vl53l5cx_init+0x8cc>
		goto exit;
 801267a:	bf00      	nop
 801267c:	e002      	b.n	8012684 <vl53l5cx_init+0x8cc>
		goto exit;
 801267e:	bf00      	nop
 8012680:	e000      	b.n	8012684 <vl53l5cx_init+0x8cc>
		goto exit;
 8012682:	bf00      	nop
			VL53L5CX_GLARE_FILTER, 40, (uint8_t*)&tmp, 1, 0x25);

exit:
	return status;
 8012684:	7dfb      	ldrb	r3, [r7, #23]
}
 8012686:	4618      	mov	r0, r3
 8012688:	3718      	adds	r7, #24
 801268a:	46bd      	mov	sp, r7
 801268c:	bd80      	pop	{r7, pc}
 801268e:	bf00      	nop

08012690 <vl53l5cx_start_ranging>:
	return status;
}

uint8_t vl53l5cx_start_ranging(
		VL53L5CX_Configuration		*p_dev)
{
 8012690:	b5b0      	push	{r4, r5, r7, lr}
 8012692:	b09c      	sub	sp, #112	@ 0x70
 8012694:	af02      	add	r7, sp, #8
 8012696:	6078      	str	r0, [r7, #4]
	uint8_t resolution, status = VL53L5CX_STATUS_OK;
 8012698:	2300      	movs	r3, #0
 801269a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	uint16_t tmp;
	uint32_t i;
	uint32_t header_config[2] = {0, 0};
 801269e:	2300      	movs	r3, #0
 80126a0:	653b      	str	r3, [r7, #80]	@ 0x50
 80126a2:	2300      	movs	r3, #0
 80126a4:	657b      	str	r3, [r7, #84]	@ 0x54

	union Block_header *bh_ptr;
	uint8_t cmd[] = {0x00, 0x03, 0x00, 0x00};
 80126a6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80126aa:	64fb      	str	r3, [r7, #76]	@ 0x4c

	status |= vl53l5cx_get_resolution(p_dev, &resolution);
 80126ac:	f107 035b 	add.w	r3, r7, #91	@ 0x5b
 80126b0:	4619      	mov	r1, r3
 80126b2:	6878      	ldr	r0, [r7, #4]
 80126b4:	f000 fbd0 	bl	8012e58 <vl53l5cx_get_resolution>
 80126b8:	4603      	mov	r3, r0
 80126ba:	461a      	mov	r2, r3
 80126bc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80126c0:	4313      	orrs	r3, r2
 80126c2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	p_dev->data_read_size = 0;
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	2200      	movs	r2, #0
 80126ca:	605a      	str	r2, [r3, #4]
	p_dev->streamcount = 255;
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	22ff      	movs	r2, #255	@ 0xff
 80126d0:	709a      	strb	r2, [r3, #2]

	/* Enable mandatory output (meta and common data) */
	uint32_t output_bh_enable[] = {
 80126d2:	4baa      	ldr	r3, [pc, #680]	@ (801297c <vl53l5cx_start_ranging+0x2ec>)
 80126d4:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80126d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80126da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		0x00000000U,
		0x00000000U,
		0xC0000000U};

	/* Send addresses of possible output */
	uint32_t output[] ={VL53L5CX_START_BH,
 80126de:	4ba8      	ldr	r3, [pc, #672]	@ (8012980 <vl53l5cx_start_ranging+0x2f0>)
 80126e0:	f107 040c 	add.w	r4, r7, #12
 80126e4:	461d      	mov	r5, r3
 80126e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80126e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80126ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80126ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80126ee:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80126f2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		VL53L5CX_TARGET_STATUS_BH,
		VL53L5CX_MOTION_DETECT_BH};

	/* Enable selected outputs in the 'platform.h' file */
#ifndef VL53L5CX_DISABLE_AMBIENT_PER_SPAD
	output_bh_enable[0] += (uint32_t)8;
 80126f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80126f8:	3308      	adds	r3, #8
 80126fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_NB_SPADS_ENABLED
	output_bh_enable[0] += (uint32_t)16;
 80126fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80126fe:	3310      	adds	r3, #16
 8012700:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_NB_TARGET_DETECTED
	output_bh_enable[0] += (uint32_t)32;
 8012702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012704:	3320      	adds	r3, #32
 8012706:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_SIGNAL_PER_SPAD
	output_bh_enable[0] += (uint32_t)64;
 8012708:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801270a:	3340      	adds	r3, #64	@ 0x40
 801270c:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_RANGE_SIGMA_MM
	output_bh_enable[0] += (uint32_t)128;
 801270e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012710:	3380      	adds	r3, #128	@ 0x80
 8012712:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_DISTANCE_MM
	output_bh_enable[0] += (uint32_t)256;
 8012714:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012716:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 801271a:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_REFLECTANCE_PERCENT
	output_bh_enable[0] += (uint32_t)512;
 801271c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801271e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8012722:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_TARGET_STATUS
	output_bh_enable[0] += (uint32_t)1024;
 8012724:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012726:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801272a:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_MOTION_INDICATOR
	output_bh_enable[0] += (uint32_t)2048;
 801272c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801272e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012732:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

	/* Update data size */
	for (i = 0; i < (uint32_t)(sizeof(output)/sizeof(uint32_t)); i++)
 8012734:	2300      	movs	r3, #0
 8012736:	663b      	str	r3, [r7, #96]	@ 0x60
 8012738:	e073      	b.n	8012822 <vl53l5cx_start_ranging+0x192>
	{
		if ((output[i] == (uint8_t)0) 
 801273a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801273c:	009b      	lsls	r3, r3, #2
 801273e:	3368      	adds	r3, #104	@ 0x68
 8012740:	443b      	add	r3, r7
 8012742:	f853 3c5c 	ldr.w	r3, [r3, #-92]
 8012746:	2b00      	cmp	r3, #0
 8012748:	d067      	beq.n	801281a <vl53l5cx_start_ranging+0x18a>
                    || ((output_bh_enable[i/(uint32_t)32]
 801274a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801274c:	095b      	lsrs	r3, r3, #5
 801274e:	009b      	lsls	r3, r3, #2
 8012750:	3368      	adds	r3, #104	@ 0x68
 8012752:	443b      	add	r3, r7
 8012754:	f853 2c2c 	ldr.w	r2, [r3, #-44]
                         &((uint32_t)1 << (i%(uint32_t)32))) == (uint32_t)0))
 8012758:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801275a:	f003 031f 	and.w	r3, r3, #31
 801275e:	fa22 f303 	lsr.w	r3, r2, r3
 8012762:	f003 0301 	and.w	r3, r3, #1
                    || ((output_bh_enable[i/(uint32_t)32]
 8012766:	2b00      	cmp	r3, #0
 8012768:	d057      	beq.n	801281a <vl53l5cx_start_ranging+0x18a>
		{
			continue;
		}

		bh_ptr = (union Block_header *)&(output[i]);
 801276a:	f107 020c 	add.w	r2, r7, #12
 801276e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012770:	009b      	lsls	r3, r3, #2
 8012772:	4413      	add	r3, r2
 8012774:	65fb      	str	r3, [r7, #92]	@ 0x5c
		if (((uint8_t)bh_ptr->type >= (uint8_t)0x1) 
 8012776:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012778:	781b      	ldrb	r3, [r3, #0]
 801277a:	f003 030f 	and.w	r3, r3, #15
 801277e:	b2db      	uxtb	r3, r3
 8012780:	2b00      	cmp	r3, #0
 8012782:	d03a      	beq.n	80127fa <vl53l5cx_start_ranging+0x16a>
                    && ((uint8_t)bh_ptr->type < (uint8_t)0x0d))
 8012784:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012786:	781b      	ldrb	r3, [r3, #0]
 8012788:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801278c:	b2db      	uxtb	r3, r3
 801278e:	2b0c      	cmp	r3, #12
 8012790:	d833      	bhi.n	80127fa <vl53l5cx_start_ranging+0x16a>
		{
			if ((bh_ptr->idx >= (uint16_t)0x54d0) 
 8012792:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012794:	885b      	ldrh	r3, [r3, #2]
 8012796:	f245 42cf 	movw	r2, #21711	@ 0x54cf
 801279a:	4293      	cmp	r3, r2
 801279c:	d910      	bls.n	80127c0 <vl53l5cx_start_ranging+0x130>
                            && (bh_ptr->idx < (uint16_t)(0x54d0 + 960)))
 801279e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80127a0:	885b      	ldrh	r3, [r3, #2]
 80127a2:	f645 028f 	movw	r2, #22671	@ 0x588f
 80127a6:	4293      	cmp	r3, r2
 80127a8:	d80a      	bhi.n	80127c0 <vl53l5cx_start_ranging+0x130>
			{
				bh_ptr->size = resolution;
 80127aa:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80127ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80127b2:	b299      	uxth	r1, r3
 80127b4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80127b6:	8813      	ldrh	r3, [r2, #0]
 80127b8:	f361 130f 	bfi	r3, r1, #4, #12
 80127bc:	8013      	strh	r3, [r2, #0]
 80127be:	e009      	b.n	80127d4 <vl53l5cx_start_ranging+0x144>
			}
			else
			{
				bh_ptr->size = (uint16_t)((uint16_t)resolution
 80127c0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80127c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80127c8:	b299      	uxth	r1, r3
 80127ca:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80127cc:	8813      	ldrh	r3, [r2, #0]
 80127ce:	f361 130f 	bfi	r3, r1, #4, #12
 80127d2:	8013      	strh	r3, [r2, #0]
                                  * (uint16_t)VL53L5CX_NB_TARGET_PER_ZONE);
			}
			p_dev->data_read_size += bh_ptr->type * bh_ptr->size;
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	685b      	ldr	r3, [r3, #4]
 80127d8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80127da:	7812      	ldrb	r2, [r2, #0]
 80127dc:	f3c2 0203 	ubfx	r2, r2, #0, #4
 80127e0:	b2d2      	uxtb	r2, r2
 80127e2:	4611      	mov	r1, r2
 80127e4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80127e6:	8812      	ldrh	r2, [r2, #0]
 80127e8:	f3c2 120b 	ubfx	r2, r2, #4, #12
 80127ec:	b292      	uxth	r2, r2
 80127ee:	fb01 f202 	mul.w	r2, r1, r2
 80127f2:	441a      	add	r2, r3
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	605a      	str	r2, [r3, #4]
 80127f8:	e009      	b.n	801280e <vl53l5cx_start_ranging+0x17e>
		}
		else
		{
			p_dev->data_read_size += bh_ptr->size;
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	685b      	ldr	r3, [r3, #4]
 80127fe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8012800:	8812      	ldrh	r2, [r2, #0]
 8012802:	f3c2 120b 	ubfx	r2, r2, #4, #12
 8012806:	b292      	uxth	r2, r2
 8012808:	441a      	add	r2, r3
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	605a      	str	r2, [r3, #4]
		}
		p_dev->data_read_size += (uint32_t)4;
 801280e:	687b      	ldr	r3, [r7, #4]
 8012810:	685b      	ldr	r3, [r3, #4]
 8012812:	1d1a      	adds	r2, r3, #4
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	605a      	str	r2, [r3, #4]
 8012818:	e000      	b.n	801281c <vl53l5cx_start_ranging+0x18c>
			continue;
 801281a:	bf00      	nop
	for (i = 0; i < (uint32_t)(sizeof(output)/sizeof(uint32_t)); i++)
 801281c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801281e:	3301      	adds	r3, #1
 8012820:	663b      	str	r3, [r7, #96]	@ 0x60
 8012822:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012824:	2b0b      	cmp	r3, #11
 8012826:	d988      	bls.n	801273a <vl53l5cx_start_ranging+0xaa>
	}
	p_dev->data_read_size += (uint32_t)24;
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	685b      	ldr	r3, [r3, #4]
 801282c:	f103 0218 	add.w	r2, r3, #24
 8012830:	687b      	ldr	r3, [r7, #4]
 8012832:	605a      	str	r2, [r3, #4]

	status |= vl53l5cx_dci_write_data(p_dev,
 8012834:	f107 010c 	add.w	r1, r7, #12
 8012838:	2330      	movs	r3, #48	@ 0x30
 801283a:	f64d 1280 	movw	r2, #55680	@ 0xd980
 801283e:	6878      	ldr	r0, [r7, #4]
 8012840:	f000 fbba 	bl	8012fb8 <vl53l5cx_dci_write_data>
 8012844:	4603      	mov	r3, r0
 8012846:	461a      	mov	r2, r3
 8012848:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801284c:	4313      	orrs	r3, r2
 801284e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint8_t*)&(output), VL53L5CX_DCI_OUTPUT_LIST,
			(uint16_t)sizeof(output));

	header_config[0] = p_dev->data_read_size;
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	685b      	ldr	r3, [r3, #4]
 8012856:	653b      	str	r3, [r7, #80]	@ 0x50
	header_config[1] = i + (uint32_t)1;
 8012858:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801285a:	3301      	adds	r3, #1
 801285c:	657b      	str	r3, [r7, #84]	@ 0x54

	status |= vl53l5cx_dci_write_data(p_dev,
 801285e:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8012862:	2308      	movs	r3, #8
 8012864:	f64d 1268 	movw	r2, #55656	@ 0xd968
 8012868:	6878      	ldr	r0, [r7, #4]
 801286a:	f000 fba5 	bl	8012fb8 <vl53l5cx_dci_write_data>
 801286e:	4603      	mov	r3, r0
 8012870:	461a      	mov	r2, r3
 8012872:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8012876:	4313      	orrs	r3, r2
 8012878:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint8_t*)&(header_config), VL53L5CX_DCI_OUTPUT_CONFIG,
			(uint16_t)sizeof(header_config));

	status |= vl53l5cx_dci_write_data(p_dev,
 801287c:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8012880:	2310      	movs	r3, #16
 8012882:	f64d 1270 	movw	r2, #55664	@ 0xd970
 8012886:	6878      	ldr	r0, [r7, #4]
 8012888:	f000 fb96 	bl	8012fb8 <vl53l5cx_dci_write_data>
 801288c:	4603      	mov	r3, r0
 801288e:	461a      	mov	r2, r3
 8012890:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8012894:	4313      	orrs	r3, r2
 8012896:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint8_t*)&(output_bh_enable), VL53L5CX_DCI_OUTPUT_ENABLES,
			(uint16_t)sizeof(output_bh_enable));

	/* Start xshut bypass (interrupt mode) */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	2200      	movs	r2, #0
 801289e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80128a2:	4618      	mov	r0, r3
 80128a4:	f7fe fdd8 	bl	8011458 <VL53L5CX_WrByte>
 80128a8:	4603      	mov	r3, r0
 80128aa:	461a      	mov	r2, r3
 80128ac:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80128b0:	4313      	orrs	r3, r2
 80128b2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x09, 0x05);
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	2205      	movs	r2, #5
 80128ba:	2109      	movs	r1, #9
 80128bc:	4618      	mov	r0, r3
 80128be:	f7fe fdcb 	bl	8011458 <VL53L5CX_WrByte>
 80128c2:	4603      	mov	r3, r0
 80128c4:	461a      	mov	r2, r3
 80128c6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80128ca:	4313      	orrs	r3, r2
 80128cc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	2202      	movs	r2, #2
 80128d4:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80128d8:	4618      	mov	r0, r3
 80128da:	f7fe fdbd 	bl	8011458 <VL53L5CX_WrByte>
 80128de:	4603      	mov	r3, r0
 80128e0:	461a      	mov	r2, r3
 80128e2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80128e6:	4313      	orrs	r3, r2
 80128e8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

	/* Start ranging session */
	status |= VL53L5CX_WrMulti(&(p_dev->platform), VL53L5CX_UI_CMD_END -
 80128ec:	6878      	ldr	r0, [r7, #4]
 80128ee:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 80128f2:	2304      	movs	r3, #4
 80128f4:	f642 71fc 	movw	r1, #12284	@ 0x2ffc
 80128f8:	f7fe fdd6 	bl	80114a8 <VL53L5CX_WrMulti>
 80128fc:	4603      	mov	r3, r0
 80128fe:	461a      	mov	r2, r3
 8012900:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8012904:	4313      	orrs	r3, r2
 8012906:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint16_t)(4 - 1), (uint8_t*)cmd, sizeof(cmd));
	status |= _vl53l5cx_poll_for_answer(p_dev, 4, 1,
 801290a:	2303      	movs	r3, #3
 801290c:	9301      	str	r3, [sp, #4]
 801290e:	23ff      	movs	r3, #255	@ 0xff
 8012910:	9300      	str	r3, [sp, #0]
 8012912:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8012916:	2201      	movs	r2, #1
 8012918:	2104      	movs	r1, #4
 801291a:	6878      	ldr	r0, [r7, #4]
 801291c:	f7fe fe59 	bl	80115d2 <_vl53l5cx_poll_for_answer>
 8012920:	4603      	mov	r3, r0
 8012922:	461a      	mov	r2, r3
 8012924:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8012928:	4313      	orrs	r3, r2
 801292a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

	/* Read ui range data content and compare if data size is the correct one */
	status |= vl53l5cx_dci_read_data(p_dev,
			(uint8_t*)p_dev->temp_buffer, 0x5440, 12);
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
	status |= vl53l5cx_dci_read_data(p_dev,
 8012934:	230c      	movs	r3, #12
 8012936:	f245 4240 	movw	r2, #21568	@ 0x5440
 801293a:	6878      	ldr	r0, [r7, #4]
 801293c:	f000 fab2 	bl	8012ea4 <vl53l5cx_dci_read_data>
 8012940:	4603      	mov	r3, r0
 8012942:	461a      	mov	r2, r3
 8012944:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8012948:	4313      	orrs	r3, r2
 801294a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	(void)memcpy(&tmp, &(p_dev->temp_buffer[0x8]), sizeof(tmp));
 801294e:	687b      	ldr	r3, [r7, #4]
 8012950:	f503 63a1 	add.w	r3, r3, #1288	@ 0x508
 8012954:	881b      	ldrh	r3, [r3, #0]
 8012956:	b29b      	uxth	r3, r3
 8012958:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
	if(tmp != p_dev->data_read_size)
 801295c:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8012960:	461a      	mov	r2, r3
 8012962:	687b      	ldr	r3, [r7, #4]
 8012964:	685b      	ldr	r3, [r3, #4]
 8012966:	429a      	cmp	r2, r3
 8012968:	d002      	beq.n	8012970 <vl53l5cx_start_ranging+0x2e0>
	{
		status |= VL53L5CX_STATUS_ERROR;
 801296a:	23ff      	movs	r3, #255	@ 0xff
 801296c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	}

	return status;
 8012970:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8012974:	4618      	mov	r0, r3
 8012976:	3768      	adds	r7, #104	@ 0x68
 8012978:	46bd      	mov	sp, r7
 801297a:	bdb0      	pop	{r4, r5, r7, pc}
 801297c:	08018cf8 	.word	0x08018cf8
 8012980:	08018d08 	.word	0x08018d08

08012984 <vl53l5cx_check_data_ready>:
}

uint8_t vl53l5cx_check_data_ready(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*p_isReady)
{
 8012984:	b580      	push	{r7, lr}
 8012986:	b084      	sub	sp, #16
 8012988:	af00      	add	r7, sp, #0
 801298a:	6078      	str	r0, [r7, #4]
 801298c:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 801298e:	2300      	movs	r3, #0
 8012990:	73fb      	strb	r3, [r7, #15]

	status |= VL53L5CX_RdMulti(&(p_dev->platform), 0x0, p_dev->temp_buffer, 4);
 8012992:	6878      	ldr	r0, [r7, #4]
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
 801299a:	2304      	movs	r3, #4
 801299c:	2100      	movs	r1, #0
 801299e:	f7fe fda3 	bl	80114e8 <VL53L5CX_RdMulti>
 80129a2:	4603      	mov	r3, r0
 80129a4:	461a      	mov	r2, r3
 80129a6:	7bfb      	ldrb	r3, [r7, #15]
 80129a8:	4313      	orrs	r3, r2
 80129aa:	73fb      	strb	r3, [r7, #15]

	if((p_dev->temp_buffer[0] != p_dev->streamcount)
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	789b      	ldrb	r3, [r3, #2]
 80129b6:	429a      	cmp	r2, r3
 80129b8:	d020      	beq.n	80129fc <vl53l5cx_check_data_ready+0x78>
			&& (p_dev->temp_buffer[0] != (uint8_t)255)
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	f893 3500 	ldrb.w	r3, [r3, #1280]	@ 0x500
 80129c0:	2bff      	cmp	r3, #255	@ 0xff
 80129c2:	d01b      	beq.n	80129fc <vl53l5cx_check_data_ready+0x78>
			&& (p_dev->temp_buffer[1] == (uint8_t)0x5)
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	f893 3501 	ldrb.w	r3, [r3, #1281]	@ 0x501
 80129ca:	2b05      	cmp	r3, #5
 80129cc:	d116      	bne.n	80129fc <vl53l5cx_check_data_ready+0x78>
			&& ((p_dev->temp_buffer[2] & (uint8_t)0x5) == (uint8_t)0x5)
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	f893 3502 	ldrb.w	r3, [r3, #1282]	@ 0x502
 80129d4:	f003 0305 	and.w	r3, r3, #5
 80129d8:	2b05      	cmp	r3, #5
 80129da:	d10f      	bne.n	80129fc <vl53l5cx_check_data_ready+0x78>
			&& ((p_dev->temp_buffer[3] & (uint8_t)0x10) ==(uint8_t)0x10)
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	f893 3503 	ldrb.w	r3, [r3, #1283]	@ 0x503
 80129e2:	f003 0310 	and.w	r3, r3, #16
 80129e6:	2b00      	cmp	r3, #0
 80129e8:	d008      	beq.n	80129fc <vl53l5cx_check_data_ready+0x78>
			)
	{
		*p_isReady = (uint8_t)1;
 80129ea:	683b      	ldr	r3, [r7, #0]
 80129ec:	2201      	movs	r2, #1
 80129ee:	701a      	strb	r2, [r3, #0]
		 p_dev->streamcount = p_dev->temp_buffer[0];
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	709a      	strb	r2, [r3, #2]
 80129fa:	e00e      	b.n	8012a1a <vl53l5cx_check_data_ready+0x96>
	}
	else
	{
        if ((p_dev->temp_buffer[3] & (uint8_t)0x80) != (uint8_t)0)
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	f893 3503 	ldrb.w	r3, [r3, #1283]	@ 0x503
 8012a02:	b25b      	sxtb	r3, r3
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	da05      	bge.n	8012a14 <vl53l5cx_check_data_ready+0x90>
        {
        	status |= p_dev->temp_buffer[2];	/* Return GO2 error status */
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	f893 2502 	ldrb.w	r2, [r3, #1282]	@ 0x502
 8012a0e:	7bfb      	ldrb	r3, [r7, #15]
 8012a10:	4313      	orrs	r3, r2
 8012a12:	73fb      	strb	r3, [r7, #15]
        }

		*p_isReady = 0;
 8012a14:	683b      	ldr	r3, [r7, #0]
 8012a16:	2200      	movs	r2, #0
 8012a18:	701a      	strb	r2, [r3, #0]
	}

	return status;
 8012a1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a1c:	4618      	mov	r0, r3
 8012a1e:	3710      	adds	r7, #16
 8012a20:	46bd      	mov	sp, r7
 8012a22:	bd80      	pop	{r7, pc}

08012a24 <vl53l5cx_get_ranging_data>:

uint8_t vl53l5cx_get_ranging_data(
		VL53L5CX_Configuration		*p_dev,
		VL53L5CX_ResultsData		*p_results)
{
 8012a24:	b580      	push	{r7, lr}
 8012a26:	b088      	sub	sp, #32
 8012a28:	af00      	add	r7, sp, #0
 8012a2a:	6078      	str	r0, [r7, #4]
 8012a2c:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 8012a2e:	2300      	movs	r3, #0
 8012a30:	77fb      	strb	r3, [r7, #31]
	union Block_header *bh_ptr;
	uint16_t header_id, footer_id;
	uint32_t i, j, msize;

	status |= VL53L5CX_RdMulti(&(p_dev->platform), 0x0,
 8012a32:	6878      	ldr	r0, [r7, #4]
			p_dev->temp_buffer, p_dev->data_read_size);
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
	status |= VL53L5CX_RdMulti(&(p_dev->platform), 0x0,
 8012a3a:	687b      	ldr	r3, [r7, #4]
 8012a3c:	685b      	ldr	r3, [r3, #4]
 8012a3e:	2100      	movs	r1, #0
 8012a40:	f7fe fd52 	bl	80114e8 <VL53L5CX_RdMulti>
 8012a44:	4603      	mov	r3, r0
 8012a46:	461a      	mov	r2, r3
 8012a48:	7ffb      	ldrb	r3, [r7, #31]
 8012a4a:	4313      	orrs	r3, r2
 8012a4c:	77fb      	strb	r3, [r7, #31]
	p_dev->streamcount = p_dev->temp_buffer[0];
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	709a      	strb	r2, [r3, #2]
	VL53L5CX_SwapBuffer(p_dev->temp_buffer, (uint16_t)p_dev->data_read_size);
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	685b      	ldr	r3, [r3, #4]
 8012a62:	b29b      	uxth	r3, r3
 8012a64:	4619      	mov	r1, r3
 8012a66:	4610      	mov	r0, r2
 8012a68:	f7fe fd70 	bl	801154c <VL53L5CX_SwapBuffer>

	/* Start conversion at position 16 to avoid headers */
	for (i = (uint32_t)16; i 
 8012a6c:	2310      	movs	r3, #16
 8012a6e:	61bb      	str	r3, [r7, #24]
 8012a70:	e10e      	b.n	8012c90 <vl53l5cx_get_ranging_data+0x26c>
             < (uint32_t)p_dev->data_read_size; i+=(uint32_t)4)
	{
		bh_ptr = (union Block_header *)&(p_dev->temp_buffer[i]);
 8012a72:	69bb      	ldr	r3, [r7, #24]
 8012a74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012a78:	687a      	ldr	r2, [r7, #4]
 8012a7a:	4413      	add	r3, r2
 8012a7c:	60bb      	str	r3, [r7, #8]
		if ((bh_ptr->type > (uint32_t)0x1) 
 8012a7e:	68bb      	ldr	r3, [r7, #8]
 8012a80:	781b      	ldrb	r3, [r3, #0]
 8012a82:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012a86:	b2db      	uxtb	r3, r3
 8012a88:	2b01      	cmp	r3, #1
 8012a8a:	d915      	bls.n	8012ab8 <vl53l5cx_get_ranging_data+0x94>
                    && (bh_ptr->type < (uint32_t)0xd))
 8012a8c:	68bb      	ldr	r3, [r7, #8]
 8012a8e:	781b      	ldrb	r3, [r3, #0]
 8012a90:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012a94:	b2db      	uxtb	r3, r3
 8012a96:	2b0c      	cmp	r3, #12
 8012a98:	d80e      	bhi.n	8012ab8 <vl53l5cx_get_ranging_data+0x94>
		{
			msize = bh_ptr->type * bh_ptr->size;
 8012a9a:	68bb      	ldr	r3, [r7, #8]
 8012a9c:	781b      	ldrb	r3, [r3, #0]
 8012a9e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012aa2:	b2db      	uxtb	r3, r3
 8012aa4:	461a      	mov	r2, r3
 8012aa6:	68bb      	ldr	r3, [r7, #8]
 8012aa8:	881b      	ldrh	r3, [r3, #0]
 8012aaa:	f3c3 130b 	ubfx	r3, r3, #4, #12
 8012aae:	b29b      	uxth	r3, r3
 8012ab0:	fb02 f303 	mul.w	r3, r2, r3
 8012ab4:	613b      	str	r3, [r7, #16]
 8012ab6:	e005      	b.n	8012ac4 <vl53l5cx_get_ranging_data+0xa0>
		}
		else
		{
			msize = bh_ptr->size;
 8012ab8:	68bb      	ldr	r3, [r7, #8]
 8012aba:	881b      	ldrh	r3, [r3, #0]
 8012abc:	f3c3 130b 	ubfx	r3, r3, #4, #12
 8012ac0:	b29b      	uxth	r3, r3
 8012ac2:	613b      	str	r3, [r7, #16]
		}

		switch(bh_ptr->idx){
 8012ac4:	68bb      	ldr	r3, [r7, #8]
 8012ac6:	885b      	ldrh	r3, [r3, #2]
 8012ac8:	f24e 0284 	movw	r2, #57476	@ 0xe084
 8012acc:	4293      	cmp	r3, r2
 8012ace:	f000 80bb 	beq.w	8012c48 <vl53l5cx_get_ranging_data+0x224>
 8012ad2:	f24e 0284 	movw	r2, #57476	@ 0xe084
 8012ad6:	4293      	cmp	r3, r2
 8012ad8:	f300 80d2 	bgt.w	8012c80 <vl53l5cx_get_ranging_data+0x25c>
 8012adc:	f24e 0244 	movw	r2, #57412	@ 0xe044
 8012ae0:	4293      	cmp	r3, r2
 8012ae2:	f000 80a3 	beq.w	8012c2c <vl53l5cx_get_ranging_data+0x208>
 8012ae6:	f24e 0244 	movw	r2, #57412	@ 0xe044
 8012aea:	4293      	cmp	r3, r2
 8012aec:	f300 80c8 	bgt.w	8012c80 <vl53l5cx_get_ranging_data+0x25c>
 8012af0:	f64d 7244 	movw	r2, #57156	@ 0xdf44
 8012af4:	4293      	cmp	r3, r2
 8012af6:	f000 808b 	beq.w	8012c10 <vl53l5cx_get_ranging_data+0x1ec>
 8012afa:	f64d 7244 	movw	r2, #57156	@ 0xdf44
 8012afe:	4293      	cmp	r3, r2
 8012b00:	f300 80be 	bgt.w	8012c80 <vl53l5cx_get_ranging_data+0x25c>
 8012b04:	f64d 62c4 	movw	r2, #57028	@ 0xdec4
 8012b08:	4293      	cmp	r3, r2
 8012b0a:	d073      	beq.n	8012bf4 <vl53l5cx_get_ranging_data+0x1d0>
 8012b0c:	f64d 62c4 	movw	r2, #57028	@ 0xdec4
 8012b10:	4293      	cmp	r3, r2
 8012b12:	f300 80b5 	bgt.w	8012c80 <vl53l5cx_get_ranging_data+0x25c>
 8012b16:	f64d 32c4 	movw	r2, #56260	@ 0xdbc4
 8012b1a:	4293      	cmp	r3, r2
 8012b1c:	d05c      	beq.n	8012bd8 <vl53l5cx_get_ranging_data+0x1b4>
 8012b1e:	f64d 32c4 	movw	r2, #56260	@ 0xdbc4
 8012b22:	4293      	cmp	r3, r2
 8012b24:	f300 80ac 	bgt.w	8012c80 <vl53l5cx_get_ranging_data+0x25c>
 8012b28:	f64d 3284 	movw	r2, #56196	@ 0xdb84
 8012b2c:	4293      	cmp	r3, r2
 8012b2e:	d045      	beq.n	8012bbc <vl53l5cx_get_ranging_data+0x198>
 8012b30:	f64d 3284 	movw	r2, #56196	@ 0xdb84
 8012b34:	4293      	cmp	r3, r2
 8012b36:	f300 80a3 	bgt.w	8012c80 <vl53l5cx_get_ranging_data+0x25c>
 8012b3a:	f64d 0258 	movw	r2, #55384	@ 0xd858
 8012b3e:	4293      	cmp	r3, r2
 8012b40:	f000 8090 	beq.w	8012c64 <vl53l5cx_get_ranging_data+0x240>
 8012b44:	f64d 0258 	movw	r2, #55384	@ 0xd858
 8012b48:	4293      	cmp	r3, r2
 8012b4a:	f300 8099 	bgt.w	8012c80 <vl53l5cx_get_ranging_data+0x25c>
 8012b4e:	f245 52d0 	movw	r2, #21968	@ 0x55d0
 8012b52:	4293      	cmp	r3, r2
 8012b54:	d024      	beq.n	8012ba0 <vl53l5cx_get_ranging_data+0x17c>
 8012b56:	f245 52d0 	movw	r2, #21968	@ 0x55d0
 8012b5a:	4293      	cmp	r3, r2
 8012b5c:	f300 8090 	bgt.w	8012c80 <vl53l5cx_get_ranging_data+0x25c>
 8012b60:	f245 42b4 	movw	r2, #21684	@ 0x54b4
 8012b64:	4293      	cmp	r3, r2
 8012b66:	d004      	beq.n	8012b72 <vl53l5cx_get_ranging_data+0x14e>
 8012b68:	f245 42d0 	movw	r2, #21712	@ 0x54d0
 8012b6c:	4293      	cmp	r3, r2
 8012b6e:	d00a      	beq.n	8012b86 <vl53l5cx_get_ranging_data+0x162>
				(void)memcpy(&p_results->motion_indicator,
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
				break;
#endif
			default:
				break;
 8012b70:	e086      	b.n	8012c80 <vl53l5cx_get_ranging_data+0x25c>
						(int8_t)p_dev->temp_buffer[i + (uint32_t)12];
 8012b72:	69bb      	ldr	r3, [r7, #24]
 8012b74:	330c      	adds	r3, #12
 8012b76:	687a      	ldr	r2, [r7, #4]
 8012b78:	4413      	add	r3, r2
 8012b7a:	f893 3500 	ldrb.w	r3, [r3, #1280]	@ 0x500
 8012b7e:	b25a      	sxtb	r2, r3
				p_results->silicon_temp_degc =
 8012b80:	683b      	ldr	r3, [r7, #0]
 8012b82:	701a      	strb	r2, [r3, #0]
				break;
 8012b84:	e07d      	b.n	8012c82 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->ambient_per_spad,
 8012b86:	683b      	ldr	r3, [r7, #0]
 8012b88:	1d18      	adds	r0, r3, #4
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8012b8a:	69bb      	ldr	r3, [r7, #24]
 8012b8c:	3304      	adds	r3, #4
 8012b8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012b92:	687a      	ldr	r2, [r7, #4]
 8012b94:	4413      	add	r3, r2
				(void)memcpy(p_results->ambient_per_spad,
 8012b96:	693a      	ldr	r2, [r7, #16]
 8012b98:	4619      	mov	r1, r3
 8012b9a:	f003 fa84 	bl	80160a6 <memcpy>
				break;
 8012b9e:	e070      	b.n	8012c82 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->nb_spads_enabled,
 8012ba0:	683b      	ldr	r3, [r7, #0]
 8012ba2:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8012ba6:	69bb      	ldr	r3, [r7, #24]
 8012ba8:	3304      	adds	r3, #4
 8012baa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012bae:	687a      	ldr	r2, [r7, #4]
 8012bb0:	4413      	add	r3, r2
				(void)memcpy(p_results->nb_spads_enabled,
 8012bb2:	693a      	ldr	r2, [r7, #16]
 8012bb4:	4619      	mov	r1, r3
 8012bb6:	f003 fa76 	bl	80160a6 <memcpy>
				break;
 8012bba:	e062      	b.n	8012c82 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->nb_target_detected,
 8012bbc:	683b      	ldr	r3, [r7, #0]
 8012bbe:	f503 7082 	add.w	r0, r3, #260	@ 0x104
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8012bc2:	69bb      	ldr	r3, [r7, #24]
 8012bc4:	3304      	adds	r3, #4
 8012bc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012bca:	687a      	ldr	r2, [r7, #4]
 8012bcc:	4413      	add	r3, r2
				(void)memcpy(p_results->nb_target_detected,
 8012bce:	693a      	ldr	r2, [r7, #16]
 8012bd0:	4619      	mov	r1, r3
 8012bd2:	f003 fa68 	bl	80160a6 <memcpy>
				break;
 8012bd6:	e054      	b.n	8012c82 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->signal_per_spad,
 8012bd8:	683b      	ldr	r3, [r7, #0]
 8012bda:	f503 7011 	add.w	r0, r3, #580	@ 0x244
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8012bde:	69bb      	ldr	r3, [r7, #24]
 8012be0:	3304      	adds	r3, #4
 8012be2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012be6:	687a      	ldr	r2, [r7, #4]
 8012be8:	4413      	add	r3, r2
				(void)memcpy(p_results->signal_per_spad,
 8012bea:	693a      	ldr	r2, [r7, #16]
 8012bec:	4619      	mov	r1, r3
 8012bee:	f003 fa5a 	bl	80160a6 <memcpy>
				break;
 8012bf2:	e046      	b.n	8012c82 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->range_sigma_mm,
 8012bf4:	683b      	ldr	r3, [r7, #0]
 8012bf6:	f503 7051 	add.w	r0, r3, #836	@ 0x344
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8012bfa:	69bb      	ldr	r3, [r7, #24]
 8012bfc:	3304      	adds	r3, #4
 8012bfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012c02:	687a      	ldr	r2, [r7, #4]
 8012c04:	4413      	add	r3, r2
				(void)memcpy(p_results->range_sigma_mm,
 8012c06:	693a      	ldr	r2, [r7, #16]
 8012c08:	4619      	mov	r1, r3
 8012c0a:	f003 fa4c 	bl	80160a6 <memcpy>
				break;
 8012c0e:	e038      	b.n	8012c82 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->distance_mm,
 8012c10:	683b      	ldr	r3, [r7, #0]
 8012c12:	f503 7071 	add.w	r0, r3, #964	@ 0x3c4
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8012c16:	69bb      	ldr	r3, [r7, #24]
 8012c18:	3304      	adds	r3, #4
 8012c1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012c1e:	687a      	ldr	r2, [r7, #4]
 8012c20:	4413      	add	r3, r2
				(void)memcpy(p_results->distance_mm,
 8012c22:	693a      	ldr	r2, [r7, #16]
 8012c24:	4619      	mov	r1, r3
 8012c26:	f003 fa3e 	bl	80160a6 <memcpy>
				break;
 8012c2a:	e02a      	b.n	8012c82 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->reflectance,
 8012c2c:	683b      	ldr	r3, [r7, #0]
 8012c2e:	f203 4044 	addw	r0, r3, #1092	@ 0x444
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8012c32:	69bb      	ldr	r3, [r7, #24]
 8012c34:	3304      	adds	r3, #4
 8012c36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012c3a:	687a      	ldr	r2, [r7, #4]
 8012c3c:	4413      	add	r3, r2
				(void)memcpy(p_results->reflectance,
 8012c3e:	693a      	ldr	r2, [r7, #16]
 8012c40:	4619      	mov	r1, r3
 8012c42:	f003 fa30 	bl	80160a6 <memcpy>
				break;
 8012c46:	e01c      	b.n	8012c82 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->target_status,
 8012c48:	683b      	ldr	r3, [r7, #0]
 8012c4a:	f203 4084 	addw	r0, r3, #1156	@ 0x484
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8012c4e:	69bb      	ldr	r3, [r7, #24]
 8012c50:	3304      	adds	r3, #4
 8012c52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012c56:	687a      	ldr	r2, [r7, #4]
 8012c58:	4413      	add	r3, r2
				(void)memcpy(p_results->target_status,
 8012c5a:	693a      	ldr	r2, [r7, #16]
 8012c5c:	4619      	mov	r1, r3
 8012c5e:	f003 fa22 	bl	80160a6 <memcpy>
				break;
 8012c62:	e00e      	b.n	8012c82 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(&p_results->motion_indicator,
 8012c64:	683b      	ldr	r3, [r7, #0]
 8012c66:	f203 40c4 	addw	r0, r3, #1220	@ 0x4c4
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8012c6a:	69bb      	ldr	r3, [r7, #24]
 8012c6c:	3304      	adds	r3, #4
 8012c6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012c72:	687a      	ldr	r2, [r7, #4]
 8012c74:	4413      	add	r3, r2
				(void)memcpy(&p_results->motion_indicator,
 8012c76:	693a      	ldr	r2, [r7, #16]
 8012c78:	4619      	mov	r1, r3
 8012c7a:	f003 fa14 	bl	80160a6 <memcpy>
				break;
 8012c7e:	e000      	b.n	8012c82 <vl53l5cx_get_ranging_data+0x25e>
				break;
 8012c80:	bf00      	nop
		}
		i += msize;
 8012c82:	69ba      	ldr	r2, [r7, #24]
 8012c84:	693b      	ldr	r3, [r7, #16]
 8012c86:	4413      	add	r3, r2
 8012c88:	61bb      	str	r3, [r7, #24]
             < (uint32_t)p_dev->data_read_size; i+=(uint32_t)4)
 8012c8a:	69bb      	ldr	r3, [r7, #24]
 8012c8c:	3304      	adds	r3, #4
 8012c8e:	61bb      	str	r3, [r7, #24]
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	685b      	ldr	r3, [r3, #4]
 8012c94:	69ba      	ldr	r2, [r7, #24]
 8012c96:	429a      	cmp	r2, r3
 8012c98:	f4ff aeeb 	bcc.w	8012a72 <vl53l5cx_get_ranging_data+0x4e>

#ifndef VL53L5CX_USE_RAW_FORMAT

	/* Convert data into their real format */
#ifndef VL53L5CX_DISABLE_AMBIENT_PER_SPAD
	for(i = 0; i < (uint32_t)VL53L5CX_RESOLUTION_8X8; i++)
 8012c9c:	2300      	movs	r3, #0
 8012c9e:	61bb      	str	r3, [r7, #24]
 8012ca0:	e00d      	b.n	8012cbe <vl53l5cx_get_ranging_data+0x29a>
	{
		p_results->ambient_per_spad[i] /= (uint32_t)2048;
 8012ca2:	683a      	ldr	r2, [r7, #0]
 8012ca4:	69bb      	ldr	r3, [r7, #24]
 8012ca6:	009b      	lsls	r3, r3, #2
 8012ca8:	4413      	add	r3, r2
 8012caa:	685b      	ldr	r3, [r3, #4]
 8012cac:	0ada      	lsrs	r2, r3, #11
 8012cae:	6839      	ldr	r1, [r7, #0]
 8012cb0:	69bb      	ldr	r3, [r7, #24]
 8012cb2:	009b      	lsls	r3, r3, #2
 8012cb4:	440b      	add	r3, r1
 8012cb6:	605a      	str	r2, [r3, #4]
	for(i = 0; i < (uint32_t)VL53L5CX_RESOLUTION_8X8; i++)
 8012cb8:	69bb      	ldr	r3, [r7, #24]
 8012cba:	3301      	adds	r3, #1
 8012cbc:	61bb      	str	r3, [r7, #24]
 8012cbe:	69bb      	ldr	r3, [r7, #24]
 8012cc0:	2b3f      	cmp	r3, #63	@ 0x3f
 8012cc2:	d9ee      	bls.n	8012ca2 <vl53l5cx_get_ranging_data+0x27e>
	}
#endif

	for(i = 0; i < (uint32_t)(VL53L5CX_RESOLUTION_8X8
 8012cc4:	2300      	movs	r3, #0
 8012cc6:	61bb      	str	r3, [r7, #24]
 8012cc8:	e056      	b.n	8012d78 <vl53l5cx_get_ranging_data+0x354>
			*VL53L5CX_NB_TARGET_PER_ZONE); i++)
	{
#ifndef VL53L5CX_DISABLE_DISTANCE_MM
		p_results->distance_mm[i] /= 4;
 8012cca:	683a      	ldr	r2, [r7, #0]
 8012ccc:	69bb      	ldr	r3, [r7, #24]
 8012cce:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8012cd2:	005b      	lsls	r3, r3, #1
 8012cd4:	4413      	add	r3, r2
 8012cd6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	da00      	bge.n	8012ce0 <vl53l5cx_get_ranging_data+0x2bc>
 8012cde:	3303      	adds	r3, #3
 8012ce0:	109b      	asrs	r3, r3, #2
 8012ce2:	b219      	sxth	r1, r3
 8012ce4:	683a      	ldr	r2, [r7, #0]
 8012ce6:	69bb      	ldr	r3, [r7, #24]
 8012ce8:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8012cec:	005b      	lsls	r3, r3, #1
 8012cee:	4413      	add	r3, r2
 8012cf0:	460a      	mov	r2, r1
 8012cf2:	809a      	strh	r2, [r3, #4]
		if(p_results->distance_mm[i] < 0)
 8012cf4:	683a      	ldr	r2, [r7, #0]
 8012cf6:	69bb      	ldr	r3, [r7, #24]
 8012cf8:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8012cfc:	005b      	lsls	r3, r3, #1
 8012cfe:	4413      	add	r3, r2
 8012d00:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8012d04:	2b00      	cmp	r3, #0
 8012d06:	da07      	bge.n	8012d18 <vl53l5cx_get_ranging_data+0x2f4>
		{
			p_results->distance_mm[i] = 0;
 8012d08:	683a      	ldr	r2, [r7, #0]
 8012d0a:	69bb      	ldr	r3, [r7, #24]
 8012d0c:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8012d10:	005b      	lsls	r3, r3, #1
 8012d12:	4413      	add	r3, r2
 8012d14:	2200      	movs	r2, #0
 8012d16:	809a      	strh	r2, [r3, #4]
		}
#endif
#ifndef VL53L5CX_DISABLE_REFLECTANCE_PERCENT
		p_results->reflectance[i] /= (uint8_t)2;
 8012d18:	683a      	ldr	r2, [r7, #0]
 8012d1a:	69bb      	ldr	r3, [r7, #24]
 8012d1c:	4413      	add	r3, r2
 8012d1e:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 8012d22:	781b      	ldrb	r3, [r3, #0]
 8012d24:	085b      	lsrs	r3, r3, #1
 8012d26:	b2d9      	uxtb	r1, r3
 8012d28:	683a      	ldr	r2, [r7, #0]
 8012d2a:	69bb      	ldr	r3, [r7, #24]
 8012d2c:	4413      	add	r3, r2
 8012d2e:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 8012d32:	460a      	mov	r2, r1
 8012d34:	701a      	strb	r2, [r3, #0]
#endif
#ifndef VL53L5CX_DISABLE_RANGE_SIGMA_MM
		p_results->range_sigma_mm[i] /= (uint16_t)128;
 8012d36:	683a      	ldr	r2, [r7, #0]
 8012d38:	69bb      	ldr	r3, [r7, #24]
 8012d3a:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8012d3e:	005b      	lsls	r3, r3, #1
 8012d40:	4413      	add	r3, r2
 8012d42:	889b      	ldrh	r3, [r3, #4]
 8012d44:	09db      	lsrs	r3, r3, #7
 8012d46:	b299      	uxth	r1, r3
 8012d48:	683a      	ldr	r2, [r7, #0]
 8012d4a:	69bb      	ldr	r3, [r7, #24]
 8012d4c:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8012d50:	005b      	lsls	r3, r3, #1
 8012d52:	4413      	add	r3, r2
 8012d54:	460a      	mov	r2, r1
 8012d56:	809a      	strh	r2, [r3, #4]
#endif
#ifndef VL53L5CX_DISABLE_SIGNAL_PER_SPAD
		p_results->signal_per_spad[i] /= (uint32_t)2048;
 8012d58:	683a      	ldr	r2, [r7, #0]
 8012d5a:	69bb      	ldr	r3, [r7, #24]
 8012d5c:	3390      	adds	r3, #144	@ 0x90
 8012d5e:	009b      	lsls	r3, r3, #2
 8012d60:	4413      	add	r3, r2
 8012d62:	685b      	ldr	r3, [r3, #4]
 8012d64:	0ada      	lsrs	r2, r3, #11
 8012d66:	6839      	ldr	r1, [r7, #0]
 8012d68:	69bb      	ldr	r3, [r7, #24]
 8012d6a:	3390      	adds	r3, #144	@ 0x90
 8012d6c:	009b      	lsls	r3, r3, #2
 8012d6e:	440b      	add	r3, r1
 8012d70:	605a      	str	r2, [r3, #4]
			*VL53L5CX_NB_TARGET_PER_ZONE); i++)
 8012d72:	69bb      	ldr	r3, [r7, #24]
 8012d74:	3301      	adds	r3, #1
 8012d76:	61bb      	str	r3, [r7, #24]
	for(i = 0; i < (uint32_t)(VL53L5CX_RESOLUTION_8X8
 8012d78:	69bb      	ldr	r3, [r7, #24]
 8012d7a:	2b3f      	cmp	r3, #63	@ 0x3f
 8012d7c:	d9a5      	bls.n	8012cca <vl53l5cx_get_ranging_data+0x2a6>
#endif
	}

	/* Set target status to 255 if no target is detected for this zone */
#ifndef VL53L5CX_DISABLE_NB_TARGET_DETECTED
	for(i = 0; i < (uint32_t)VL53L5CX_RESOLUTION_8X8; i++)
 8012d7e:	2300      	movs	r3, #0
 8012d80:	61bb      	str	r3, [r7, #24]
 8012d82:	e01b      	b.n	8012dbc <vl53l5cx_get_ranging_data+0x398>
	{
		if(p_results->nb_target_detected[i] == (uint8_t)0){
 8012d84:	683a      	ldr	r2, [r7, #0]
 8012d86:	69bb      	ldr	r3, [r7, #24]
 8012d88:	4413      	add	r3, r2
 8012d8a:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8012d8e:	781b      	ldrb	r3, [r3, #0]
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	d110      	bne.n	8012db6 <vl53l5cx_get_ranging_data+0x392>
			for(j = 0; j < (uint32_t)
 8012d94:	2300      	movs	r3, #0
 8012d96:	617b      	str	r3, [r7, #20]
 8012d98:	e00a      	b.n	8012db0 <vl53l5cx_get_ranging_data+0x38c>
				VL53L5CX_NB_TARGET_PER_ZONE; j++)
			{
#ifndef VL53L5CX_DISABLE_TARGET_STATUS
				p_results->target_status
				[((uint32_t)VL53L5CX_NB_TARGET_PER_ZONE
					*(uint32_t)i) + j]=(uint8_t)255;
 8012d9a:	69ba      	ldr	r2, [r7, #24]
 8012d9c:	697b      	ldr	r3, [r7, #20]
 8012d9e:	4413      	add	r3, r2
 8012da0:	683a      	ldr	r2, [r7, #0]
 8012da2:	4413      	add	r3, r2
 8012da4:	22ff      	movs	r2, #255	@ 0xff
 8012da6:	f883 2484 	strb.w	r2, [r3, #1156]	@ 0x484
				VL53L5CX_NB_TARGET_PER_ZONE; j++)
 8012daa:	697b      	ldr	r3, [r7, #20]
 8012dac:	3301      	adds	r3, #1
 8012dae:	617b      	str	r3, [r7, #20]
			for(j = 0; j < (uint32_t)
 8012db0:	697b      	ldr	r3, [r7, #20]
 8012db2:	2b00      	cmp	r3, #0
 8012db4:	d0f1      	beq.n	8012d9a <vl53l5cx_get_ranging_data+0x376>
	for(i = 0; i < (uint32_t)VL53L5CX_RESOLUTION_8X8; i++)
 8012db6:	69bb      	ldr	r3, [r7, #24]
 8012db8:	3301      	adds	r3, #1
 8012dba:	61bb      	str	r3, [r7, #24]
 8012dbc:	69bb      	ldr	r3, [r7, #24]
 8012dbe:	2b3f      	cmp	r3, #63	@ 0x3f
 8012dc0:	d9e0      	bls.n	8012d84 <vl53l5cx_get_ranging_data+0x360>
		}
	}
#endif

#ifndef VL53L5CX_DISABLE_MOTION_INDICATOR
	for(i = 0; i < (uint32_t)32; i++)
 8012dc2:	2300      	movs	r3, #0
 8012dc4:	61bb      	str	r3, [r7, #24]
 8012dc6:	e014      	b.n	8012df2 <vl53l5cx_get_ranging_data+0x3ce>
	{
		p_results->motion_indicator.motion[i] /= (uint32_t)65535;
 8012dc8:	683a      	ldr	r2, [r7, #0]
 8012dca:	69bb      	ldr	r3, [r7, #24]
 8012dcc:	f503 7399 	add.w	r3, r3, #306	@ 0x132
 8012dd0:	009b      	lsls	r3, r3, #2
 8012dd2:	4413      	add	r3, r2
 8012dd4:	689b      	ldr	r3, [r3, #8]
 8012dd6:	4a1f      	ldr	r2, [pc, #124]	@ (8012e54 <vl53l5cx_get_ranging_data+0x430>)
 8012dd8:	fba2 2303 	umull	r2, r3, r2, r3
 8012ddc:	0bda      	lsrs	r2, r3, #15
 8012dde:	6839      	ldr	r1, [r7, #0]
 8012de0:	69bb      	ldr	r3, [r7, #24]
 8012de2:	f503 7399 	add.w	r3, r3, #306	@ 0x132
 8012de6:	009b      	lsls	r3, r3, #2
 8012de8:	440b      	add	r3, r1
 8012dea:	609a      	str	r2, [r3, #8]
	for(i = 0; i < (uint32_t)32; i++)
 8012dec:	69bb      	ldr	r3, [r7, #24]
 8012dee:	3301      	adds	r3, #1
 8012df0:	61bb      	str	r3, [r7, #24]
 8012df2:	69bb      	ldr	r3, [r7, #24]
 8012df4:	2b1f      	cmp	r3, #31
 8012df6:	d9e7      	bls.n	8012dc8 <vl53l5cx_get_ranging_data+0x3a4>

#endif

	/* Check if footer id and header id are matching. This allows to detect
	 * corrupted frames */
	header_id = ((uint16_t)(p_dev->temp_buffer[0x8])<<8) & 0xFF00U;
 8012df8:	687b      	ldr	r3, [r7, #4]
 8012dfa:	f893 3508 	ldrb.w	r3, [r3, #1288]	@ 0x508
 8012dfe:	021b      	lsls	r3, r3, #8
 8012e00:	81fb      	strh	r3, [r7, #14]
	header_id |= ((uint16_t)(p_dev->temp_buffer[0x9])) & 0x00FFU;
 8012e02:	687b      	ldr	r3, [r7, #4]
 8012e04:	f893 3509 	ldrb.w	r3, [r3, #1289]	@ 0x509
 8012e08:	461a      	mov	r2, r3
 8012e0a:	89fb      	ldrh	r3, [r7, #14]
 8012e0c:	4313      	orrs	r3, r2
 8012e0e:	81fb      	strh	r3, [r7, #14]

	footer_id = ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8012e10:	687b      	ldr	r3, [r7, #4]
 8012e12:	685b      	ldr	r3, [r3, #4]
		- (uint32_t)4]) << 8) & 0xFF00U;
 8012e14:	3b04      	subs	r3, #4
	footer_id = ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8012e16:	687a      	ldr	r2, [r7, #4]
 8012e18:	4413      	add	r3, r2
 8012e1a:	f893 3500 	ldrb.w	r3, [r3, #1280]	@ 0x500
 8012e1e:	021b      	lsls	r3, r3, #8
 8012e20:	81bb      	strh	r3, [r7, #12]
	footer_id |= ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	685b      	ldr	r3, [r3, #4]
		- (uint32_t)3])) & 0xFFU;
 8012e26:	3b03      	subs	r3, #3
	footer_id |= ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8012e28:	687a      	ldr	r2, [r7, #4]
 8012e2a:	4413      	add	r3, r2
 8012e2c:	f893 3500 	ldrb.w	r3, [r3, #1280]	@ 0x500
 8012e30:	461a      	mov	r2, r3
 8012e32:	89bb      	ldrh	r3, [r7, #12]
 8012e34:	4313      	orrs	r3, r2
 8012e36:	81bb      	strh	r3, [r7, #12]

	if(header_id != footer_id)
 8012e38:	89fa      	ldrh	r2, [r7, #14]
 8012e3a:	89bb      	ldrh	r3, [r7, #12]
 8012e3c:	429a      	cmp	r2, r3
 8012e3e:	d003      	beq.n	8012e48 <vl53l5cx_get_ranging_data+0x424>
	{
		status |= VL53L5CX_STATUS_CORRUPTED_FRAME;
 8012e40:	7ffb      	ldrb	r3, [r7, #31]
 8012e42:	f043 0302 	orr.w	r3, r3, #2
 8012e46:	77fb      	strb	r3, [r7, #31]
	}

	return status;
 8012e48:	7ffb      	ldrb	r3, [r7, #31]
}
 8012e4a:	4618      	mov	r0, r3
 8012e4c:	3720      	adds	r7, #32
 8012e4e:	46bd      	mov	sp, r7
 8012e50:	bd80      	pop	{r7, pc}
 8012e52:	bf00      	nop
 8012e54:	80008001 	.word	0x80008001

08012e58 <vl53l5cx_get_resolution>:

uint8_t vl53l5cx_get_resolution(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*p_resolution)
{
 8012e58:	b580      	push	{r7, lr}
 8012e5a:	b084      	sub	sp, #16
 8012e5c:	af00      	add	r7, sp, #0
 8012e5e:	6078      	str	r0, [r7, #4]
 8012e60:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 8012e62:	2300      	movs	r3, #0
 8012e64:	73fb      	strb	r3, [r7, #15]

	status |= vl53l5cx_dci_read_data(p_dev, p_dev->temp_buffer,
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	f503 61a0 	add.w	r1, r3, #1280	@ 0x500
 8012e6c:	2308      	movs	r3, #8
 8012e6e:	f245 4250 	movw	r2, #21584	@ 0x5450
 8012e72:	6878      	ldr	r0, [r7, #4]
 8012e74:	f000 f816 	bl	8012ea4 <vl53l5cx_dci_read_data>
 8012e78:	4603      	mov	r3, r0
 8012e7a:	461a      	mov	r2, r3
 8012e7c:	7bfb      	ldrb	r3, [r7, #15]
 8012e7e:	4313      	orrs	r3, r2
 8012e80:	73fb      	strb	r3, [r7, #15]
			VL53L5CX_DCI_ZONE_CONFIG, 8);
	*p_resolution = p_dev->temp_buffer[0x00]*p_dev->temp_buffer[0x01];
 8012e82:	687b      	ldr	r3, [r7, #4]
 8012e84:	f893 2500 	ldrb.w	r2, [r3, #1280]	@ 0x500
 8012e88:	687b      	ldr	r3, [r7, #4]
 8012e8a:	f893 3501 	ldrb.w	r3, [r3, #1281]	@ 0x501
 8012e8e:	fb12 f303 	smulbb	r3, r2, r3
 8012e92:	b2da      	uxtb	r2, r3
 8012e94:	683b      	ldr	r3, [r7, #0]
 8012e96:	701a      	strb	r2, [r3, #0]

	return status;
 8012e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e9a:	4618      	mov	r0, r3
 8012e9c:	3710      	adds	r7, #16
 8012e9e:	46bd      	mov	sp, r7
 8012ea0:	bd80      	pop	{r7, pc}
	...

08012ea4 <vl53l5cx_dci_read_data>:
uint8_t vl53l5cx_dci_read_data(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*data,
		uint32_t			index,
		uint16_t			data_size)
{
 8012ea4:	b580      	push	{r7, lr}
 8012ea6:	b08c      	sub	sp, #48	@ 0x30
 8012ea8:	af02      	add	r7, sp, #8
 8012eaa:	60f8      	str	r0, [r7, #12]
 8012eac:	60b9      	str	r1, [r7, #8]
 8012eae:	607a      	str	r2, [r7, #4]
 8012eb0:	807b      	strh	r3, [r7, #2]
	int16_t i;
	uint8_t status = VL53L5CX_STATUS_OK;
 8012eb2:	2300      	movs	r3, #0
 8012eb4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        uint32_t rd_size = (uint32_t) data_size + (uint32_t)12;
 8012eb8:	887b      	ldrh	r3, [r7, #2]
 8012eba:	330c      	adds	r3, #12
 8012ebc:	623b      	str	r3, [r7, #32]
	uint8_t cmd[] = {0x00, 0x00, 0x00, 0x00,
 8012ebe:	4a3d      	ldr	r2, [pc, #244]	@ (8012fb4 <vl53l5cx_dci_read_data+0x110>)
 8012ec0:	f107 0314 	add.w	r3, r7, #20
 8012ec4:	ca07      	ldmia	r2, {r0, r1, r2}
 8012ec6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			0x00, 0x00, 0x00, 0x0f,
			0x00, 0x02, 0x00, 0x08};

	/* Check if tmp buffer is large enough */
	if((data_size + (uint16_t)12)>(uint16_t)VL53L5CX_TEMPORARY_BUFFER_SIZE)
 8012eca:	887b      	ldrh	r3, [r7, #2]
 8012ecc:	f5b3 6fb4 	cmp.w	r3, #1440	@ 0x5a0
 8012ed0:	d903      	bls.n	8012eda <vl53l5cx_dci_read_data+0x36>
	{
		status |= VL53L5CX_STATUS_ERROR;
 8012ed2:	23ff      	movs	r3, #255	@ 0xff
 8012ed4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8012ed8:	e065      	b.n	8012fa6 <vl53l5cx_dci_read_data+0x102>
	}
	else
	{
		cmd[0] = (uint8_t)(index >> 8);	
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	0a1b      	lsrs	r3, r3, #8
 8012ede:	b2db      	uxtb	r3, r3
 8012ee0:	753b      	strb	r3, [r7, #20]
		cmd[1] = (uint8_t)(index & (uint32_t)0xff);			
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	b2db      	uxtb	r3, r3
 8012ee6:	757b      	strb	r3, [r7, #21]
		cmd[2] = (uint8_t)((data_size & (uint16_t)0xff0) >> 4);
 8012ee8:	887b      	ldrh	r3, [r7, #2]
 8012eea:	111b      	asrs	r3, r3, #4
 8012eec:	b2db      	uxtb	r3, r3
 8012eee:	75bb      	strb	r3, [r7, #22]
		cmd[3] = (uint8_t)((data_size & (uint16_t)0xf) << 4);
 8012ef0:	887b      	ldrh	r3, [r7, #2]
 8012ef2:	b2db      	uxtb	r3, r3
 8012ef4:	011b      	lsls	r3, r3, #4
 8012ef6:	b2db      	uxtb	r3, r3
 8012ef8:	75fb      	strb	r3, [r7, #23]

	/* Request data reading from FW */
		status |= VL53L5CX_WrMulti(&(p_dev->platform),
 8012efa:	68f8      	ldr	r0, [r7, #12]
 8012efc:	f107 0214 	add.w	r2, r7, #20
 8012f00:	230c      	movs	r3, #12
 8012f02:	f642 71f4 	movw	r1, #12276	@ 0x2ff4
 8012f06:	f7fe facf 	bl	80114a8 <VL53L5CX_WrMulti>
 8012f0a:	4603      	mov	r3, r0
 8012f0c:	461a      	mov	r2, r3
 8012f0e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8012f12:	4313      	orrs	r3, r2
 8012f14:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
			(VL53L5CX_UI_CMD_END-(uint16_t)11),cmd, sizeof(cmd));
		status |= _vl53l5cx_poll_for_answer(p_dev, 4, 1,
 8012f18:	2303      	movs	r3, #3
 8012f1a:	9301      	str	r3, [sp, #4]
 8012f1c:	23ff      	movs	r3, #255	@ 0xff
 8012f1e:	9300      	str	r3, [sp, #0]
 8012f20:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8012f24:	2201      	movs	r2, #1
 8012f26:	2104      	movs	r1, #4
 8012f28:	68f8      	ldr	r0, [r7, #12]
 8012f2a:	f7fe fb52 	bl	80115d2 <_vl53l5cx_poll_for_answer>
 8012f2e:	4603      	mov	r3, r0
 8012f30:	461a      	mov	r2, r3
 8012f32:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8012f36:	4313      	orrs	r3, r2
 8012f38:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
			VL53L5CX_UI_CMD_STATUS,
			0xff, 0x03);

	/* Read new data sent (4 bytes header + data_size + 8 bytes footer) */
		status |= VL53L5CX_RdMulti(&(p_dev->platform), VL53L5CX_UI_CMD_START,
 8012f3c:	68f8      	ldr	r0, [r7, #12]
			p_dev->temp_buffer, rd_size);
 8012f3e:	68fb      	ldr	r3, [r7, #12]
 8012f40:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
		status |= VL53L5CX_RdMulti(&(p_dev->platform), VL53L5CX_UI_CMD_START,
 8012f44:	6a3b      	ldr	r3, [r7, #32]
 8012f46:	f642 4104 	movw	r1, #11268	@ 0x2c04
 8012f4a:	f7fe facd 	bl	80114e8 <VL53L5CX_RdMulti>
 8012f4e:	4603      	mov	r3, r0
 8012f50:	461a      	mov	r2, r3
 8012f52:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8012f56:	4313      	orrs	r3, r2
 8012f58:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
		VL53L5CX_SwapBuffer(p_dev->temp_buffer, data_size + (uint16_t)12);
 8012f5c:	68fb      	ldr	r3, [r7, #12]
 8012f5e:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
 8012f62:	887b      	ldrh	r3, [r7, #2]
 8012f64:	330c      	adds	r3, #12
 8012f66:	b29b      	uxth	r3, r3
 8012f68:	4619      	mov	r1, r3
 8012f6a:	4610      	mov	r0, r2
 8012f6c:	f7fe faee 	bl	801154c <VL53L5CX_SwapBuffer>

	/* Copy data from FW into input structure (-4 bytes to remove header) */
		for(i = 0 ; i < (int16_t)data_size;i++){
 8012f70:	2300      	movs	r3, #0
 8012f72:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8012f74:	e011      	b.n	8012f9a <vl53l5cx_dci_read_data+0xf6>
			data[i] = p_dev->temp_buffer[i + 4];
 8012f76:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8012f7a:	1d1a      	adds	r2, r3, #4
 8012f7c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8012f80:	68b9      	ldr	r1, [r7, #8]
 8012f82:	440b      	add	r3, r1
 8012f84:	68f9      	ldr	r1, [r7, #12]
 8012f86:	440a      	add	r2, r1
 8012f88:	f892 2500 	ldrb.w	r2, [r2, #1280]	@ 0x500
 8012f8c:	701a      	strb	r2, [r3, #0]
		for(i = 0 ; i < (int16_t)data_size;i++){
 8012f8e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8012f92:	b29b      	uxth	r3, r3
 8012f94:	3301      	adds	r3, #1
 8012f96:	b29b      	uxth	r3, r3
 8012f98:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8012f9a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8012f9e:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 8012fa2:	429a      	cmp	r2, r3
 8012fa4:	dbe7      	blt.n	8012f76 <vl53l5cx_dci_read_data+0xd2>
		}
	}

	return status;
 8012fa6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
}
 8012faa:	4618      	mov	r0, r3
 8012fac:	3728      	adds	r7, #40	@ 0x28
 8012fae:	46bd      	mov	sp, r7
 8012fb0:	bd80      	pop	{r7, pc}
 8012fb2:	bf00      	nop
 8012fb4:	08018d38 	.word	0x08018d38

08012fb8 <vl53l5cx_dci_write_data>:
uint8_t vl53l5cx_dci_write_data(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*data,
		uint32_t			index,
		uint16_t			data_size)
{
 8012fb8:	b580      	push	{r7, lr}
 8012fba:	b08c      	sub	sp, #48	@ 0x30
 8012fbc:	af02      	add	r7, sp, #8
 8012fbe:	60f8      	str	r0, [r7, #12]
 8012fc0:	60b9      	str	r1, [r7, #8]
 8012fc2:	607a      	str	r2, [r7, #4]
 8012fc4:	807b      	strh	r3, [r7, #2]
	uint8_t status = VL53L5CX_STATUS_OK;
 8012fc6:	2300      	movs	r3, #0
 8012fc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	int16_t i;

	uint8_t headers[] = {0x00, 0x00, 0x00, 0x00};
 8012fcc:	2300      	movs	r3, #0
 8012fce:	61fb      	str	r3, [r7, #28]
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0f, 0x05, 0x01,
 8012fd0:	2300      	movs	r3, #0
 8012fd2:	753b      	strb	r3, [r7, #20]
 8012fd4:	2300      	movs	r3, #0
 8012fd6:	757b      	strb	r3, [r7, #21]
 8012fd8:	2300      	movs	r3, #0
 8012fda:	75bb      	strb	r3, [r7, #22]
 8012fdc:	230f      	movs	r3, #15
 8012fde:	75fb      	strb	r3, [r7, #23]
 8012fe0:	2305      	movs	r3, #5
 8012fe2:	763b      	strb	r3, [r7, #24]
 8012fe4:	2301      	movs	r3, #1
 8012fe6:	767b      	strb	r3, [r7, #25]
			(uint8_t)((data_size + (uint16_t)8) >> 8), 
 8012fe8:	887b      	ldrh	r3, [r7, #2]
 8012fea:	3308      	adds	r3, #8
 8012fec:	121b      	asrs	r3, r3, #8
 8012fee:	b2db      	uxtb	r3, r3
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0f, 0x05, 0x01,
 8012ff0:	76bb      	strb	r3, [r7, #26]
			(uint8_t)((data_size + (uint16_t)8) & (uint8_t)0xFF)};
 8012ff2:	887b      	ldrh	r3, [r7, #2]
 8012ff4:	b2db      	uxtb	r3, r3
 8012ff6:	3308      	adds	r3, #8
 8012ff8:	b2db      	uxtb	r3, r3
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0f, 0x05, 0x01,
 8012ffa:	76fb      	strb	r3, [r7, #27]

	uint16_t address = (uint16_t)VL53L5CX_UI_CMD_END - 
 8012ffc:	887b      	ldrh	r3, [r7, #2]
 8012ffe:	f5c3 533f 	rsb	r3, r3, #12224	@ 0x2fc0
 8013002:	3334      	adds	r3, #52	@ 0x34
 8013004:	847b      	strh	r3, [r7, #34]	@ 0x22
		(data_size + (uint16_t)12) + (uint16_t)1;

	/* Check if cmd buffer is large enough */
	if((data_size + (uint16_t)12) 
 8013006:	887b      	ldrh	r3, [r7, #2]
 8013008:	f5b3 6fb4 	cmp.w	r3, #1440	@ 0x5a0
 801300c:	d903      	bls.n	8013016 <vl53l5cx_dci_write_data+0x5e>
           > (uint16_t)VL53L5CX_TEMPORARY_BUFFER_SIZE)
	{
		status |= VL53L5CX_STATUS_ERROR;
 801300e:	23ff      	movs	r3, #255	@ 0xff
 8013010:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013014:	e068      	b.n	80130e8 <vl53l5cx_dci_write_data+0x130>
	}
	else
	{
		headers[0] = (uint8_t)(index >> 8);
 8013016:	687b      	ldr	r3, [r7, #4]
 8013018:	0a1b      	lsrs	r3, r3, #8
 801301a:	b2db      	uxtb	r3, r3
 801301c:	773b      	strb	r3, [r7, #28]
		headers[1] = (uint8_t)(index & (uint32_t)0xff);
 801301e:	687b      	ldr	r3, [r7, #4]
 8013020:	b2db      	uxtb	r3, r3
 8013022:	777b      	strb	r3, [r7, #29]
		headers[2] = (uint8_t)(((data_size & (uint16_t)0xff0) >> 4));
 8013024:	887b      	ldrh	r3, [r7, #2]
 8013026:	111b      	asrs	r3, r3, #4
 8013028:	b2db      	uxtb	r3, r3
 801302a:	77bb      	strb	r3, [r7, #30]
		headers[3] = (uint8_t)((data_size & (uint16_t)0xf) << 4);
 801302c:	887b      	ldrh	r3, [r7, #2]
 801302e:	b2db      	uxtb	r3, r3
 8013030:	011b      	lsls	r3, r3, #4
 8013032:	b2db      	uxtb	r3, r3
 8013034:	77fb      	strb	r3, [r7, #31]

	/* Copy data from structure to FW format (+4 bytes to add header) */
		VL53L5CX_SwapBuffer(data, data_size);
 8013036:	887b      	ldrh	r3, [r7, #2]
 8013038:	4619      	mov	r1, r3
 801303a:	68b8      	ldr	r0, [r7, #8]
 801303c:	f7fe fa86 	bl	801154c <VL53L5CX_SwapBuffer>
		for(i = (int16_t)data_size - (int16_t)1 ; i >= 0; i--)
 8013040:	887b      	ldrh	r3, [r7, #2]
 8013042:	3b01      	subs	r3, #1
 8013044:	b29b      	uxth	r3, r3
 8013046:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8013048:	e012      	b.n	8013070 <vl53l5cx_dci_write_data+0xb8>
		{
			p_dev->temp_buffer[i + 4] = data[i];
 801304a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801304e:	68ba      	ldr	r2, [r7, #8]
 8013050:	441a      	add	r2, r3
 8013052:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8013056:	3304      	adds	r3, #4
 8013058:	7811      	ldrb	r1, [r2, #0]
 801305a:	68fa      	ldr	r2, [r7, #12]
 801305c:	4413      	add	r3, r2
 801305e:	460a      	mov	r2, r1
 8013060:	f883 2500 	strb.w	r2, [r3, #1280]	@ 0x500
		for(i = (int16_t)data_size - (int16_t)1 ; i >= 0; i--)
 8013064:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8013068:	b29b      	uxth	r3, r3
 801306a:	3b01      	subs	r3, #1
 801306c:	b29b      	uxth	r3, r3
 801306e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8013070:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8013074:	2b00      	cmp	r3, #0
 8013076:	dae8      	bge.n	801304a <vl53l5cx_dci_write_data+0x92>
		}

	/* Add headers and footer */
		(void)memcpy(&p_dev->temp_buffer[0], headers, sizeof(headers));
 8013078:	68fb      	ldr	r3, [r7, #12]
 801307a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801307e:	69fa      	ldr	r2, [r7, #28]
 8013080:	601a      	str	r2, [r3, #0]
		(void)memcpy(&p_dev->temp_buffer[data_size + (uint16_t)4],
 8013082:	887b      	ldrh	r3, [r7, #2]
 8013084:	3304      	adds	r3, #4
 8013086:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801308a:	68fa      	ldr	r2, [r7, #12]
 801308c:	4413      	add	r3, r2
 801308e:	461a      	mov	r2, r3
 8013090:	f107 0314 	add.w	r3, r7, #20
 8013094:	cb03      	ldmia	r3!, {r0, r1}
 8013096:	6010      	str	r0, [r2, #0]
 8013098:	6051      	str	r1, [r2, #4]
			footer, sizeof(footer));

	/* Send data to FW */
		status |= VL53L5CX_WrMulti(&(p_dev->platform),address,
 801309a:	68f8      	ldr	r0, [r7, #12]
			p_dev->temp_buffer,
 801309c:	68fb      	ldr	r3, [r7, #12]
 801309e:	f503 62a0 	add.w	r2, r3, #1280	@ 0x500
			(uint32_t)((uint32_t)data_size + (uint32_t)12));
 80130a2:	887b      	ldrh	r3, [r7, #2]
		status |= VL53L5CX_WrMulti(&(p_dev->platform),address,
 80130a4:	330c      	adds	r3, #12
 80130a6:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 80130a8:	f7fe f9fe 	bl	80114a8 <VL53L5CX_WrMulti>
 80130ac:	4603      	mov	r3, r0
 80130ae:	461a      	mov	r2, r3
 80130b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80130b4:	4313      	orrs	r3, r2
 80130b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		status |= _vl53l5cx_poll_for_answer(p_dev, 4, 1,
 80130ba:	2303      	movs	r3, #3
 80130bc:	9301      	str	r3, [sp, #4]
 80130be:	23ff      	movs	r3, #255	@ 0xff
 80130c0:	9300      	str	r3, [sp, #0]
 80130c2:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 80130c6:	2201      	movs	r2, #1
 80130c8:	2104      	movs	r1, #4
 80130ca:	68f8      	ldr	r0, [r7, #12]
 80130cc:	f7fe fa81 	bl	80115d2 <_vl53l5cx_poll_for_answer>
 80130d0:	4603      	mov	r3, r0
 80130d2:	461a      	mov	r2, r3
 80130d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80130d8:	4313      	orrs	r3, r2
 80130da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

		VL53L5CX_SwapBuffer(data, data_size);
 80130de:	887b      	ldrh	r3, [r7, #2]
 80130e0:	4619      	mov	r1, r3
 80130e2:	68b8      	ldr	r0, [r7, #8]
 80130e4:	f7fe fa32 	bl	801154c <VL53L5CX_SwapBuffer>
	}

	return status;
 80130e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80130ec:	4618      	mov	r0, r3
 80130ee:	3728      	adds	r7, #40	@ 0x28
 80130f0:	46bd      	mov	sp, r7
 80130f2:	bd80      	pop	{r7, pc}

080130f4 <vl53l5cx_dci_replace_data>:
		uint32_t			index,
		uint16_t			data_size,
		uint8_t				*new_data,
		uint16_t			new_data_size,
		uint16_t			new_data_pos)
{
 80130f4:	b580      	push	{r7, lr}
 80130f6:	b086      	sub	sp, #24
 80130f8:	af00      	add	r7, sp, #0
 80130fa:	60f8      	str	r0, [r7, #12]
 80130fc:	60b9      	str	r1, [r7, #8]
 80130fe:	607a      	str	r2, [r7, #4]
 8013100:	807b      	strh	r3, [r7, #2]
	uint8_t status = VL53L5CX_STATUS_OK;
 8013102:	2300      	movs	r3, #0
 8013104:	75fb      	strb	r3, [r7, #23]

	status |= vl53l5cx_dci_read_data(p_dev, data, index, data_size);
 8013106:	887b      	ldrh	r3, [r7, #2]
 8013108:	687a      	ldr	r2, [r7, #4]
 801310a:	68b9      	ldr	r1, [r7, #8]
 801310c:	68f8      	ldr	r0, [r7, #12]
 801310e:	f7ff fec9 	bl	8012ea4 <vl53l5cx_dci_read_data>
 8013112:	4603      	mov	r3, r0
 8013114:	461a      	mov	r2, r3
 8013116:	7dfb      	ldrb	r3, [r7, #23]
 8013118:	4313      	orrs	r3, r2
 801311a:	75fb      	strb	r3, [r7, #23]
	(void)memcpy(&(data[new_data_pos]), new_data, new_data_size);
 801311c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801311e:	68ba      	ldr	r2, [r7, #8]
 8013120:	4413      	add	r3, r2
 8013122:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8013124:	6a39      	ldr	r1, [r7, #32]
 8013126:	4618      	mov	r0, r3
 8013128:	f002 ffbd 	bl	80160a6 <memcpy>
	status |= vl53l5cx_dci_write_data(p_dev, data, index, data_size);
 801312c:	887b      	ldrh	r3, [r7, #2]
 801312e:	687a      	ldr	r2, [r7, #4]
 8013130:	68b9      	ldr	r1, [r7, #8]
 8013132:	68f8      	ldr	r0, [r7, #12]
 8013134:	f7ff ff40 	bl	8012fb8 <vl53l5cx_dci_write_data>
 8013138:	4603      	mov	r3, r0
 801313a:	461a      	mov	r2, r3
 801313c:	7dfb      	ldrb	r3, [r7, #23]
 801313e:	4313      	orrs	r3, r2
 8013140:	75fb      	strb	r3, [r7, #23]

	return status;
 8013142:	7dfb      	ldrb	r3, [r7, #23]
}
 8013144:	4618      	mov	r0, r3
 8013146:	3718      	adds	r7, #24
 8013148:	46bd      	mov	sp, r7
 801314a:	bd80      	pop	{r7, pc}

0801314c <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 801314c:	b580      	push	{r7, lr}
 801314e:	b08e      	sub	sp, #56	@ 0x38
 8013150:	af00      	add	r7, sp, #0
 8013152:	60f8      	str	r0, [r7, #12]
 8013154:	60b9      	str	r1, [r7, #8]
 8013156:	607a      	str	r2, [r7, #4]
 8013158:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 801315a:	2234      	movs	r2, #52	@ 0x34
 801315c:	2100      	movs	r1, #0
 801315e:	68f8      	ldr	r0, [r7, #12]
 8013160:	f002 ff14 	bl	8015f8c <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8013164:	683b      	ldr	r3, [r7, #0]
 8013166:	f023 0303 	bic.w	r3, r3, #3
 801316a:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 801316c:	68fb      	ldr	r3, [r7, #12]
 801316e:	68ba      	ldr	r2, [r7, #8]
 8013170:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8013172:	68fb      	ldr	r3, [r7, #12]
 8013174:	687a      	ldr	r2, [r7, #4]
 8013176:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 8013178:	68fb      	ldr	r3, [r7, #12]
 801317a:	683a      	ldr	r2, [r7, #0]
 801317c:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801317e:	68fb      	ldr	r3, [r7, #12]
 8013180:	687a      	ldr	r2, [r7, #4]
 8013182:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8013184:	68fb      	ldr	r3, [r7, #12]
 8013186:	687a      	ldr	r2, [r7, #4]
 8013188:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 801318a:	683b      	ldr	r3, [r7, #0]
 801318c:	f1a3 0208 	sub.w	r2, r3, #8
 8013190:	68fb      	ldr	r3, [r7, #12]
 8013192:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8013194:	68fb      	ldr	r3, [r7, #12]
 8013196:	2202      	movs	r2, #2
 8013198:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 801319e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80131a0:	683b      	ldr	r3, [r7, #0]
 80131a2:	4413      	add	r3, r2
 80131a4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 80131a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80131a8:	3b04      	subs	r3, #4
 80131aa:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 80131ac:	68fb      	ldr	r3, [r7, #12]
 80131ae:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80131b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80131b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 80131b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80131b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80131b8:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 80131ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80131bc:	3b04      	subs	r3, #4
 80131be:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80131c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80131c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80131c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80131c6:	687a      	ldr	r2, [r7, #4]
 80131c8:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 80131ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80131d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 80131d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80131d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80131d6:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80131d8:	687b      	ldr	r3, [r7, #4]
 80131da:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 80131dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80131de:	3304      	adds	r3, #4
 80131e0:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 80131e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80131e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 80131e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80131e8:	4a1f      	ldr	r2, [pc, #124]	@ (8013268 <_tx_byte_pool_create+0x11c>)
 80131ea:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 80131ec:	68fb      	ldr	r3, [r7, #12]
 80131ee:	2200      	movs	r2, #0
 80131f0:	621a      	str	r2, [r3, #32]
{
UINT posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80131f2:	f3ef 8310 	mrs	r3, PRIMASK
 80131f6:	61bb      	str	r3, [r7, #24]
#endif
    return(posture);
 80131f8:	69bb      	ldr	r3, [r7, #24]

__attribute__( ( always_inline ) ) static inline UINT __disable_interrupts(void)
{
UINT int_posture;

    int_posture = __get_interrupt_posture();
 80131fa:	617b      	str	r3, [r7, #20]

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 80131fc:	b672      	cpsid	i
#endif
    return(int_posture);
 80131fe:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 8013200:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 8013202:	68fb      	ldr	r3, [r7, #12]
 8013204:	4a19      	ldr	r2, [pc, #100]	@ (801326c <_tx_byte_pool_create+0x120>)
 8013206:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 8013208:	4b19      	ldr	r3, [pc, #100]	@ (8013270 <_tx_byte_pool_create+0x124>)
 801320a:	681b      	ldr	r3, [r3, #0]
 801320c:	2b00      	cmp	r3, #0
 801320e:	d109      	bne.n	8013224 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 8013210:	4a18      	ldr	r2, [pc, #96]	@ (8013274 <_tx_byte_pool_create+0x128>)
 8013212:	68fb      	ldr	r3, [r7, #12]
 8013214:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 8013216:	68fb      	ldr	r3, [r7, #12]
 8013218:	68fa      	ldr	r2, [r7, #12]
 801321a:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 801321c:	68fb      	ldr	r3, [r7, #12]
 801321e:	68fa      	ldr	r2, [r7, #12]
 8013220:	631a      	str	r2, [r3, #48]	@ 0x30
 8013222:	e011      	b.n	8013248 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 8013224:	4b13      	ldr	r3, [pc, #76]	@ (8013274 <_tx_byte_pool_create+0x128>)
 8013226:	681b      	ldr	r3, [r3, #0]
 8013228:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 801322a:	6a3b      	ldr	r3, [r7, #32]
 801322c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801322e:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8013230:	6a3b      	ldr	r3, [r7, #32]
 8013232:	68fa      	ldr	r2, [r7, #12]
 8013234:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 8013236:	69fb      	ldr	r3, [r7, #28]
 8013238:	68fa      	ldr	r2, [r7, #12]
 801323a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 801323c:	68fb      	ldr	r3, [r7, #12]
 801323e:	69fa      	ldr	r2, [r7, #28]
 8013240:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 8013242:	68fb      	ldr	r3, [r7, #12]
 8013244:	6a3a      	ldr	r2, [r7, #32]
 8013246:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8013248:	4b09      	ldr	r3, [pc, #36]	@ (8013270 <_tx_byte_pool_create+0x124>)
 801324a:	681b      	ldr	r3, [r3, #0]
 801324c:	3301      	adds	r3, #1
 801324e:	4a08      	ldr	r2, [pc, #32]	@ (8013270 <_tx_byte_pool_create+0x124>)
 8013250:	6013      	str	r3, [r2, #0]
 8013252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013254:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013256:	693b      	ldr	r3, [r7, #16]
 8013258:	f383 8810 	msr	PRIMASK, r3
}
 801325c:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 801325e:	2300      	movs	r3, #0
}
 8013260:	4618      	mov	r0, r3
 8013262:	3738      	adds	r7, #56	@ 0x38
 8013264:	46bd      	mov	sp, r7
 8013266:	bd80      	pop	{r7, pc}
 8013268:	ffffeeee 	.word	0xffffeeee
 801326c:	42595445 	.word	0x42595445
 8013270:	2000a888 	.word	0x2000a888
 8013274:	2000a884 	.word	0x2000a884

08013278 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8013278:	b580      	push	{r7, lr}
 801327a:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 801327c:	f000 ff18 	bl	80140b0 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 8013280:	f001 fbca 	bl	8014a18 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 8013284:	4b12      	ldr	r3, [pc, #72]	@ (80132d0 <_tx_initialize_high_level+0x58>)
 8013286:	2200      	movs	r2, #0
 8013288:	601a      	str	r2, [r3, #0]
 801328a:	4b12      	ldr	r3, [pc, #72]	@ (80132d4 <_tx_initialize_high_level+0x5c>)
 801328c:	2200      	movs	r2, #0
 801328e:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 8013290:	4b11      	ldr	r3, [pc, #68]	@ (80132d8 <_tx_initialize_high_level+0x60>)
 8013292:	2200      	movs	r2, #0
 8013294:	601a      	str	r2, [r3, #0]
 8013296:	4b11      	ldr	r3, [pc, #68]	@ (80132dc <_tx_initialize_high_level+0x64>)
 8013298:	2200      	movs	r2, #0
 801329a:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 801329c:	4b10      	ldr	r3, [pc, #64]	@ (80132e0 <_tx_initialize_high_level+0x68>)
 801329e:	2200      	movs	r2, #0
 80132a0:	601a      	str	r2, [r3, #0]
 80132a2:	4b10      	ldr	r3, [pc, #64]	@ (80132e4 <_tx_initialize_high_level+0x6c>)
 80132a4:	2200      	movs	r2, #0
 80132a6:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 80132a8:	4b0f      	ldr	r3, [pc, #60]	@ (80132e8 <_tx_initialize_high_level+0x70>)
 80132aa:	2200      	movs	r2, #0
 80132ac:	601a      	str	r2, [r3, #0]
 80132ae:	4b0f      	ldr	r3, [pc, #60]	@ (80132ec <_tx_initialize_high_level+0x74>)
 80132b0:	2200      	movs	r2, #0
 80132b2:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 80132b4:	4b0e      	ldr	r3, [pc, #56]	@ (80132f0 <_tx_initialize_high_level+0x78>)
 80132b6:	2200      	movs	r2, #0
 80132b8:	601a      	str	r2, [r3, #0]
 80132ba:	4b0e      	ldr	r3, [pc, #56]	@ (80132f4 <_tx_initialize_high_level+0x7c>)
 80132bc:	2200      	movs	r2, #0
 80132be:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 80132c0:	4b0d      	ldr	r3, [pc, #52]	@ (80132f8 <_tx_initialize_high_level+0x80>)
 80132c2:	2200      	movs	r2, #0
 80132c4:	601a      	str	r2, [r3, #0]
 80132c6:	4b0d      	ldr	r3, [pc, #52]	@ (80132fc <_tx_initialize_high_level+0x84>)
 80132c8:	2200      	movs	r2, #0
 80132ca:	601a      	str	r2, [r3, #0]
#endif
}
 80132cc:	bf00      	nop
 80132ce:	bd80      	pop	{r7, pc}
 80132d0:	2000a85c 	.word	0x2000a85c
 80132d4:	2000a860 	.word	0x2000a860
 80132d8:	2000a864 	.word	0x2000a864
 80132dc:	2000a868 	.word	0x2000a868
 80132e0:	2000a86c 	.word	0x2000a86c
 80132e4:	2000a870 	.word	0x2000a870
 80132e8:	2000a87c 	.word	0x2000a87c
 80132ec:	2000a880 	.word	0x2000a880
 80132f0:	2000a884 	.word	0x2000a884
 80132f4:	2000a888 	.word	0x2000a888
 80132f8:	2000a874 	.word	0x2000a874
 80132fc:	2000a878 	.word	0x2000a878

08013300 <_tx_initialize_kernel_enter>:
/*                                            initialization,             */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 8013300:	b580      	push	{r7, lr}
 8013302:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 8013304:	4b10      	ldr	r3, [pc, #64]	@ (8013348 <_tx_initialize_kernel_enter+0x48>)
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 801330c:	d00c      	beq.n	8013328 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 801330e:	4b0e      	ldr	r3, [pc, #56]	@ (8013348 <_tx_initialize_kernel_enter+0x48>)
 8013310:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 8013314:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 8013316:	f7ec ffaf 	bl	8000278 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 801331a:	f7ff ffad 	bl	8013278 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 801331e:	4b0b      	ldr	r3, [pc, #44]	@ (801334c <_tx_initialize_kernel_enter+0x4c>)
 8013320:	681b      	ldr	r3, [r3, #0]
 8013322:	3301      	adds	r3, #1
 8013324:	4a09      	ldr	r2, [pc, #36]	@ (801334c <_tx_initialize_kernel_enter+0x4c>)
 8013326:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8013328:	4b07      	ldr	r3, [pc, #28]	@ (8013348 <_tx_initialize_kernel_enter+0x48>)
 801332a:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 801332e:	601a      	str	r2, [r3, #0]
    /* Optional random number generator initialization.  */
    TX_INITIALIZE_RANDOM_GENERATOR_INITIALIZATION

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 8013330:	4b07      	ldr	r3, [pc, #28]	@ (8013350 <_tx_initialize_kernel_enter+0x50>)
 8013332:	681b      	ldr	r3, [r3, #0]
 8013334:	4618      	mov	r0, r3
 8013336:	f7ed ff17 	bl	8001168 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 801333a:	4b03      	ldr	r3, [pc, #12]	@ (8013348 <_tx_initialize_kernel_enter+0x48>)
 801333c:	2200      	movs	r2, #0
 801333e:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8013340:	f7ec ffd6 	bl	80002f0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8013344:	bf00      	nop
 8013346:	bd80      	pop	{r7, pc}
 8013348:	20000014 	.word	0x20000014
 801334c:	2000a92c 	.word	0x2000a92c
 8013350:	2000a88c 	.word	0x2000a88c

08013354 <_tx_mutex_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 8013354:	b580      	push	{r7, lr}
 8013356:	b08e      	sub	sp, #56	@ 0x38
 8013358:	af00      	add	r7, sp, #0
 801335a:	6078      	str	r0, [r7, #4]
 801335c:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801335e:	f3ef 8310 	mrs	r3, PRIMASK
 8013362:	623b      	str	r3, [r7, #32]
    return(posture);
 8013364:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8013366:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8013368:	b672      	cpsid	i
    return(int_posture);
 801336a:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the mutex.  */
    TX_DISABLE
 801336c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_mutex_cleanup))
 801336e:	687b      	ldr	r3, [r7, #4]
 8013370:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8013372:	4a33      	ldr	r2, [pc, #204]	@ (8013440 <_tx_mutex_cleanup+0xec>)
 8013374:	4293      	cmp	r3, r2
 8013376:	d158      	bne.n	801342a <_tx_mutex_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801337e:	683a      	ldr	r2, [r7, #0]
 8013380:	429a      	cmp	r2, r3
 8013382:	d152      	bne.n	801342a <_tx_mutex_cleanup+0xd6>
        {

            /* Setup pointer to mutex control block.  */
            mutex_ptr =  TX_VOID_TO_MUTEX_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013388:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL mutex pointer.  */
            if (mutex_ptr != TX_NULL)
 801338a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801338c:	2b00      	cmp	r3, #0
 801338e:	d04c      	beq.n	801342a <_tx_mutex_cleanup+0xd6>
            {

                /* Determine if the mutex ID is valid.  */
                if (mutex_ptr -> tx_mutex_id == TX_MUTEX_ID)
 8013390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013392:	681b      	ldr	r3, [r3, #0]
 8013394:	4a2b      	ldr	r2, [pc, #172]	@ (8013444 <_tx_mutex_cleanup+0xf0>)
 8013396:	4293      	cmp	r3, r2
 8013398:	d147      	bne.n	801342a <_tx_mutex_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 801339a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801339c:	69db      	ldr	r3, [r3, #28]
 801339e:	2b00      	cmp	r3, #0
 80133a0:	d043      	beq.n	801342a <_tx_mutex_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	2200      	movs	r2, #0
 80133a6:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        mutex_ptr -> tx_mutex_suspended_count--;
 80133a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133aa:	69db      	ldr	r3, [r3, #28]
 80133ac:	1e5a      	subs	r2, r3, #1
 80133ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133b0:	61da      	str	r2, [r3, #28]

                        /* Pickup the suspended count.  */
                        suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 80133b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133b4:	69db      	ldr	r3, [r3, #28]
 80133b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 80133b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133ba:	2b00      	cmp	r3, #0
 80133bc:	d103      	bne.n	80133c6 <_tx_mutex_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 80133be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133c0:	2200      	movs	r2, #0
 80133c2:	619a      	str	r2, [r3, #24]
 80133c4:	e013      	b.n	80133ee <_tx_mutex_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 80133c6:	687b      	ldr	r3, [r7, #4]
 80133c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80133ca:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80133d0:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 80133d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80133d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80133d6:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 80133d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80133da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80133dc:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr)
 80133de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133e0:	699b      	ldr	r3, [r3, #24]
 80133e2:	687a      	ldr	r2, [r7, #4]
 80133e4:	429a      	cmp	r2, r3
 80133e6:	d102      	bne.n	80133ee <_tx_mutex_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =         next_thread;
 80133e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80133ec:	619a      	str	r2, [r3, #24]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_MUTEX_SUSP)
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80133f2:	2b0d      	cmp	r3, #13
 80133f4:	d119      	bne.n	801342a <_tx_mutex_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            mutex_ptr -> tx_mutex_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NOT_AVAILABLE;
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	221d      	movs	r2, #29
 80133fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 80133fe:	4b12      	ldr	r3, [pc, #72]	@ (8013448 <_tx_mutex_cleanup+0xf4>)
 8013400:	681b      	ldr	r3, [r3, #0]
 8013402:	3301      	adds	r3, #1
 8013404:	4a10      	ldr	r2, [pc, #64]	@ (8013448 <_tx_mutex_cleanup+0xf4>)
 8013406:	6013      	str	r3, [r2, #0]
 8013408:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801340a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801340c:	693b      	ldr	r3, [r7, #16]
 801340e:	f383 8810 	msr	PRIMASK, r3
}
 8013412:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8013414:	6878      	ldr	r0, [r7, #4]
 8013416:	f000 ff7d 	bl	8014314 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801341a:	f3ef 8310 	mrs	r3, PRIMASK
 801341e:	61bb      	str	r3, [r7, #24]
    return(posture);
 8013420:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8013422:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8013424:	b672      	cpsid	i
    return(int_posture);
 8013426:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8013428:	637b      	str	r3, [r7, #52]	@ 0x34
 801342a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801342c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801342e:	68fb      	ldr	r3, [r7, #12]
 8013430:	f383 8810 	msr	PRIMASK, r3
}
 8013434:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8013436:	bf00      	nop
 8013438:	3738      	adds	r7, #56	@ 0x38
 801343a:	46bd      	mov	sp, r7
 801343c:	bd80      	pop	{r7, pc}
 801343e:	bf00      	nop
 8013440:	08013355 	.word	0x08013355
 8013444:	4d555445 	.word	0x4d555445
 8013448:	2000a92c 	.word	0x2000a92c

0801344c <_tx_mutex_thread_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_thread_release(TX_THREAD  *thread_ptr)
{
 801344c:	b580      	push	{r7, lr}
 801344e:	b08a      	sub	sp, #40	@ 0x28
 8013450:	af00      	add	r7, sp, #0
 8013452:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013454:	f3ef 8310 	mrs	r3, PRIMASK
 8013458:	61fb      	str	r3, [r7, #28]
    return(posture);
 801345a:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 801345c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 801345e:	b672      	cpsid	i
    return(int_posture);
 8013460:	69bb      	ldr	r3, [r7, #24]
UINT        status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 8013462:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8013464:	4b1a      	ldr	r3, [pc, #104]	@ (80134d0 <_tx_mutex_thread_release+0x84>)
 8013466:	681b      	ldr	r3, [r3, #0]
 8013468:	3301      	adds	r3, #1
 801346a:	4a19      	ldr	r2, [pc, #100]	@ (80134d0 <_tx_mutex_thread_release+0x84>)
 801346c:	6013      	str	r3, [r2, #0]
    /* Loop to look at all the mutexes.  */
    do
    {

        /* Pickup the mutex head pointer.  */
        mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8013474:	623b      	str	r3, [r7, #32]

        /* Determine if there is a mutex.  */
        if (mutex_ptr != TX_NULL)
 8013476:	6a3b      	ldr	r3, [r7, #32]
 8013478:	2b00      	cmp	r3, #0
 801347a:	d017      	beq.n	80134ac <_tx_mutex_thread_release+0x60>
        {

            /* Yes, set the ownership count to 1.  */
            mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 801347c:	6a3b      	ldr	r3, [r7, #32]
 801347e:	2201      	movs	r2, #1
 8013480:	609a      	str	r2, [r3, #8]
 8013482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013484:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013486:	68fb      	ldr	r3, [r7, #12]
 8013488:	f383 8810 	msr	PRIMASK, r3
}
 801348c:	bf00      	nop
            do
            {
                status =  _tx_mutex_put(mutex_ptr);
            } while (status != TX_SUCCESS);
#else
            _tx_mutex_put(mutex_ptr);
 801348e:	6a38      	ldr	r0, [r7, #32]
 8013490:	f000 faf2 	bl	8013a78 <_tx_mutex_put>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013494:	f3ef 8310 	mrs	r3, PRIMASK
 8013498:	617b      	str	r3, [r7, #20]
    return(posture);
 801349a:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 801349c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 801349e:	b672      	cpsid	i
    return(int_posture);
 80134a0:	693b      	ldr	r3, [r7, #16]
#endif

            /* Disable interrupts.  */
            TX_DISABLE
 80134a2:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Move to the next mutex.  */
            mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 80134a4:	687b      	ldr	r3, [r7, #4]
 80134a6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80134aa:	623b      	str	r3, [r7, #32]
        }
    } while (mutex_ptr != TX_NULL);
 80134ac:	6a3b      	ldr	r3, [r7, #32]
 80134ae:	2b00      	cmp	r3, #0
 80134b0:	d1dd      	bne.n	801346e <_tx_mutex_thread_release+0x22>

    /* Restore preemption.  */
    _tx_thread_preempt_disable--;
 80134b2:	4b07      	ldr	r3, [pc, #28]	@ (80134d0 <_tx_mutex_thread_release+0x84>)
 80134b4:	681b      	ldr	r3, [r3, #0]
 80134b6:	3b01      	subs	r3, #1
 80134b8:	4a05      	ldr	r2, [pc, #20]	@ (80134d0 <_tx_mutex_thread_release+0x84>)
 80134ba:	6013      	str	r3, [r2, #0]
 80134bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134be:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80134c0:	68bb      	ldr	r3, [r7, #8]
 80134c2:	f383 8810 	msr	PRIMASK, r3
}
 80134c6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE
}
 80134c8:	bf00      	nop
 80134ca:	3728      	adds	r7, #40	@ 0x28
 80134cc:	46bd      	mov	sp, r7
 80134ce:	bd80      	pop	{r7, pc}
 80134d0:	2000a92c 	.word	0x2000a92c

080134d4 <_tx_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit)
{
 80134d4:	b580      	push	{r7, lr}
 80134d6:	b08a      	sub	sp, #40	@ 0x28
 80134d8:	af00      	add	r7, sp, #0
 80134da:	60f8      	str	r0, [r7, #12]
 80134dc:	60b9      	str	r1, [r7, #8]
 80134de:	607a      	str	r2, [r7, #4]
TX_MUTEX        *next_mutex;
TX_MUTEX        *previous_mutex;


    /* Initialize mutex control block to all zeros.  */
    TX_MEMSET(mutex_ptr, 0, (sizeof(TX_MUTEX)));
 80134e0:	2234      	movs	r2, #52	@ 0x34
 80134e2:	2100      	movs	r1, #0
 80134e4:	68f8      	ldr	r0, [r7, #12]
 80134e6:	f002 fd51 	bl	8015f8c <memset>

    /* Setup the basic mutex fields.  */
    mutex_ptr -> tx_mutex_name =             name_ptr;
 80134ea:	68fb      	ldr	r3, [r7, #12]
 80134ec:	68ba      	ldr	r2, [r7, #8]
 80134ee:	605a      	str	r2, [r3, #4]
    mutex_ptr -> tx_mutex_inherit =          inherit;
 80134f0:	68fb      	ldr	r3, [r7, #12]
 80134f2:	687a      	ldr	r2, [r7, #4]
 80134f4:	611a      	str	r2, [r3, #16]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80134f6:	f3ef 8310 	mrs	r3, PRIMASK
 80134fa:	61bb      	str	r3, [r7, #24]
    return(posture);
 80134fc:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80134fe:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8013500:	b672      	cpsid	i
    return(int_posture);
 8013502:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the mutex on the created list.  */
    TX_DISABLE
 8013504:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the mutex ID to make it valid.  */
    mutex_ptr -> tx_mutex_id =  TX_MUTEX_ID;
 8013506:	68fb      	ldr	r3, [r7, #12]
 8013508:	4a1a      	ldr	r2, [pc, #104]	@ (8013574 <_tx_mutex_create+0xa0>)
 801350a:	601a      	str	r2, [r3, #0]

    /* Setup the thread mutex release function pointer.  */
    _tx_thread_mutex_release =  &(_tx_mutex_thread_release);
 801350c:	4b1a      	ldr	r3, [pc, #104]	@ (8013578 <_tx_mutex_create+0xa4>)
 801350e:	4a1b      	ldr	r2, [pc, #108]	@ (801357c <_tx_mutex_create+0xa8>)
 8013510:	601a      	str	r2, [r3, #0]

    /* Place the mutex on the list of created mutexes.  First,
       check for an empty list.  */
    if (_tx_mutex_created_count == TX_EMPTY)
 8013512:	4b1b      	ldr	r3, [pc, #108]	@ (8013580 <_tx_mutex_create+0xac>)
 8013514:	681b      	ldr	r3, [r3, #0]
 8013516:	2b00      	cmp	r3, #0
 8013518:	d109      	bne.n	801352e <_tx_mutex_create+0x5a>
    {

        /* The created mutex list is empty.  Add mutex to empty list.  */
        _tx_mutex_created_ptr =                   mutex_ptr;
 801351a:	4a1a      	ldr	r2, [pc, #104]	@ (8013584 <_tx_mutex_create+0xb0>)
 801351c:	68fb      	ldr	r3, [r7, #12]
 801351e:	6013      	str	r3, [r2, #0]
        mutex_ptr -> tx_mutex_created_next =      mutex_ptr;
 8013520:	68fb      	ldr	r3, [r7, #12]
 8013522:	68fa      	ldr	r2, [r7, #12]
 8013524:	621a      	str	r2, [r3, #32]
        mutex_ptr -> tx_mutex_created_previous =  mutex_ptr;
 8013526:	68fb      	ldr	r3, [r7, #12]
 8013528:	68fa      	ldr	r2, [r7, #12]
 801352a:	625a      	str	r2, [r3, #36]	@ 0x24
 801352c:	e011      	b.n	8013552 <_tx_mutex_create+0x7e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_mutex =      _tx_mutex_created_ptr;
 801352e:	4b15      	ldr	r3, [pc, #84]	@ (8013584 <_tx_mutex_create+0xb0>)
 8013530:	681b      	ldr	r3, [r3, #0]
 8013532:	623b      	str	r3, [r7, #32]
        previous_mutex =  next_mutex -> tx_mutex_created_previous;
 8013534:	6a3b      	ldr	r3, [r7, #32]
 8013536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013538:	61fb      	str	r3, [r7, #28]

        /* Place the new mutex in the list.  */
        next_mutex -> tx_mutex_created_previous =  mutex_ptr;
 801353a:	6a3b      	ldr	r3, [r7, #32]
 801353c:	68fa      	ldr	r2, [r7, #12]
 801353e:	625a      	str	r2, [r3, #36]	@ 0x24
        previous_mutex -> tx_mutex_created_next =  mutex_ptr;
 8013540:	69fb      	ldr	r3, [r7, #28]
 8013542:	68fa      	ldr	r2, [r7, #12]
 8013544:	621a      	str	r2, [r3, #32]

        /* Setup this mutex's next and previous created links.  */
        mutex_ptr -> tx_mutex_created_previous =  previous_mutex;
 8013546:	68fb      	ldr	r3, [r7, #12]
 8013548:	69fa      	ldr	r2, [r7, #28]
 801354a:	625a      	str	r2, [r3, #36]	@ 0x24
        mutex_ptr -> tx_mutex_created_next =      next_mutex;
 801354c:	68fb      	ldr	r3, [r7, #12]
 801354e:	6a3a      	ldr	r2, [r7, #32]
 8013550:	621a      	str	r2, [r3, #32]
    }

    /* Increment the ownership count.  */
    _tx_mutex_created_count++;
 8013552:	4b0b      	ldr	r3, [pc, #44]	@ (8013580 <_tx_mutex_create+0xac>)
 8013554:	681b      	ldr	r3, [r3, #0]
 8013556:	3301      	adds	r3, #1
 8013558:	4a09      	ldr	r2, [pc, #36]	@ (8013580 <_tx_mutex_create+0xac>)
 801355a:	6013      	str	r3, [r2, #0]
 801355c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801355e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013560:	693b      	ldr	r3, [r7, #16]
 8013562:	f383 8810 	msr	PRIMASK, r3
}
 8013566:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8013568:	2300      	movs	r3, #0
}
 801356a:	4618      	mov	r0, r3
 801356c:	3728      	adds	r7, #40	@ 0x28
 801356e:	46bd      	mov	sp, r7
 8013570:	bd80      	pop	{r7, pc}
 8013572:	bf00      	nop
 8013574:	4d555445 	.word	0x4d555445
 8013578:	2000a930 	.word	0x2000a930
 801357c:	0801344d 	.word	0x0801344d
 8013580:	2000a878 	.word	0x2000a878
 8013584:	2000a874 	.word	0x2000a874

08013588 <_tx_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 8013588:	b580      	push	{r7, lr}
 801358a:	b092      	sub	sp, #72	@ 0x48
 801358c:	af00      	add	r7, sp, #0
 801358e:	6078      	str	r0, [r7, #4]
 8013590:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013592:	f3ef 8310 	mrs	r3, PRIMASK
 8013596:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8013598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 801359a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 801359c:	b672      	cpsid	i
    return(int_posture);
 801359e:	6a3b      	ldr	r3, [r7, #32]
TX_THREAD       *previous_thread;
UINT            status;


    /* Disable interrupts to get an instance from the mutex.  */
    TX_DISABLE
 80135a0:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Log this kernel call.  */
    TX_EL_MUTEX_GET_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80135a2:	4b7a      	ldr	r3, [pc, #488]	@ (801378c <_tx_mutex_get+0x204>)
 80135a4:	681b      	ldr	r3, [r3, #0]
 80135a6:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Determine if this mutex is available.  */
    if (mutex_ptr -> tx_mutex_ownership_count == ((UINT) 0))
 80135a8:	687b      	ldr	r3, [r7, #4]
 80135aa:	689b      	ldr	r3, [r3, #8]
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	d144      	bne.n	801363a <_tx_mutex_get+0xb2>
    {

        /* Set the ownership count to 1.  */
        mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 80135b0:	687b      	ldr	r3, [r7, #4]
 80135b2:	2201      	movs	r2, #1
 80135b4:	609a      	str	r2, [r3, #8]

        /* Remember that the calling thread owns the mutex.  */
        mutex_ptr -> tx_mutex_owner =  thread_ptr;
 80135b6:	687b      	ldr	r3, [r7, #4]
 80135b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80135ba:	60da      	str	r2, [r3, #12]

        /* Determine if the thread pointer is valid.  */
        if (thread_ptr != TX_NULL)
 80135bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80135be:	2b00      	cmp	r3, #0
 80135c0:	d032      	beq.n	8013628 <_tx_mutex_get+0xa0>
        {

            /* Determine if priority inheritance is required.  */
            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 80135c2:	687b      	ldr	r3, [r7, #4]
 80135c4:	691b      	ldr	r3, [r3, #16]
 80135c6:	2b01      	cmp	r3, #1
 80135c8:	d106      	bne.n	80135d8 <_tx_mutex_get+0x50>
            {

                /* Remember the current priority of thread.  */
                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 80135ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80135cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	615a      	str	r2, [r3, #20]

                /* Setup the highest priority waiting thread.  */
                mutex_ptr -> tx_mutex_highest_priority_waiting =  ((UINT) TX_MAX_PRIORITIES);
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	2220      	movs	r2, #32
 80135d6:	629a      	str	r2, [r3, #40]	@ 0x28
            }

            /* Pickup next mutex pointer, which is the head of the list.  */
            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 80135d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80135da:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80135de:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
            if (next_mutex != TX_NULL)
 80135e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80135e2:	2b00      	cmp	r3, #0
 80135e4:	d00f      	beq.n	8013606 <_tx_mutex_get+0x7e>
            {

                /* Non-empty list. Link up the mutex.  */

                /* Pickup the next and previous mutex pointer.  */
                previous_mutex =  next_mutex -> tx_mutex_owned_previous;
 80135e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80135e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80135ea:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Place the owned mutex in the list.  */
                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 80135ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80135ee:	687a      	ldr	r2, [r7, #4]
 80135f0:	631a      	str	r2, [r3, #48]	@ 0x30
                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 80135f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135f4:	687a      	ldr	r2, [r7, #4]
 80135f6:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Setup this mutex's next and previous created links.  */
                mutex_ptr -> tx_mutex_owned_previous =  previous_mutex;
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80135fc:	631a      	str	r2, [r3, #48]	@ 0x30
                mutex_ptr -> tx_mutex_owned_next =      next_mutex;
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013602:	62da      	str	r2, [r3, #44]	@ 0x2c
 8013604:	e009      	b.n	801361a <_tx_mutex_get+0x92>
            }
            else
            {

                /* The owned mutex list is empty.  Add mutex to empty list.  */
                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 8013606:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013608:	687a      	ldr	r2, [r7, #4]
 801360a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	687a      	ldr	r2, [r7, #4]
 8013612:	62da      	str	r2, [r3, #44]	@ 0x2c
                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	687a      	ldr	r2, [r7, #4]
 8013618:	631a      	str	r2, [r3, #48]	@ 0x30
            }

            /* Increment the number of mutexes owned counter.  */
            thread_ptr -> tx_thread_owned_mutex_count++;
 801361a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801361c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8013620:	1c5a      	adds	r2, r3, #1
 8013622:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013624:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8013628:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801362a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801362c:	69fb      	ldr	r3, [r7, #28]
 801362e:	f383 8810 	msr	PRIMASK, r3
}
 8013632:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 8013634:	2300      	movs	r3, #0
 8013636:	647b      	str	r3, [r7, #68]	@ 0x44
 8013638:	e0a2      	b.n	8013780 <_tx_mutex_get+0x1f8>
    }

    /* Otherwise, see if the owning thread is trying to obtain the same mutex.  */
    else if (mutex_ptr -> tx_mutex_owner == thread_ptr)
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	68db      	ldr	r3, [r3, #12]
 801363e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013640:	429a      	cmp	r2, r3
 8013642:	d10d      	bne.n	8013660 <_tx_mutex_get+0xd8>
    {

        /* The owning thread is requesting the mutex again, just
           increment the ownership count.  */
        mutex_ptr -> tx_mutex_ownership_count++;
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	689b      	ldr	r3, [r3, #8]
 8013648:	1c5a      	adds	r2, r3, #1
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	609a      	str	r2, [r3, #8]
 801364e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013650:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013652:	69bb      	ldr	r3, [r7, #24]
 8013654:	f383 8810 	msr	PRIMASK, r3
}
 8013658:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 801365a:	2300      	movs	r3, #0
 801365c:	647b      	str	r3, [r7, #68]	@ 0x44
 801365e:	e08f      	b.n	8013780 <_tx_mutex_get+0x1f8>
    }
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 8013660:	683b      	ldr	r3, [r7, #0]
 8013662:	2b00      	cmp	r3, #0
 8013664:	f000 8084 	beq.w	8013770 <_tx_mutex_get+0x1e8>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 8013668:	4b49      	ldr	r3, [pc, #292]	@ (8013790 <_tx_mutex_get+0x208>)
 801366a:	681b      	ldr	r3, [r3, #0]
 801366c:	2b00      	cmp	r3, #0
 801366e:	d008      	beq.n	8013682 <_tx_mutex_get+0xfa>
 8013670:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013672:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013674:	697b      	ldr	r3, [r7, #20]
 8013676:	f383 8810 	msr	PRIMASK, r3
}
 801367a:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NOT_AVAILABLE;
 801367c:	231d      	movs	r3, #29
 801367e:	647b      	str	r3, [r7, #68]	@ 0x44
 8013680:	e07e      	b.n	8013780 <_tx_mutex_get+0x1f8>
            {

                /* Prepare for suspension of this thread.  */

                /* Pickup the mutex owner.  */
                mutex_owner =  mutex_ptr -> tx_mutex_owner;
 8013682:	687b      	ldr	r3, [r7, #4]
 8013684:	68db      	ldr	r3, [r3, #12]
 8013686:	63bb      	str	r3, [r7, #56]	@ 0x38
#endif
                }
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_mutex_cleanup);
 8013688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801368a:	4a42      	ldr	r2, [pc, #264]	@ (8013794 <_tx_mutex_get+0x20c>)
 801368c:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this mutex control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) mutex_ptr;
 801368e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013690:	687a      	ldr	r2, [r7, #4]
 8013692:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 8013694:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013696:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801369a:	1c5a      	adds	r2, r3, #1
 801369c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801369e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Setup suspension list.  */
                if (mutex_ptr -> tx_mutex_suspended_count == TX_NO_SUSPENSIONS)
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	69db      	ldr	r3, [r3, #28]
 80136a6:	2b00      	cmp	r3, #0
 80136a8:	d109      	bne.n	80136be <_tx_mutex_get+0x136>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    mutex_ptr -> tx_mutex_suspension_list =         thread_ptr;
 80136aa:	687b      	ldr	r3, [r7, #4]
 80136ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80136ae:	619a      	str	r2, [r3, #24]
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 80136b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80136b2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80136b4:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 80136b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80136b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80136ba:	675a      	str	r2, [r3, #116]	@ 0x74
 80136bc:	e011      	b.n	80136e2 <_tx_mutex_get+0x15a>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   mutex_ptr -> tx_mutex_suspension_list;
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	699b      	ldr	r3, [r3, #24]
 80136c2:	637b      	str	r3, [r7, #52]	@ 0x34
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 80136c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80136c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80136c8:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 80136ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80136cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80136ce:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 80136d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80136d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80136d4:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 80136d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136d8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80136da:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 80136dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80136de:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80136e0:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the suspension count.  */
                mutex_ptr -> tx_mutex_suspended_count++;
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	69db      	ldr	r3, [r3, #28]
 80136e6:	1c5a      	adds	r2, r3, #1
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	61da      	str	r2, [r3, #28]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_MUTEX_SUSP;
 80136ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80136ee:	220d      	movs	r2, #13
 80136f0:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80136f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80136f4:	2201      	movs	r2, #1
 80136f6:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 80136f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80136fa:	683a      	ldr	r2, [r7, #0]
 80136fc:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 80136fe:	4b24      	ldr	r3, [pc, #144]	@ (8013790 <_tx_mutex_get+0x208>)
 8013700:	681b      	ldr	r3, [r3, #0]
 8013702:	3301      	adds	r3, #1
 8013704:	4a22      	ldr	r2, [pc, #136]	@ (8013790 <_tx_mutex_get+0x208>)
 8013706:	6013      	str	r3, [r2, #0]
 8013708:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801370a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801370c:	693b      	ldr	r3, [r7, #16]
 801370e:	f383 8810 	msr	PRIMASK, r3
}
 8013712:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if we need to raise the priority of the thread
                   owning the mutex.  */
                if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	691b      	ldr	r3, [r3, #16]
 8013718:	2b01      	cmp	r3, #1
 801371a:	d121      	bne.n	8013760 <_tx_mutex_get+0x1d8>
                {

                    /* Determine if this is the highest priority to raise for this mutex.  */
                    if (mutex_ptr -> tx_mutex_highest_priority_waiting > thread_ptr -> tx_thread_priority)
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8013720:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013724:	429a      	cmp	r2, r3
 8013726:	d903      	bls.n	8013730 <_tx_mutex_get+0x1a8>
                    {

                        /* Remember this priority.  */
                        mutex_ptr -> tx_mutex_highest_priority_waiting =  thread_ptr -> tx_thread_priority;
 8013728:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801372a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801372c:	687b      	ldr	r3, [r7, #4]
 801372e:	629a      	str	r2, [r3, #40]	@ 0x28
                    }

                    /* Determine if we have to update inherit priority level of the mutex owner.  */
                    if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority)
 8013730:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013732:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013736:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801373a:	429a      	cmp	r2, r3
 801373c:	d204      	bcs.n	8013748 <_tx_mutex_get+0x1c0>
                    {

                        /* Remember the new priority inheritance priority.  */
                        mutex_owner -> tx_thread_inherit_priority =  thread_ptr -> tx_thread_priority;
 801373e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013740:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013742:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013744:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
                    }

                    /* Priority inheritance is requested, check to see if the thread that owns the mutex is lower priority.  */
                    if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority)
 8013748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801374a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801374c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801374e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013750:	429a      	cmp	r2, r3
 8013752:	d905      	bls.n	8013760 <_tx_mutex_get+0x1d8>
                    {

                        /* Yes, raise the suspended, owning thread's priority to that
                           of the current thread.  */
                        _tx_mutex_priority_change(mutex_owner, thread_ptr -> tx_thread_priority);
 8013754:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013758:	4619      	mov	r1, r3
 801375a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801375c:	f000 f8ce 	bl	80138fc <_tx_mutex_priority_change>
#endif
                    }
                }

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8013760:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8013762:	f000 fed7 	bl	8014514 <_tx_thread_system_suspend>
#endif
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8013766:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013768:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801376c:	647b      	str	r3, [r7, #68]	@ 0x44
 801376e:	e007      	b.n	8013780 <_tx_mutex_get+0x1f8>
 8013770:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013772:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013774:	68fb      	ldr	r3, [r7, #12]
 8013776:	f383 8810 	msr	PRIMASK, r3
}
 801377a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NOT_AVAILABLE;
 801377c:	231d      	movs	r3, #29
 801377e:	647b      	str	r3, [r7, #68]	@ 0x44
        }
    }

    /* Return completion status.  */
    return(status);
 8013780:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8013782:	4618      	mov	r0, r3
 8013784:	3748      	adds	r7, #72	@ 0x48
 8013786:	46bd      	mov	sp, r7
 8013788:	bd80      	pop	{r7, pc}
 801378a:	bf00      	nop
 801378c:	2000a894 	.word	0x2000a894
 8013790:	2000a92c 	.word	0x2000a92c
 8013794:	08013355 	.word	0x08013355

08013798 <_tx_mutex_prioritize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_prioritize(TX_MUTEX *mutex_ptr)
{
 8013798:	b580      	push	{r7, lr}
 801379a:	b092      	sub	sp, #72	@ 0x48
 801379c:	af00      	add	r7, sp, #0
 801379e:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80137a0:	f3ef 8310 	mrs	r3, PRIMASK
 80137a4:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 80137a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 80137a8:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 80137aa:	b672      	cpsid	i
    return(int_posture);
 80137ac:	6a3b      	ldr	r3, [r7, #32]
UINT            status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 80137ae:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_MUTEX_PRIORITIZE_INSERT

    /* Pickup the suspended count.  */
    suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 80137b0:	687b      	ldr	r3, [r7, #4]
 80137b2:	69db      	ldr	r3, [r3, #28]
 80137b4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if there are fewer than 2 suspended threads.  */
    if (suspended_count < ((UINT) 2))
 80137b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80137b8:	2b01      	cmp	r3, #1
 80137ba:	d805      	bhi.n	80137c8 <_tx_mutex_prioritize+0x30>
 80137bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80137be:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80137c0:	69fb      	ldr	r3, [r7, #28]
 80137c2:	f383 8810 	msr	PRIMASK, r3
}
 80137c6:	e092      	b.n	80138ee <_tx_mutex_prioritize+0x156>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if there how many threads are suspended on this mutex.  */
    else if (suspended_count == ((UINT) 2))
 80137c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80137ca:	2b02      	cmp	r3, #2
 80137cc:	d114      	bne.n	80137f8 <_tx_mutex_prioritize+0x60>
    {

        /* Pickup the head pointer and the next pointer.  */
        head_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 80137ce:	687b      	ldr	r3, [r7, #4]
 80137d0:	699b      	ldr	r3, [r3, #24]
 80137d2:	63bb      	str	r3, [r7, #56]	@ 0x38
        next_thread =  head_ptr -> tx_thread_suspended_next;
 80137d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80137d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80137d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Determine if the next suspended thread has a higher priority.  */
        if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority))
 80137da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80137dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80137de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80137e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137e2:	429a      	cmp	r2, r3
 80137e4:	d202      	bcs.n	80137ec <_tx_mutex_prioritize+0x54>
        {

            /* Yes, move the list head to the next thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  next_thread;
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80137ea:	619a      	str	r2, [r3, #24]
 80137ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80137ee:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80137f0:	69bb      	ldr	r3, [r7, #24]
 80137f2:	f383 8810 	msr	PRIMASK, r3
}
 80137f6:	e07a      	b.n	80138ee <_tx_mutex_prioritize+0x156>
    }
    else
    {

        /* Remember the suspension count and head pointer.  */
        head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	699b      	ldr	r3, [r3, #24]
 80137fc:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Default the highest priority thread to the thread at the front of the list.  */
        priority_thread_ptr =  head_ptr;
 80137fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013800:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup search pointer.  */
        thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 8013802:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013806:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 8013808:	4b3b      	ldr	r3, [pc, #236]	@ (80138f8 <_tx_mutex_prioritize+0x160>)
 801380a:	681b      	ldr	r3, [r3, #0]
 801380c:	3301      	adds	r3, #1
 801380e:	4a3a      	ldr	r2, [pc, #232]	@ (80138f8 <_tx_mutex_prioritize+0x160>)
 8013810:	6013      	str	r3, [r2, #0]

        /* Set the list changed flag to false.  */
        list_changed =  TX_FALSE;
 8013812:	2300      	movs	r3, #0
 8013814:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Search through the list to find the highest priority thread.  */
        do
        {

            /* Is the current thread higher priority?  */
            if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority)
 8013816:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013818:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801381a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801381c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801381e:	429a      	cmp	r2, r3
 8013820:	d201      	bcs.n	8013826 <_tx_mutex_prioritize+0x8e>
            {

                /* Yes, remember that this thread is the highest priority.  */
                priority_thread_ptr =  thread_ptr;
 8013822:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013824:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013826:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013828:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801382a:	68fb      	ldr	r3, [r7, #12]
 801382c:	f383 8810 	msr	PRIMASK, r3
}
 8013830:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013832:	f3ef 8310 	mrs	r3, PRIMASK
 8013836:	617b      	str	r3, [r7, #20]
    return(posture);
 8013838:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 801383a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 801383c:	b672      	cpsid	i
    return(int_posture);
 801383e:	693b      	ldr	r3, [r7, #16]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8013840:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if any changes to the list have occurred while
               interrupts were enabled.  */

            /* Is the list head the same?  */
            if (head_ptr != mutex_ptr -> tx_mutex_suspension_list)
 8013842:	687b      	ldr	r3, [r7, #4]
 8013844:	699b      	ldr	r3, [r3, #24]
 8013846:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013848:	429a      	cmp	r2, r3
 801384a:	d002      	beq.n	8013852 <_tx_mutex_prioritize+0xba>
            {

                /* The list head has changed, set the list changed flag.  */
                list_changed =  TX_TRUE;
 801384c:	2301      	movs	r3, #1
 801384e:	633b      	str	r3, [r7, #48]	@ 0x30
 8013850:	e006      	b.n	8013860 <_tx_mutex_prioritize+0xc8>
            }
            else
            {

                /* Is the suspended count the same?  */
                if (suspended_count != mutex_ptr -> tx_mutex_suspended_count)
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	69db      	ldr	r3, [r3, #28]
 8013856:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013858:	429a      	cmp	r2, r3
 801385a:	d001      	beq.n	8013860 <_tx_mutex_prioritize+0xc8>
                {

                    /* The list head has changed, set the list changed flag.  */
                    list_changed =  TX_TRUE;
 801385c:	2301      	movs	r3, #1
 801385e:	633b      	str	r3, [r7, #48]	@ 0x30
                }
            }

            /* Determine if the list has changed.  */
            if (list_changed == TX_FALSE)
 8013860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013862:	2b00      	cmp	r3, #0
 8013864:	d103      	bne.n	801386e <_tx_mutex_prioritize+0xd6>
            {

                /* Move the thread pointer to the next thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 8013866:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013868:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801386a:	643b      	str	r3, [r7, #64]	@ 0x40
 801386c:	e00c      	b.n	8013888 <_tx_mutex_prioritize+0xf0>
            }
            else
            {

                /* Remember the suspension count and head pointer.  */
                head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	699b      	ldr	r3, [r3, #24]
 8013872:	63bb      	str	r3, [r7, #56]	@ 0x38
                suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	69db      	ldr	r3, [r3, #28]
 8013878:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Default the highest priority thread to the thread at the front of the list.  */
                priority_thread_ptr =  head_ptr;
 801387a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801387c:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Setup search pointer.  */
                thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 801387e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013882:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Reset the list changed flag.  */
                list_changed =  TX_FALSE;
 8013884:	2300      	movs	r3, #0
 8013886:	633b      	str	r3, [r7, #48]	@ 0x30
            }

        } while (thread_ptr != head_ptr);
 8013888:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801388a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801388c:	429a      	cmp	r2, r3
 801388e:	d1c2      	bne.n	8013816 <_tx_mutex_prioritize+0x7e>

        /* Release preemption.  */
        _tx_thread_preempt_disable--;
 8013890:	4b19      	ldr	r3, [pc, #100]	@ (80138f8 <_tx_mutex_prioritize+0x160>)
 8013892:	681b      	ldr	r3, [r3, #0]
 8013894:	3b01      	subs	r3, #1
 8013896:	4a18      	ldr	r2, [pc, #96]	@ (80138f8 <_tx_mutex_prioritize+0x160>)
 8013898:	6013      	str	r3, [r2, #0]

        /* Now determine if the highest priority thread is at the front
           of the list.  */
        if (priority_thread_ptr != head_ptr)
 801389a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801389c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801389e:	429a      	cmp	r2, r3
 80138a0:	d01d      	beq.n	80138de <_tx_mutex_prioritize+0x146>
            /* No, we need to move the highest priority suspended thread to the
               front of the list.  */

            /* First, remove the highest priority thread by updating the
               adjacent suspended threads.  */
            next_thread =                                  priority_thread_ptr -> tx_thread_suspended_next;
 80138a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80138a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80138a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            previous_thread =                              priority_thread_ptr -> tx_thread_suspended_previous;
 80138a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80138aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80138ac:	62bb      	str	r3, [r7, #40]	@ 0x28
            next_thread -> tx_thread_suspended_previous =  previous_thread;
 80138ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80138b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80138b2:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =  next_thread;
 80138b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80138b8:	671a      	str	r2, [r3, #112]	@ 0x70

            /* Now, link the highest priority thread at the front of the list.  */
            previous_thread =                                      head_ptr -> tx_thread_suspended_previous;
 80138ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80138be:	62bb      	str	r3, [r7, #40]	@ 0x28
            priority_thread_ptr -> tx_thread_suspended_next =      head_ptr;
 80138c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80138c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80138c4:	671a      	str	r2, [r3, #112]	@ 0x70
            priority_thread_ptr -> tx_thread_suspended_previous =  previous_thread;
 80138c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80138c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80138ca:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =          priority_thread_ptr;
 80138cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138ce:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80138d0:	671a      	str	r2, [r3, #112]	@ 0x70
            head_ptr -> tx_thread_suspended_previous =             priority_thread_ptr;
 80138d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80138d4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80138d6:	675a      	str	r2, [r3, #116]	@ 0x74

            /* Move the list head pointer to the highest priority suspended thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  priority_thread_ptr;
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80138dc:	619a      	str	r2, [r3, #24]
 80138de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80138e0:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80138e2:	68bb      	ldr	r3, [r7, #8]
 80138e4:	f383 8810 	msr	PRIMASK, r3
}
 80138e8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80138ea:	f000 fcd9 	bl	80142a0 <_tx_thread_system_preempt_check>
    /* Return completion status.  */
    return(status);
#else

    /* Return successful completion.  */
    return(TX_SUCCESS);
 80138ee:	2300      	movs	r3, #0
#endif
}
 80138f0:	4618      	mov	r0, r3
 80138f2:	3748      	adds	r7, #72	@ 0x48
 80138f4:	46bd      	mov	sp, r7
 80138f6:	bd80      	pop	{r7, pc}
 80138f8:	2000a92c 	.word	0x2000a92c

080138fc <_tx_mutex_priority_change>:
/*                                            priority rather than next,  */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority)
{
 80138fc:	b580      	push	{r7, lr}
 80138fe:	b090      	sub	sp, #64	@ 0x40
 8013900:	af00      	add	r7, sp, #0
 8013902:	6078      	str	r0, [r7, #4]
 8013904:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013906:	f3ef 8310 	mrs	r3, PRIMASK
 801390a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 801390c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 801390e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8013910:	b672      	cpsid	i
    return(int_posture);
 8013912:	6abb      	ldr	r3, [r7, #40]	@ 0x28


#ifndef TX_NOT_INTERRUPTABLE

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8013914:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801391a:	2b00      	cmp	r3, #0
 801391c:	d017      	beq.n	801394e <_tx_mutex_priority_change+0x52>
    {

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	683a      	ldr	r2, [r7, #0]
 8013922:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801392a:	683a      	ldr	r2, [r7, #0]
 801392c:	429a      	cmp	r2, r3
 801392e:	d905      	bls.n	801393c <_tx_mutex_priority_change+0x40>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8013930:	687b      	ldr	r3, [r7, #4]
 8013932:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	63da      	str	r2, [r3, #60]	@ 0x3c
 801393a:	e002      	b.n	8013942 <_tx_mutex_priority_change+0x46>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	683a      	ldr	r2, [r7, #0]
 8013940:	63da      	str	r2, [r3, #60]	@ 0x3c
 8013942:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013944:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013948:	f383 8810 	msr	PRIMASK, r3
}
 801394c:	e089      	b.n	8013a62 <_tx_mutex_priority_change+0x166>
    }
    else
    {

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 801394e:	4b47      	ldr	r3, [pc, #284]	@ (8013a6c <_tx_mutex_priority_change+0x170>)
 8013950:	681b      	ldr	r3, [r3, #0]
 8013952:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 8013954:	687b      	ldr	r3, [r7, #4]
 8013956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013958:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
#else

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 801395a:	4b45      	ldr	r3, [pc, #276]	@ (8013a70 <_tx_mutex_priority_change+0x174>)
 801395c:	681b      	ldr	r3, [r3, #0]
 801395e:	3302      	adds	r3, #2
 8013960:	4a43      	ldr	r2, [pc, #268]	@ (8013a70 <_tx_mutex_priority_change+0x174>)
 8013962:	6013      	str	r3, [r2, #0]

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 8013964:	687b      	ldr	r3, [r7, #4]
 8013966:	220e      	movs	r2, #14
 8013968:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 801396a:	687b      	ldr	r3, [r7, #4]
 801396c:	2201      	movs	r2, #1
 801396e:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	2200      	movs	r2, #0
 8013974:	64da      	str	r2, [r3, #76]	@ 0x4c
 8013976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013978:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801397a:	69bb      	ldr	r3, [r7, #24]
 801397c:	f383 8810 	msr	PRIMASK, r3
}
 8013980:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 8013982:	6878      	ldr	r0, [r7, #4]
 8013984:	f000 fdc6 	bl	8014514 <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013988:	f3ef 8310 	mrs	r3, PRIMASK
 801398c:	623b      	str	r3, [r7, #32]
    return(posture);
 801398e:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8013990:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8013992:	b672      	cpsid	i
    return(int_posture);
 8013994:	69fb      	ldr	r3, [r7, #28]

        /* Disable interrupts.  */
        TX_DISABLE
 8013996:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	683a      	ldr	r2, [r7, #0]
 801399c:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 801399e:	687b      	ldr	r3, [r7, #4]
 80139a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80139a4:	683a      	ldr	r2, [r7, #0]
 80139a6:	429a      	cmp	r2, r3
 80139a8:	d905      	bls.n	80139b6 <_tx_mutex_priority_change+0xba>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 80139aa:	687b      	ldr	r3, [r7, #4]
 80139ac:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80139b4:	e002      	b.n	80139bc <_tx_mutex_priority_change+0xc0>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 80139b6:	687b      	ldr	r3, [r7, #4]
 80139b8:	683a      	ldr	r2, [r7, #0]
 80139ba:	63da      	str	r2, [r3, #60]	@ 0x3c
 80139bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80139be:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80139c0:	68fb      	ldr	r3, [r7, #12]
 80139c2:	f383 8810 	msr	PRIMASK, r3
}
 80139c6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 80139c8:	6878      	ldr	r0, [r7, #4]
 80139ca:	f000 fca3 	bl	8014314 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80139ce:	f3ef 8310 	mrs	r3, PRIMASK
 80139d2:	617b      	str	r3, [r7, #20]
    return(posture);
 80139d4:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 80139d6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 80139d8:	b672      	cpsid	i
    return(int_posture);
 80139da:	693b      	ldr	r3, [r7, #16]
        TX_MUTEX_PRIORITY_CHANGE_EXTENSION

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 80139dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 80139de:	4b23      	ldr	r3, [pc, #140]	@ (8013a6c <_tx_mutex_priority_change+0x170>)
 80139e0:	681b      	ldr	r3, [r3, #0]
 80139e2:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 80139e4:	687a      	ldr	r2, [r7, #4]
 80139e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80139e8:	429a      	cmp	r2, r3
 80139ea:	d034      	beq.n	8013a56 <_tx_mutex_priority_change+0x15a>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80139f0:	2b00      	cmp	r3, #0
 80139f2:	d130      	bne.n	8013a56 <_tx_mutex_priority_change+0x15a>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80139f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80139fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80139fc:	429a      	cmp	r2, r3
 80139fe:	d811      	bhi.n	8013a24 <_tx_mutex_priority_change+0x128>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 8013a00:	687a      	ldr	r2, [r7, #4]
 8013a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a04:	429a      	cmp	r2, r3
 8013a06:	d126      	bne.n	8013a56 <_tx_mutex_priority_change+0x15a>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 8013a08:	4a18      	ldr	r2, [pc, #96]	@ (8013a6c <_tx_mutex_priority_change+0x170>)
 8013a0a:	687b      	ldr	r3, [r7, #4]
 8013a0c:	6013      	str	r3, [r2, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 8013a0e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013a10:	683b      	ldr	r3, [r7, #0]
 8013a12:	429a      	cmp	r2, r3
 8013a14:	d21f      	bcs.n	8013a56 <_tx_mutex_priority_change+0x15a>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 8013a16:	687b      	ldr	r3, [r7, #4]
 8013a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013a1a:	4916      	ldr	r1, [pc, #88]	@ (8013a74 <_tx_mutex_priority_change+0x178>)
 8013a1c:	687a      	ldr	r2, [r7, #4]
 8013a1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8013a22:	e018      	b.n	8013a56 <_tx_mutex_priority_change+0x15a>
                }
                else
                {

                    /* Now determine if this thread's preemption-threshold needs to be enforced.  */
                    if (thread_ptr -> tx_thread_preempt_threshold < thread_ptr -> tx_thread_priority)
 8013a24:	687b      	ldr	r3, [r7, #4]
 8013a26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013a2c:	429a      	cmp	r2, r3
 8013a2e:	d212      	bcs.n	8013a56 <_tx_mutex_priority_change+0x15a>
                    {

                        /* Yes, preemption-threshold is in force for this thread. */

                        /* Compare the next thread to execute thread's priority against the thread's preemption-threshold.  */
                        if (thread_ptr -> tx_thread_preempt_threshold <= next_execute_ptr -> tx_thread_priority)
 8013a30:	687b      	ldr	r3, [r7, #4]
 8013a32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8013a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013a38:	429a      	cmp	r2, r3
 8013a3a:	d80c      	bhi.n	8013a56 <_tx_mutex_priority_change+0x15a>
                        {

                            /* We must swap execute pointers to enforce the preemption-threshold of a thread coming out of
                               priority inheritance.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8013a3c:	4a0b      	ldr	r2, [pc, #44]	@ (8013a6c <_tx_mutex_priority_change+0x170>)
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	6013      	str	r3, [r2, #0]

                            /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                            if (original_priority < new_priority)
 8013a42:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013a44:	683b      	ldr	r3, [r7, #0]
 8013a46:	429a      	cmp	r2, r3
 8013a48:	d205      	bcs.n	8013a56 <_tx_mutex_priority_change+0x15a>
                            {

                                /* Ensure that this thread is placed at the front of the priority list.  */
                                _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013a4e:	4909      	ldr	r1, [pc, #36]	@ (8013a74 <_tx_mutex_priority_change+0x178>)
 8013a50:	687a      	ldr	r2, [r7, #4]
 8013a52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8013a56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013a58:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013a5a:	68bb      	ldr	r3, [r7, #8]
 8013a5c:	f383 8810 	msr	PRIMASK, r3
}
 8013a60:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8013a62:	bf00      	nop
 8013a64:	3740      	adds	r7, #64	@ 0x40
 8013a66:	46bd      	mov	sp, r7
 8013a68:	bd80      	pop	{r7, pc}
 8013a6a:	bf00      	nop
 8013a6c:	2000a898 	.word	0x2000a898
 8013a70:	2000a92c 	.word	0x2000a92c
 8013a74:	2000a8ac 	.word	0x2000a8ac

08013a78 <_tx_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
{
 8013a78:	b580      	push	{r7, lr}
 8013a7a:	b0a6      	sub	sp, #152	@ 0x98
 8013a7c:	af00      	add	r7, sp, #0
 8013a7e:	6078      	str	r0, [r7, #4]
TX_THREAD       *suspended_thread;
UINT            inheritance_priority;


    /* Setup status to indicate the processing is not complete.  */
    status =  TX_NOT_DONE;
 8013a80:	2320      	movs	r3, #32
 8013a82:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013a86:	f3ef 8310 	mrs	r3, PRIMASK
 8013a8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    return(posture);
 8013a8c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    int_posture = __get_interrupt_posture();
 8013a8e:	65bb      	str	r3, [r7, #88]	@ 0x58
    __asm__ volatile ("CPSID i" : : : "memory");
 8013a90:	b672      	cpsid	i
    return(int_posture);
 8013a92:	6dbb      	ldr	r3, [r7, #88]	@ 0x58

    /* Disable interrupts to put an instance back to the mutex.  */
    TX_DISABLE
 8013a94:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    /* Log this kernel call.  */
    TX_EL_MUTEX_PUT_INSERT

    /* Determine if this mutex is owned.  */
    if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	689b      	ldr	r3, [r3, #8]
 8013a9c:	2b00      	cmp	r3, #0
 8013a9e:	f000 81ff 	beq.w	8013ea0 <_tx_mutex_put+0x428>
    {

        /* Pickup the owning thread pointer.  */
        thread_ptr =  mutex_ptr -> tx_mutex_owner;
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	68db      	ldr	r3, [r3, #12]
 8013aa6:	67fb      	str	r3, [r7, #124]	@ 0x7c

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8013aa8:	4ba3      	ldr	r3, [pc, #652]	@ (8013d38 <_tx_mutex_put+0x2c0>)
 8013aaa:	681b      	ldr	r3, [r3, #0]
 8013aac:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Check to see if the mutex is owned by the calling thread.  */
        if (mutex_ptr -> tx_mutex_owner != current_thread)
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	68db      	ldr	r3, [r3, #12]
 8013ab2:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8013ab4:	429a      	cmp	r2, r3
 8013ab6:	d00d      	beq.n	8013ad4 <_tx_mutex_put+0x5c>
        {

            /* Determine if the preempt disable flag is set, indicating that
               the caller is not the application but from ThreadX. In such
               cases, the thread mutex owner does not need to match.  */
            if (_tx_thread_preempt_disable == ((UINT) 0))
 8013ab8:	4ba0      	ldr	r3, [pc, #640]	@ (8013d3c <_tx_mutex_put+0x2c4>)
 8013aba:	681b      	ldr	r3, [r3, #0]
 8013abc:	2b00      	cmp	r3, #0
 8013abe:	d109      	bne.n	8013ad4 <_tx_mutex_put+0x5c>
 8013ac0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013ac4:	657b      	str	r3, [r7, #84]	@ 0x54
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013ac6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013ac8:	f383 8810 	msr	PRIMASK, r3
}
 8013acc:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Caller does not own the mutex.  */
                status =  TX_NOT_OWNED;
 8013ace:	231e      	movs	r3, #30
 8013ad0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            }
        }

        /* Determine if we should continue.  */
        if (status == TX_NOT_DONE)
 8013ad4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8013ad8:	2b20      	cmp	r3, #32
 8013ada:	f040 81eb 	bne.w	8013eb4 <_tx_mutex_put+0x43c>
        {

            /* Decrement the mutex ownership count.  */
            mutex_ptr -> tx_mutex_ownership_count--;
 8013ade:	687b      	ldr	r3, [r7, #4]
 8013ae0:	689b      	ldr	r3, [r3, #8]
 8013ae2:	1e5a      	subs	r2, r3, #1
 8013ae4:	687b      	ldr	r3, [r7, #4]
 8013ae6:	609a      	str	r2, [r3, #8]

            /* Determine if the mutex is still owned by the current thread.  */
            if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8013ae8:	687b      	ldr	r3, [r7, #4]
 8013aea:	689b      	ldr	r3, [r3, #8]
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	d00a      	beq.n	8013b06 <_tx_mutex_put+0x8e>
 8013af0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013af4:	653b      	str	r3, [r7, #80]	@ 0x50
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013af6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013af8:	f383 8810 	msr	PRIMASK, r3
}
 8013afc:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Mutex is still owned, just return successful status.  */
                status =  TX_SUCCESS;
 8013afe:	2300      	movs	r3, #0
 8013b00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8013b04:	e1d6      	b.n	8013eb4 <_tx_mutex_put+0x43c>
            }
            else
            {

                /* Check for a NULL thread pointer, which can only happen during initialization.   */
                if (thread_ptr == TX_NULL)
 8013b06:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013b08:	2b00      	cmp	r3, #0
 8013b0a:	d10a      	bne.n	8013b22 <_tx_mutex_put+0xaa>
 8013b0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013b10:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013b12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013b14:	f383 8810 	msr	PRIMASK, r3
}
 8013b18:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Mutex is now available, return successful status.  */
                    status =  TX_SUCCESS;
 8013b1a:	2300      	movs	r3, #0
 8013b1c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8013b20:	e1c8      	b.n	8013eb4 <_tx_mutex_put+0x43c>
                    /* The mutex is now available.   */

                    /* Remove this mutex from the owned mutex list.  */

                    /* Decrement the ownership count.  */
                    thread_ptr -> tx_thread_owned_mutex_count--;
 8013b22:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013b24:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8013b28:	1e5a      	subs	r2, r3, #1
 8013b2a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013b2c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                    /* Determine if this mutex was the only one on the list.  */
                    if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 8013b30:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013b32:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8013b36:	2b00      	cmp	r3, #0
 8013b38:	d104      	bne.n	8013b44 <_tx_mutex_put+0xcc>
                    {

                        /* Yes, the list is empty.  Simply set the head pointer to NULL.  */
                        thread_ptr -> tx_thread_owned_mutex_list =  TX_NULL;
 8013b3a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013b3c:	2200      	movs	r2, #0
 8013b3e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8013b42:	e019      	b.n	8013b78 <_tx_mutex_put+0x100>
                    {

                        /* No, there are more mutexes on the list.  */

                        /* Link-up the neighbors.  */
                        next_mutex =                             mutex_ptr -> tx_mutex_owned_next;
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013b48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                        previous_mutex =                         mutex_ptr -> tx_mutex_owned_previous;
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013b50:	677b      	str	r3, [r7, #116]	@ 0x74
                        next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 8013b52:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013b56:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8013b58:	631a      	str	r2, [r3, #48]	@ 0x30
                        previous_mutex -> tx_mutex_owned_next =  next_mutex;
 8013b5a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013b5c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8013b60:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* See if we have to update the created list head pointer.  */
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 8013b62:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013b64:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8013b68:	687a      	ldr	r2, [r7, #4]
 8013b6a:	429a      	cmp	r2, r3
 8013b6c:	d104      	bne.n	8013b78 <_tx_mutex_put+0x100>
                        {

                            /* Yes, move the head pointer to the next link. */
                            thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 8013b6e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013b70:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8013b74:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                        }
                    }

                    /* Determine if the simple, non-suspension, non-priority inheritance case is present.  */
                    if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	699b      	ldr	r3, [r3, #24]
 8013b7c:	2b00      	cmp	r3, #0
 8013b7e:	d110      	bne.n	8013ba2 <_tx_mutex_put+0x12a>
                    {

                        /* Is this a priority inheritance mutex?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 8013b80:	687b      	ldr	r3, [r7, #4]
 8013b82:	691b      	ldr	r3, [r3, #16]
 8013b84:	2b00      	cmp	r3, #0
 8013b86:	d10c      	bne.n	8013ba2 <_tx_mutex_put+0x12a>
                        {

                            /* Yes, we are done - set the mutex owner to NULL.   */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8013b88:	687b      	ldr	r3, [r7, #4]
 8013b8a:	2200      	movs	r2, #0
 8013b8c:	60da      	str	r2, [r3, #12]
 8013b8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013b92:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013b94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013b96:	f383 8810 	msr	PRIMASK, r3
}
 8013b9a:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Mutex is now available, return successful status.  */
                            status =  TX_SUCCESS;
 8013b9c:	2300      	movs	r3, #0
 8013b9e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                        }
                    }

                    /* Determine if the processing is complete.  */
                    if (status == TX_NOT_DONE)
 8013ba2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8013ba6:	2b20      	cmp	r3, #32
 8013ba8:	f040 8184 	bne.w	8013eb4 <_tx_mutex_put+0x43c>
                    {

                        /* Initialize original owner and thread priority.  */
                        old_owner =      TX_NULL;
 8013bac:	2300      	movs	r3, #0
 8013bae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                        old_priority =   thread_ptr -> tx_thread_user_priority;
 8013bb2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013bb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013bb8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

                        /* Does this mutex support priority inheritance?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8013bbc:	687b      	ldr	r3, [r7, #4]
 8013bbe:	691b      	ldr	r3, [r3, #16]
 8013bc0:	2b01      	cmp	r3, #1
 8013bc2:	d155      	bne.n	8013c70 <_tx_mutex_put+0x1f8>
                        {

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8013bc4:	4b5d      	ldr	r3, [pc, #372]	@ (8013d3c <_tx_mutex_put+0x2c4>)
 8013bc6:	681b      	ldr	r3, [r3, #0]
 8013bc8:	3301      	adds	r3, #1
 8013bca:	4a5c      	ldr	r2, [pc, #368]	@ (8013d3c <_tx_mutex_put+0x2c4>)
 8013bcc:	6013      	str	r3, [r2, #0]
 8013bce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013bd2:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013bd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013bd6:	f383 8810 	msr	PRIMASK, r3
}
 8013bda:	bf00      	nop
                            /* Restore interrupts.  */
                            TX_RESTORE
#endif

                            /* Default the inheritance priority to disabled.  */
                            inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 8013bdc:	2320      	movs	r3, #32
 8013bde:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                            /* Search the owned mutexes for this thread to determine the highest priority for this
                               former mutex owner to return to.  */
                            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 8013be2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013be4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8013be8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 8013bec:	e01f      	b.n	8013c2e <_tx_mutex_put+0x1b6>
                            {

                                /* Does this mutex support priority inheritance?  */
                                if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 8013bee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013bf2:	691b      	ldr	r3, [r3, #16]
 8013bf4:	2b01      	cmp	r3, #1
 8013bf6:	d10b      	bne.n	8013c10 <_tx_mutex_put+0x198>
                                {

                                    /* Determine if highest priority field of the mutex is higher than the priority to
                                       restore.  */
                                    if (next_mutex -> tx_mutex_highest_priority_waiting < inheritance_priority)
 8013bf8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013bfe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8013c02:	429a      	cmp	r2, r3
 8013c04:	d904      	bls.n	8013c10 <_tx_mutex_put+0x198>
                                    {

                                        /* Use this priority to return releasing thread to.  */
                                        inheritance_priority =   next_mutex -> tx_mutex_highest_priority_waiting;
 8013c06:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013c0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                                    }
                                }

                                /* Move mutex pointer to the next mutex in the list.  */
                                next_mutex =  next_mutex -> tx_mutex_owned_next;
 8013c10:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013c16:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

                                /* Are we at the end of the list?  */
                                if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 8013c1a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013c1c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8013c20:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8013c24:	429a      	cmp	r2, r3
 8013c26:	d102      	bne.n	8013c2e <_tx_mutex_put+0x1b6>
                                {

                                    /* Yes, set the next mutex to NULL.  */
                                    next_mutex =  TX_NULL;
 8013c28:	2300      	movs	r3, #0
 8013c2a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 8013c2e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013c32:	2b00      	cmp	r3, #0
 8013c34:	d1db      	bne.n	8013bee <_tx_mutex_put+0x176>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013c36:	f3ef 8310 	mrs	r3, PRIMASK
 8013c3a:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 8013c3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 8013c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8013c40:	b672      	cpsid	i
    return(int_posture);
 8013c42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts.  */
                            TX_DISABLE
 8013c44:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Undo the temporarily preemption disable.  */
                            _tx_thread_preempt_disable--;
 8013c48:	4b3c      	ldr	r3, [pc, #240]	@ (8013d3c <_tx_mutex_put+0x2c4>)
 8013c4a:	681b      	ldr	r3, [r3, #0]
 8013c4c:	3b01      	subs	r3, #1
 8013c4e:	4a3b      	ldr	r2, [pc, #236]	@ (8013d3c <_tx_mutex_put+0x2c4>)
 8013c50:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the inherit priority to that of the highest priority thread waiting on the mutex.  */
                            thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 8013c52:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013c54:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8013c58:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

                            /* Determine if the inheritance priority is less than the default old priority.  */
                            if (inheritance_priority < old_priority)
 8013c5c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8013c60:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013c64:	429a      	cmp	r2, r3
 8013c66:	d203      	bcs.n	8013c70 <_tx_mutex_put+0x1f8>
                            {

                                /* Yes, update the old priority.  */
                                old_priority =  inheritance_priority;
 8013c68:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8013c6c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                            }
                        }

                        /* Determine if priority inheritance is in effect and there are one or more
                           threads suspended on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 8013c70:	687b      	ldr	r3, [r7, #4]
 8013c72:	69db      	ldr	r3, [r3, #28]
 8013c74:	2b01      	cmp	r3, #1
 8013c76:	d920      	bls.n	8013cba <_tx_mutex_put+0x242>
                        {

                            /* Is priority inheritance in effect?  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8013c78:	687b      	ldr	r3, [r7, #4]
 8013c7a:	691b      	ldr	r3, [r3, #16]
 8013c7c:	2b01      	cmp	r3, #1
 8013c7e:	d11c      	bne.n	8013cba <_tx_mutex_put+0x242>
                                   at the front of the suspension list.  */

#ifndef TX_NOT_INTERRUPTABLE

                                /* Temporarily disable preemption.  */
                                _tx_thread_preempt_disable++;
 8013c80:	4b2e      	ldr	r3, [pc, #184]	@ (8013d3c <_tx_mutex_put+0x2c4>)
 8013c82:	681b      	ldr	r3, [r3, #0]
 8013c84:	3301      	adds	r3, #1
 8013c86:	4a2d      	ldr	r2, [pc, #180]	@ (8013d3c <_tx_mutex_put+0x2c4>)
 8013c88:	6013      	str	r3, [r2, #0]
 8013c8a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013c8e:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c92:	f383 8810 	msr	PRIMASK, r3
}
 8013c96:	bf00      	nop
                                do
                                {
                                    status =  _tx_mutex_prioritize(mutex_ptr);
                                } while (status != TX_SUCCESS);
#else
                                _tx_mutex_prioritize(mutex_ptr);
 8013c98:	6878      	ldr	r0, [r7, #4]
 8013c9a:	f7ff fd7d 	bl	8013798 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013c9e:	f3ef 8310 	mrs	r3, PRIMASK
 8013ca2:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 8013ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 8013ca6:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 8013ca8:	b672      	cpsid	i
    return(int_posture);
 8013caa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
                                TX_MUTEX_PUT_EXTENSION_1

#ifndef TX_NOT_INTERRUPTABLE

                                /* Disable interrupts.  */
                                TX_DISABLE
 8013cac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                /* Back off the preemption disable.  */
                                _tx_thread_preempt_disable--;
 8013cb0:	4b22      	ldr	r3, [pc, #136]	@ (8013d3c <_tx_mutex_put+0x2c4>)
 8013cb2:	681b      	ldr	r3, [r3, #0]
 8013cb4:	3b01      	subs	r3, #1
 8013cb6:	4a21      	ldr	r2, [pc, #132]	@ (8013d3c <_tx_mutex_put+0x2c4>)
 8013cb8:	6013      	str	r3, [r2, #0]
#endif
                            }
                        }

                        /* Now determine if there are any threads still waiting on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	699b      	ldr	r3, [r3, #24]
 8013cbe:	2b00      	cmp	r3, #0
 8013cc0:	d13e      	bne.n	8013d40 <_tx_mutex_put+0x2c8>
                            /* No, there are no longer any threads waiting on the mutex.  */

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8013cc2:	4b1e      	ldr	r3, [pc, #120]	@ (8013d3c <_tx_mutex_put+0x2c4>)
 8013cc4:	681b      	ldr	r3, [r3, #0]
 8013cc6:	3301      	adds	r3, #1
 8013cc8:	4a1c      	ldr	r2, [pc, #112]	@ (8013d3c <_tx_mutex_put+0x2c4>)
 8013cca:	6013      	str	r3, [r2, #0]
 8013ccc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013cd4:	f383 8810 	msr	PRIMASK, r3
}
 8013cd8:	bf00      	nop
                            /* Mutex is not owned, but it is possible that a thread that
                               caused a priority inheritance to occur is no longer waiting
                               on the mutex.  */

                            /* Setup the highest priority waiting thread.  */
                            mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	2220      	movs	r2, #32
 8013cde:	629a      	str	r2, [r3, #40]	@ 0x28

                            /* Determine if we need to restore priority.  */
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 8013ce0:	687b      	ldr	r3, [r7, #4]
 8013ce2:	68db      	ldr	r3, [r3, #12]
 8013ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013ce6:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8013cea:	429a      	cmp	r2, r3
 8013cec:	d006      	beq.n	8013cfc <_tx_mutex_put+0x284>
                            {

                                /* Yes, restore the priority of thread.  */
                                _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority);
 8013cee:	687b      	ldr	r3, [r7, #4]
 8013cf0:	68db      	ldr	r3, [r3, #12]
 8013cf2:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8013cf6:	4618      	mov	r0, r3
 8013cf8:	f7ff fe00 	bl	80138fc <_tx_mutex_priority_change>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013cfc:	f3ef 8310 	mrs	r3, PRIMASK
 8013d00:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8013d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8013d04:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8013d06:	b672      	cpsid	i
    return(int_posture);
 8013d08:	6a3b      	ldr	r3, [r7, #32]
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts again.  */
                            TX_DISABLE
 8013d0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Back off the preemption disable.  */
                            _tx_thread_preempt_disable--;
 8013d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8013d3c <_tx_mutex_put+0x2c4>)
 8013d10:	681b      	ldr	r3, [r3, #0]
 8013d12:	3b01      	subs	r3, #1
 8013d14:	4a09      	ldr	r2, [pc, #36]	@ (8013d3c <_tx_mutex_put+0x2c4>)
 8013d16:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the mutex owner to NULL.  */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	2200      	movs	r2, #0
 8013d1c:	60da      	str	r2, [r3, #12]
 8013d1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013d22:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d26:	f383 8810 	msr	PRIMASK, r3
}
 8013d2a:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Check for preemption.  */
                            _tx_thread_system_preempt_check();
 8013d2c:	f000 fab8 	bl	80142a0 <_tx_thread_system_preempt_check>

                            /* Set status to success.  */
                            status =  TX_SUCCESS;
 8013d30:	2300      	movs	r3, #0
 8013d32:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8013d36:	e0bd      	b.n	8013eb4 <_tx_mutex_put+0x43c>
 8013d38:	2000a894 	.word	0x2000a894
 8013d3c:	2000a92c 	.word	0x2000a92c
                        }
                        else
                        {

                            /* Pickup the thread at the front of the suspension list.  */
                            thread_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 8013d40:	687b      	ldr	r3, [r7, #4]
 8013d42:	699b      	ldr	r3, [r3, #24]
 8013d44:	67fb      	str	r3, [r7, #124]	@ 0x7c

                            /* Save the previous ownership information, if inheritance is
                               in effect.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	691b      	ldr	r3, [r3, #16]
 8013d4a:	2b01      	cmp	r3, #1
 8013d4c:	d10a      	bne.n	8013d64 <_tx_mutex_put+0x2ec>
                            {

                                /* Remember the old mutex owner.  */
                                old_owner =  mutex_ptr -> tx_mutex_owner;
 8013d4e:	687b      	ldr	r3, [r7, #4]
 8013d50:	68db      	ldr	r3, [r3, #12]
 8013d52:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                                /* Setup owner thread priority information.  */
                                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 8013d56:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	615a      	str	r2, [r3, #20]

                                /* Setup the highest priority waiting thread.  */
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	2220      	movs	r2, #32
 8013d62:	629a      	str	r2, [r3, #40]	@ 0x28
                            }

                            /* Determine how many mutexes are owned by this thread.  */
                            owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 8013d64:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013d66:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8013d6a:	673b      	str	r3, [r7, #112]	@ 0x70

                            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
                            if (owned_count == ((UINT) 0))
 8013d6c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013d6e:	2b00      	cmp	r3, #0
 8013d70:	d10a      	bne.n	8013d88 <_tx_mutex_put+0x310>
                            {

                                /* The owned mutex list is empty.  Add mutex to empty list.  */
                                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 8013d72:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013d74:	687a      	ldr	r2, [r7, #4]
 8013d76:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 8013d7a:	687b      	ldr	r3, [r7, #4]
 8013d7c:	687a      	ldr	r2, [r7, #4]
 8013d7e:	62da      	str	r2, [r3, #44]	@ 0x2c
                                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	687a      	ldr	r2, [r7, #4]
 8013d84:	631a      	str	r2, [r3, #48]	@ 0x30
 8013d86:	e016      	b.n	8013db6 <_tx_mutex_put+0x33e>
                            {

                                /* Non-empty list. Link up the mutex.  */

                                /* Pickup tail pointer.  */
                                next_mutex =                            thread_ptr -> tx_thread_owned_mutex_list;
 8013d88:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013d8a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8013d8e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                                previous_mutex =                        next_mutex -> tx_mutex_owned_previous;
 8013d92:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013d96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013d98:	677b      	str	r3, [r7, #116]	@ 0x74

                                /* Place the owned mutex in the list.  */
                                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 8013d9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013d9e:	687a      	ldr	r2, [r7, #4]
 8013da0:	631a      	str	r2, [r3, #48]	@ 0x30
                                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 8013da2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013da4:	687a      	ldr	r2, [r7, #4]
 8013da6:	62da      	str	r2, [r3, #44]	@ 0x2c

                                /* Setup this mutex's next and previous created links.  */
                                mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
 8013da8:	687b      	ldr	r3, [r7, #4]
 8013daa:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8013dac:	631a      	str	r2, [r3, #48]	@ 0x30
                                mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 8013dae:	687b      	ldr	r3, [r7, #4]
 8013db0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8013db4:	62da      	str	r2, [r3, #44]	@ 0x2c
                            }

                            /* Increment the number of mutexes owned counter.  */
                            thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 8013db6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013db8:	1c5a      	adds	r2, r3, #1
 8013dba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013dbc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                            /* Mark the Mutex as owned and fill in the corresponding information.  */
                            mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 8013dc0:	687b      	ldr	r3, [r7, #4]
 8013dc2:	2201      	movs	r2, #1
 8013dc4:	609a      	str	r2, [r3, #8]
                            mutex_ptr -> tx_mutex_owner =            thread_ptr;
 8013dc6:	687b      	ldr	r3, [r7, #4]
 8013dc8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8013dca:	60da      	str	r2, [r3, #12]

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the suspension count.  */
                            mutex_ptr -> tx_mutex_suspended_count--;
 8013dcc:	687b      	ldr	r3, [r7, #4]
 8013dce:	69db      	ldr	r3, [r3, #28]
 8013dd0:	1e5a      	subs	r2, r3, #1
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	61da      	str	r2, [r3, #28]

                            /* Pickup the suspended count.  */
                            suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8013dd6:	687b      	ldr	r3, [r7, #4]
 8013dd8:	69db      	ldr	r3, [r3, #28]
 8013dda:	66fb      	str	r3, [r7, #108]	@ 0x6c

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 8013ddc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013dde:	2b00      	cmp	r3, #0
 8013de0:	d103      	bne.n	8013dea <_tx_mutex_put+0x372>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 8013de2:	687b      	ldr	r3, [r7, #4]
 8013de4:	2200      	movs	r2, #0
 8013de6:	619a      	str	r2, [r3, #24]
 8013de8:	e00e      	b.n	8013e08 <_tx_mutex_put+0x390>
                            {

                                /* At least one more thread is on the same expiration list.  */

                                /* Update the list head pointer.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 8013dea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013dec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013dee:	66bb      	str	r3, [r7, #104]	@ 0x68
                                mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8013df4:	619a      	str	r2, [r3, #24]

                                /* Update the links of the adjacent threads.  */
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8013df6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013df8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013dfa:	667b      	str	r3, [r7, #100]	@ 0x64
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 8013dfc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013dfe:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013e00:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 8013e02:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013e04:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8013e06:	671a      	str	r2, [r3, #112]	@ 0x70
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8013e08:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013e0a:	2200      	movs	r2, #0
 8013e0c:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8013e0e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013e10:	2200      	movs	r2, #0
 8013e12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Restore interrupts.  */
                            TX_RESTORE
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8013e16:	4b2a      	ldr	r3, [pc, #168]	@ (8013ec0 <_tx_mutex_put+0x448>)
 8013e18:	681b      	ldr	r3, [r3, #0]
 8013e1a:	3301      	adds	r3, #1
 8013e1c:	4a28      	ldr	r2, [pc, #160]	@ (8013ec0 <_tx_mutex_put+0x448>)
 8013e1e:	6013      	str	r3, [r2, #0]
 8013e20:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013e24:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013e26:	69fb      	ldr	r3, [r7, #28]
 8013e28:	f383 8810 	msr	PRIMASK, r3
}
 8013e2c:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Determine if priority inheritance is enabled for this mutex.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	691b      	ldr	r3, [r3, #16]
 8013e32:	2b01      	cmp	r3, #1
 8013e34:	d12d      	bne.n	8013e92 <_tx_mutex_put+0x41a>
                            {

                                /* Yes, priority inheritance is requested.  */

                                /* Determine if there are any more threads still suspended on the mutex.  */
                                if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 8013e36:	687b      	ldr	r3, [r7, #4]
 8013e38:	69db      	ldr	r3, [r3, #28]
 8013e3a:	2b00      	cmp	r3, #0
 8013e3c:	d01c      	beq.n	8013e78 <_tx_mutex_put+0x400>
                                    do
                                    {
                                        status =  _tx_mutex_prioritize(mutex_ptr);
                                    } while (status != TX_SUCCESS);
#else
                                    _tx_mutex_prioritize(mutex_ptr);
 8013e3e:	6878      	ldr	r0, [r7, #4]
 8013e40:	f7ff fcaa 	bl	8013798 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013e44:	f3ef 8310 	mrs	r3, PRIMASK
 8013e48:	61bb      	str	r3, [r7, #24]
    return(posture);
 8013e4a:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8013e4c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8013e4e:	b672      	cpsid	i
    return(int_posture);
 8013e50:	697b      	ldr	r3, [r7, #20]

                                    /* Optional processing extension.  */
                                    TX_MUTEX_PUT_EXTENSION_2

                                    /* Disable interrupts.  */
                                    TX_DISABLE
 8013e52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                    /* Determine if there still are threads suspended for this mutex.  */
                                    suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	699b      	ldr	r3, [r3, #24]
 8013e5a:	663b      	str	r3, [r7, #96]	@ 0x60
                                    if (suspended_thread != TX_NULL)
 8013e5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013e5e:	2b00      	cmp	r3, #0
 8013e60:	d003      	beq.n	8013e6a <_tx_mutex_put+0x3f2>
                                    {

                                        /* Setup the highest priority thread waiting on this mutex.  */
                                        mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended_thread -> tx_thread_priority;
 8013e62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013e64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	629a      	str	r2, [r3, #40]	@ 0x28
 8013e6a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013e6e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013e70:	693b      	ldr	r3, [r7, #16]
 8013e72:	f383 8810 	msr	PRIMASK, r3
}
 8013e76:	bf00      	nop

                                /* Restore previous priority needs to be restored after priority
                                   inheritance.  */

                                /* Is the priority different?  */
                                if (old_owner -> tx_thread_priority != old_priority)
 8013e78:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013e7e:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8013e82:	429a      	cmp	r2, r3
 8013e84:	d005      	beq.n	8013e92 <_tx_mutex_put+0x41a>
                                {

                                    /* Restore the priority of thread.  */
                                    _tx_mutex_priority_change(old_owner, old_priority);
 8013e86:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8013e8a:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8013e8e:	f7ff fd35 	bl	80138fc <_tx_mutex_priority_change>
                                }
                            }

                            /* Resume thread.  */
                            _tx_thread_system_resume(thread_ptr);
 8013e92:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8013e94:	f000 fa3e 	bl	8014314 <_tx_thread_system_resume>
#endif

                            /* Return a successful status.  */
                            status =  TX_SUCCESS;
 8013e98:	2300      	movs	r3, #0
 8013e9a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8013e9e:	e009      	b.n	8013eb4 <_tx_mutex_put+0x43c>
 8013ea0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013ea4:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013ea6:	68fb      	ldr	r3, [r7, #12]
 8013ea8:	f383 8810 	msr	PRIMASK, r3
}
 8013eac:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Caller does not own the mutex.  */
        status =  TX_NOT_OWNED;
 8013eae:	231e      	movs	r3, #30
 8013eb0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    }

    /* Return the completion status.  */
    return(status);
 8013eb4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 8013eb8:	4618      	mov	r0, r3
 8013eba:	3798      	adds	r7, #152	@ 0x98
 8013ebc:	46bd      	mov	sp, r7
 8013ebe:	bd80      	pop	{r7, pc}
 8013ec0:	2000a92c 	.word	0x2000a92c

08013ec4 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8013ec4:	b580      	push	{r7, lr}
 8013ec6:	b092      	sub	sp, #72	@ 0x48
 8013ec8:	af00      	add	r7, sp, #0
 8013eca:	60f8      	str	r0, [r7, #12]
 8013ecc:	60b9      	str	r1, [r7, #8]
 8013ece:	607a      	str	r2, [r7, #4]
 8013ed0:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 8013ed2:	2300      	movs	r3, #0
 8013ed4:	643b      	str	r3, [r7, #64]	@ 0x40
#endif

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8013ed6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013ed8:	21ef      	movs	r1, #239	@ 0xef
 8013eda:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8013edc:	f002 f856 	bl	8015f8c <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 8013ee0:	22b0      	movs	r2, #176	@ 0xb0
 8013ee2:	2100      	movs	r1, #0
 8013ee4:	68f8      	ldr	r0, [r7, #12]
 8013ee6:	f002 f851 	bl	8015f8c <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 8013eea:	68fb      	ldr	r3, [r7, #12]
 8013eec:	68ba      	ldr	r2, [r7, #8]
 8013eee:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 8013ef0:	68fb      	ldr	r3, [r7, #12]
 8013ef2:	687a      	ldr	r2, [r7, #4]
 8013ef4:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 8013ef6:	68fb      	ldr	r3, [r7, #12]
 8013ef8:	683a      	ldr	r2, [r7, #0]
 8013efa:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 8013efc:	68fb      	ldr	r3, [r7, #12]
 8013efe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8013f00:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 8013f02:	68fb      	ldr	r3, [r7, #12]
 8013f04:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013f06:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 8013f08:	68fb      	ldr	r3, [r7, #12]
 8013f0a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013f0c:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 8013f0e:	68fb      	ldr	r3, [r7, #12]
 8013f10:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013f12:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 8013f16:	68fb      	ldr	r3, [r7, #12]
 8013f18:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8013f1a:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 8013f1c:	68fb      	ldr	r3, [r7, #12]
 8013f1e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8013f20:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 8013f22:	68fb      	ldr	r3, [r7, #12]
 8013f24:	2220      	movs	r2, #32
 8013f26:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8013f2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013f2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 8013f2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013f30:	3b01      	subs	r3, #1
 8013f32:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013f34:	4413      	add	r3, r2
 8013f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 8013f38:	68fb      	ldr	r3, [r7, #12]
 8013f3a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013f3c:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 8013f3e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013f40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013f42:	429a      	cmp	r2, r3
 8013f44:	d007      	beq.n	8013f56 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8013f46:	68fb      	ldr	r3, [r7, #12]
 8013f48:	2200      	movs	r2, #0
 8013f4a:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 8013f4c:	68fb      	ldr	r3, [r7, #12]
 8013f4e:	2200      	movs	r2, #0
 8013f50:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8013f54:	e006      	b.n	8013f64 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8013f56:	68fb      	ldr	r3, [r7, #12]
 8013f58:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013f5a:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 8013f5c:	68fb      	ldr	r3, [r7, #12]
 8013f5e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013f60:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8013f64:	68fb      	ldr	r3, [r7, #12]
 8013f66:	2203      	movs	r2, #3
 8013f68:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 8013f6a:	68fb      	ldr	r3, [r7, #12]
 8013f6c:	4a48      	ldr	r2, [pc, #288]	@ (8014090 <_tx_thread_create+0x1cc>)
 8013f6e:	655a      	str	r2, [r3, #84]	@ 0x54
 8013f70:	68fa      	ldr	r2, [r7, #12]
 8013f72:	68fb      	ldr	r3, [r7, #12]
 8013f74:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8013f76:	4947      	ldr	r1, [pc, #284]	@ (8014094 <_tx_thread_create+0x1d0>)
 8013f78:	68f8      	ldr	r0, [r7, #12]
 8013f7a:	f7ec fa1f 	bl	80003bc <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013f7e:	f3ef 8310 	mrs	r3, PRIMASK
 8013f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8013f84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8013f86:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8013f88:	b672      	cpsid	i
    return(int_posture);
 8013f8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 8013f8c:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 8013f8e:	68fb      	ldr	r3, [r7, #12]
 8013f90:	4a41      	ldr	r2, [pc, #260]	@ (8014098 <_tx_thread_create+0x1d4>)
 8013f92:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8013f94:	4b41      	ldr	r3, [pc, #260]	@ (801409c <_tx_thread_create+0x1d8>)
 8013f96:	681b      	ldr	r3, [r3, #0]
 8013f98:	2b00      	cmp	r3, #0
 8013f9a:	d10b      	bne.n	8013fb4 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 8013f9c:	4a40      	ldr	r2, [pc, #256]	@ (80140a0 <_tx_thread_create+0x1dc>)
 8013f9e:	68fb      	ldr	r3, [r7, #12]
 8013fa0:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 8013fa2:	68fb      	ldr	r3, [r7, #12]
 8013fa4:	68fa      	ldr	r2, [r7, #12]
 8013fa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 8013faa:	68fb      	ldr	r3, [r7, #12]
 8013fac:	68fa      	ldr	r2, [r7, #12]
 8013fae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8013fb2:	e016      	b.n	8013fe2 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8013fb4:	4b3a      	ldr	r3, [pc, #232]	@ (80140a0 <_tx_thread_create+0x1dc>)
 8013fb6:	681b      	ldr	r3, [r3, #0]
 8013fb8:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 8013fba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013fbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013fc0:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 8013fc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013fc4:	68fa      	ldr	r2, [r7, #12]
 8013fc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 8013fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013fcc:	68fa      	ldr	r2, [r7, #12]
 8013fce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 8013fd2:	68fb      	ldr	r3, [r7, #12]
 8013fd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013fd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 8013fda:	68fb      	ldr	r3, [r7, #12]
 8013fdc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013fde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 8013fe2:	4b2e      	ldr	r3, [pc, #184]	@ (801409c <_tx_thread_create+0x1d8>)
 8013fe4:	681b      	ldr	r3, [r3, #0]
 8013fe6:	3301      	adds	r3, #1
 8013fe8:	4a2c      	ldr	r2, [pc, #176]	@ (801409c <_tx_thread_create+0x1d8>)
 8013fea:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8013fec:	4b2d      	ldr	r3, [pc, #180]	@ (80140a4 <_tx_thread_create+0x1e0>)
 8013fee:	681b      	ldr	r3, [r3, #0]
 8013ff0:	3301      	adds	r3, #1
 8013ff2:	4a2c      	ldr	r2, [pc, #176]	@ (80140a4 <_tx_thread_create+0x1e0>)
 8013ff4:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 8013ff6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013ff8:	2b01      	cmp	r3, #1
 8013ffa:	d129      	bne.n	8014050 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013ffc:	f3ef 8305 	mrs	r3, IPSR
 8014000:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 8014002:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8014004:	4b28      	ldr	r3, [pc, #160]	@ (80140a8 <_tx_thread_create+0x1e4>)
 8014006:	681b      	ldr	r3, [r3, #0]
 8014008:	4313      	orrs	r3, r2
 801400a:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 801400e:	d30d      	bcc.n	801402c <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8014010:	4b26      	ldr	r3, [pc, #152]	@ (80140ac <_tx_thread_create+0x1e8>)
 8014012:	681b      	ldr	r3, [r3, #0]
 8014014:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8014016:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014018:	2b00      	cmp	r3, #0
 801401a:	d009      	beq.n	8014030 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 801401c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801401e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014020:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8014022:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014024:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014026:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014028:	63da      	str	r2, [r3, #60]	@ 0x3c
 801402a:	e001      	b.n	8014030 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 801402c:	2300      	movs	r3, #0
 801402e:	647b      	str	r3, [r7, #68]	@ 0x44
 8014030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014032:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8014034:	6a3b      	ldr	r3, [r7, #32]
 8014036:	f383 8810 	msr	PRIMASK, r3
}
 801403a:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 801403c:	68f8      	ldr	r0, [r7, #12]
 801403e:	f000 f969 	bl	8014314 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8014042:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014044:	2b00      	cmp	r3, #0
 8014046:	d01e      	beq.n	8014086 <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8014048:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801404a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801404c:	63da      	str	r2, [r3, #60]	@ 0x3c
 801404e:	e01a      	b.n	8014086 <_tx_thread_create+0x1c2>
 8014050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014052:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8014054:	693b      	ldr	r3, [r7, #16]
 8014056:	f383 8810 	msr	PRIMASK, r3
}
 801405a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801405c:	f3ef 8310 	mrs	r3, PRIMASK
 8014060:	61bb      	str	r3, [r7, #24]
    return(posture);
 8014062:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8014064:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8014066:	b672      	cpsid	i
    return(int_posture);
 8014068:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 801406a:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 801406c:	4b0d      	ldr	r3, [pc, #52]	@ (80140a4 <_tx_thread_create+0x1e0>)
 801406e:	681b      	ldr	r3, [r3, #0]
 8014070:	3b01      	subs	r3, #1
 8014072:	4a0c      	ldr	r2, [pc, #48]	@ (80140a4 <_tx_thread_create+0x1e0>)
 8014074:	6013      	str	r3, [r2, #0]
 8014076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014078:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801407a:	69fb      	ldr	r3, [r7, #28]
 801407c:	f383 8810 	msr	PRIMASK, r3
}
 8014080:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8014082:	f000 f90d 	bl	80142a0 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 8014086:	2300      	movs	r3, #0
}
 8014088:	4618      	mov	r0, r3
 801408a:	3748      	adds	r7, #72	@ 0x48
 801408c:	46bd      	mov	sp, r7
 801408e:	bd80      	pop	{r7, pc}
 8014090:	080147e9 	.word	0x080147e9
 8014094:	08014129 	.word	0x08014129
 8014098:	54485244 	.word	0x54485244
 801409c:	2000a8a0 	.word	0x2000a8a0
 80140a0:	2000a89c 	.word	0x2000a89c
 80140a4:	2000a92c 	.word	0x2000a92c
 80140a8:	20000014 	.word	0x20000014
 80140ac:	2000a898 	.word	0x2000a898

080140b0 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 80140b0:	b580      	push	{r7, lr}
 80140b2:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 80140b4:	4b12      	ldr	r3, [pc, #72]	@ (8014100 <_tx_thread_initialize+0x50>)
 80140b6:	2200      	movs	r2, #0
 80140b8:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 80140ba:	4b12      	ldr	r3, [pc, #72]	@ (8014104 <_tx_thread_initialize+0x54>)
 80140bc:	2200      	movs	r2, #0
 80140be:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 80140c0:	4b11      	ldr	r3, [pc, #68]	@ (8014108 <_tx_thread_initialize+0x58>)
 80140c2:	2200      	movs	r2, #0
 80140c4:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 80140c6:	4b11      	ldr	r3, [pc, #68]	@ (801410c <_tx_thread_initialize+0x5c>)
 80140c8:	2220      	movs	r2, #32
 80140ca:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 80140cc:	2280      	movs	r2, #128	@ 0x80
 80140ce:	2100      	movs	r1, #0
 80140d0:	480f      	ldr	r0, [pc, #60]	@ (8014110 <_tx_thread_initialize+0x60>)
 80140d2:	f001 ff5b 	bl	8015f8c <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 80140d6:	4b0f      	ldr	r3, [pc, #60]	@ (8014114 <_tx_thread_initialize+0x64>)
 80140d8:	2200      	movs	r2, #0
 80140da:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 80140dc:	4b0e      	ldr	r3, [pc, #56]	@ (8014118 <_tx_thread_initialize+0x68>)
 80140de:	2200      	movs	r2, #0
 80140e0:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 80140e2:	4b0e      	ldr	r3, [pc, #56]	@ (801411c <_tx_thread_initialize+0x6c>)
 80140e4:	2200      	movs	r2, #0
 80140e6:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 80140e8:	4b0d      	ldr	r3, [pc, #52]	@ (8014120 <_tx_thread_initialize+0x70>)
 80140ea:	2200      	movs	r2, #0
 80140ec:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 80140ee:	4b0d      	ldr	r3, [pc, #52]	@ (8014124 <_tx_thread_initialize+0x74>)
 80140f0:	681b      	ldr	r3, [r3, #0]
 80140f2:	f043 73c5 	orr.w	r3, r3, #25821184	@ 0x18a0000
    _tx_build_options =  _tx_build_options 
 80140f6:	4a0b      	ldr	r2, [pc, #44]	@ (8014124 <_tx_thread_initialize+0x74>)
 80140f8:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 80140fa:	bf00      	nop
 80140fc:	bd80      	pop	{r7, pc}
 80140fe:	bf00      	nop
 8014100:	2000a894 	.word	0x2000a894
 8014104:	2000a898 	.word	0x2000a898
 8014108:	2000a8a4 	.word	0x2000a8a4
 801410c:	2000a8a8 	.word	0x2000a8a8
 8014110:	2000a8ac 	.word	0x2000a8ac
 8014114:	2000a89c 	.word	0x2000a89c
 8014118:	2000a8a0 	.word	0x2000a8a0
 801411c:	2000a92c 	.word	0x2000a92c
 8014120:	2000a930 	.word	0x2000a930
 8014124:	2000a934 	.word	0x2000a934

08014128 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 8014128:	b580      	push	{r7, lr}
 801412a:	b088      	sub	sp, #32
 801412c:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 801412e:	4b21      	ldr	r3, [pc, #132]	@ (80141b4 <_tx_thread_shell_entry+0x8c>)
 8014130:	681b      	ldr	r3, [r3, #0]
 8014132:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 8014134:	69fb      	ldr	r3, [r7, #28]
 8014136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014138:	69fa      	ldr	r2, [r7, #28]
 801413a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 801413c:	4610      	mov	r0, r2
 801413e:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 8014140:	4b1d      	ldr	r3, [pc, #116]	@ (80141b8 <_tx_thread_shell_entry+0x90>)
 8014142:	681b      	ldr	r3, [r3, #0]
 8014144:	2b00      	cmp	r3, #0
 8014146:	d003      	beq.n	8014150 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 8014148:	4b1b      	ldr	r3, [pc, #108]	@ (80141b8 <_tx_thread_shell_entry+0x90>)
 801414a:	681b      	ldr	r3, [r3, #0]
 801414c:	69f8      	ldr	r0, [r7, #28]
 801414e:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8014150:	f3ef 8310 	mrs	r3, PRIMASK
 8014154:	607b      	str	r3, [r7, #4]
    return(posture);
 8014156:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8014158:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 801415a:	b672      	cpsid	i
    return(int_posture);
 801415c:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 801415e:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 8014160:	69fb      	ldr	r3, [r7, #28]
 8014162:	2201      	movs	r2, #1
 8014164:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8014166:	69fb      	ldr	r3, [r7, #28]
 8014168:	2201      	movs	r2, #1
 801416a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 801416c:	69fb      	ldr	r3, [r7, #28]
 801416e:	2200      	movs	r2, #0
 8014170:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8014172:	4b12      	ldr	r3, [pc, #72]	@ (80141bc <_tx_thread_shell_entry+0x94>)
 8014174:	681b      	ldr	r3, [r3, #0]
 8014176:	3301      	adds	r3, #1
 8014178:	4a10      	ldr	r2, [pc, #64]	@ (80141bc <_tx_thread_shell_entry+0x94>)
 801417a:	6013      	str	r3, [r2, #0]
 801417c:	69bb      	ldr	r3, [r7, #24]
 801417e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8014180:	68bb      	ldr	r3, [r7, #8]
 8014182:	f383 8810 	msr	PRIMASK, r3
}
 8014186:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 8014188:	f3ef 8314 	mrs	r3, CONTROL
 801418c:	60fb      	str	r3, [r7, #12]
    return(control_value);
 801418e:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 8014190:	617b      	str	r3, [r7, #20]
 8014192:	697b      	ldr	r3, [r7, #20]
 8014194:	f023 0304 	bic.w	r3, r3, #4
 8014198:	617b      	str	r3, [r7, #20]
 801419a:	697b      	ldr	r3, [r7, #20]
 801419c:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 801419e:	693b      	ldr	r3, [r7, #16]
 80141a0:	f383 8814 	msr	CONTROL, r3
}
 80141a4:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 80141a6:	69f8      	ldr	r0, [r7, #28]
 80141a8:	f000 f9b4 	bl	8014514 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 80141ac:	bf00      	nop
 80141ae:	3720      	adds	r7, #32
 80141b0:	46bd      	mov	sp, r7
 80141b2:	bd80      	pop	{r7, pc}
 80141b4:	2000a894 	.word	0x2000a894
 80141b8:	2000a930 	.word	0x2000a930
 80141bc:	2000a92c 	.word	0x2000a92c

080141c0 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 80141c0:	b580      	push	{r7, lr}
 80141c2:	b08e      	sub	sp, #56	@ 0x38
 80141c4:	af00      	add	r7, sp, #0
 80141c6:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80141c8:	f3ef 8310 	mrs	r3, PRIMASK
 80141cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 80141ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 80141d0:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 80141d2:	b672      	cpsid	i
    return(int_posture);
 80141d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 80141d6:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80141d8:	4b2e      	ldr	r3, [pc, #184]	@ (8014294 <_tx_thread_sleep+0xd4>)
 80141da:	681b      	ldr	r3, [r3, #0]
 80141dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 80141de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141e0:	2b00      	cmp	r3, #0
 80141e2:	d108      	bne.n	80141f6 <_tx_thread_sleep+0x36>
 80141e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141e6:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80141e8:	6a3b      	ldr	r3, [r7, #32]
 80141ea:	f383 8810 	msr	PRIMASK, r3
}
 80141ee:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 80141f0:	2313      	movs	r3, #19
 80141f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80141f4:	e049      	b.n	801428a <_tx_thread_sleep+0xca>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80141f6:	f3ef 8305 	mrs	r3, IPSR
 80141fa:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 80141fc:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80141fe:	4b26      	ldr	r3, [pc, #152]	@ (8014298 <_tx_thread_sleep+0xd8>)
 8014200:	681b      	ldr	r3, [r3, #0]
 8014202:	4313      	orrs	r3, r2
 8014204:	2b00      	cmp	r3, #0
 8014206:	d008      	beq.n	801421a <_tx_thread_sleep+0x5a>
 8014208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801420a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801420c:	69bb      	ldr	r3, [r7, #24]
 801420e:	f383 8810 	msr	PRIMASK, r3
}
 8014212:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8014214:	2313      	movs	r3, #19
 8014216:	637b      	str	r3, [r7, #52]	@ 0x34
 8014218:	e037      	b.n	801428a <_tx_thread_sleep+0xca>
        status =  TX_CALLER_ERROR;
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 801421a:	687b      	ldr	r3, [r7, #4]
 801421c:	2b00      	cmp	r3, #0
 801421e:	d108      	bne.n	8014232 <_tx_thread_sleep+0x72>
 8014220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014222:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8014224:	697b      	ldr	r3, [r7, #20]
 8014226:	f383 8810 	msr	PRIMASK, r3
}
 801422a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 801422c:	2300      	movs	r3, #0
 801422e:	637b      	str	r3, [r7, #52]	@ 0x34
 8014230:	e02b      	b.n	801428a <_tx_thread_sleep+0xca>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8014232:	4b1a      	ldr	r3, [pc, #104]	@ (801429c <_tx_thread_sleep+0xdc>)
 8014234:	681b      	ldr	r3, [r3, #0]
 8014236:	2b00      	cmp	r3, #0
 8014238:	d008      	beq.n	801424c <_tx_thread_sleep+0x8c>
 801423a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801423c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801423e:	693b      	ldr	r3, [r7, #16]
 8014240:	f383 8810 	msr	PRIMASK, r3
}
 8014244:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 8014246:	2313      	movs	r3, #19
 8014248:	637b      	str	r3, [r7, #52]	@ 0x34
 801424a:	e01e      	b.n	801428a <_tx_thread_sleep+0xca>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 801424c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801424e:	2204      	movs	r2, #4
 8014250:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8014252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014254:	2201      	movs	r2, #1
 8014256:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8014258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801425a:	2200      	movs	r2, #0
 801425c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 8014260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014262:	687a      	ldr	r2, [r7, #4]
 8014264:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8014266:	4b0d      	ldr	r3, [pc, #52]	@ (801429c <_tx_thread_sleep+0xdc>)
 8014268:	681b      	ldr	r3, [r3, #0]
 801426a:	3301      	adds	r3, #1
 801426c:	4a0b      	ldr	r2, [pc, #44]	@ (801429c <_tx_thread_sleep+0xdc>)
 801426e:	6013      	str	r3, [r2, #0]
 8014270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014272:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8014274:	68fb      	ldr	r3, [r7, #12]
 8014276:	f383 8810 	msr	PRIMASK, r3
}
 801427a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 801427c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801427e:	f000 f949 	bl	8014514 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8014282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014284:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014288:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 801428a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801428c:	4618      	mov	r0, r3
 801428e:	3738      	adds	r7, #56	@ 0x38
 8014290:	46bd      	mov	sp, r7
 8014292:	bd80      	pop	{r7, pc}
 8014294:	2000a894 	.word	0x2000a894
 8014298:	20000014 	.word	0x20000014
 801429c:	2000a92c 	.word	0x2000a92c

080142a0 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 80142a0:	b480      	push	{r7}
 80142a2:	b089      	sub	sp, #36	@ 0x24
 80142a4:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80142a6:	4b17      	ldr	r3, [pc, #92]	@ (8014304 <_tx_thread_system_preempt_check+0x64>)
 80142a8:	681b      	ldr	r3, [r3, #0]
 80142aa:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 80142ac:	69fb      	ldr	r3, [r7, #28]
 80142ae:	2b00      	cmp	r3, #0
 80142b0:	d121      	bne.n	80142f6 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 80142b2:	4b15      	ldr	r3, [pc, #84]	@ (8014308 <_tx_thread_system_preempt_check+0x68>)
 80142b4:	681b      	ldr	r3, [r3, #0]
 80142b6:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 80142b8:	4b14      	ldr	r3, [pc, #80]	@ (801430c <_tx_thread_system_preempt_check+0x6c>)
 80142ba:	681b      	ldr	r3, [r3, #0]
 80142bc:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 80142be:	69ba      	ldr	r2, [r7, #24]
 80142c0:	697b      	ldr	r3, [r7, #20]
 80142c2:	429a      	cmp	r2, r3
 80142c4:	d017      	beq.n	80142f6 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
UINT interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80142c6:	4b12      	ldr	r3, [pc, #72]	@ (8014310 <_tx_thread_system_preempt_check+0x70>)
 80142c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80142cc:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80142ce:	f3ef 8305 	mrs	r3, IPSR
 80142d2:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80142d4:	693b      	ldr	r3, [r7, #16]
    if (_tx_ipsr_get() == 0)
 80142d6:	2b00      	cmp	r3, #0
 80142d8:	d10c      	bne.n	80142f4 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80142da:	f3ef 8310 	mrs	r3, PRIMASK
 80142de:	60fb      	str	r3, [r7, #12]
    return(posture);
 80142e0:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 80142e2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80142e4:	b662      	cpsie	i
}
 80142e6:	bf00      	nop
 80142e8:	68bb      	ldr	r3, [r7, #8]
 80142ea:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80142ec:	687b      	ldr	r3, [r7, #4]
 80142ee:	f383 8810 	msr	PRIMASK, r3
}
 80142f2:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 80142f4:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 80142f6:	bf00      	nop
 80142f8:	3724      	adds	r7, #36	@ 0x24
 80142fa:	46bd      	mov	sp, r7
 80142fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014300:	4770      	bx	lr
 8014302:	bf00      	nop
 8014304:	2000a92c 	.word	0x2000a92c
 8014308:	2000a894 	.word	0x2000a894
 801430c:	2000a898 	.word	0x2000a898
 8014310:	e000ed04 	.word	0xe000ed04

08014314 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8014314:	b580      	push	{r7, lr}
 8014316:	b096      	sub	sp, #88	@ 0x58
 8014318:	af00      	add	r7, sp, #0
 801431a:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801431c:	f3ef 8310 	mrs	r3, PRIMASK
 8014320:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 8014322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 8014324:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8014326:	b672      	cpsid	i
    return(int_posture);
 8014328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 801432a:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 801432c:	687b      	ldr	r3, [r7, #4]
 801432e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014330:	2b00      	cmp	r3, #0
 8014332:	d005      	beq.n	8014340 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8014334:	687b      	ldr	r3, [r7, #4]
 8014336:	334c      	adds	r3, #76	@ 0x4c
 8014338:	4618      	mov	r0, r3
 801433a:	f000 fc19 	bl	8014b70 <_tx_timer_system_deactivate>
 801433e:	e002      	b.n	8014346 <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	2200      	movs	r2, #0
 8014344:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8014346:	4b6c      	ldr	r3, [pc, #432]	@ (80144f8 <_tx_thread_system_resume+0x1e4>)
 8014348:	681b      	ldr	r3, [r3, #0]
 801434a:	3b01      	subs	r3, #1
 801434c:	4a6a      	ldr	r2, [pc, #424]	@ (80144f8 <_tx_thread_system_resume+0x1e4>)
 801434e:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 8014350:	687b      	ldr	r3, [r7, #4]
 8014352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014354:	2b00      	cmp	r3, #0
 8014356:	f040 8083 	bne.w	8014460 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 801435a:	687b      	ldr	r3, [r7, #4]
 801435c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801435e:	2b00      	cmp	r3, #0
 8014360:	f000 8097 	beq.w	8014492 <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014368:	2b00      	cmp	r3, #0
 801436a:	d172      	bne.n	8014452 <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 801436c:	687b      	ldr	r3, [r7, #4]
 801436e:	2200      	movs	r2, #0
 8014370:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014376:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 8014378:	4a60      	ldr	r2, [pc, #384]	@ (80144fc <_tx_thread_system_resume+0x1e8>)
 801437a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801437c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014380:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 8014382:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014384:	2b00      	cmp	r3, #0
 8014386:	d154      	bne.n	8014432 <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 8014388:	495c      	ldr	r1, [pc, #368]	@ (80144fc <_tx_thread_system_resume+0x1e8>)
 801438a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801438c:	687a      	ldr	r2, [r7, #4]
 801438e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	687a      	ldr	r2, [r7, #4]
 8014396:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 8014398:	687b      	ldr	r3, [r7, #4]
 801439a:	687a      	ldr	r2, [r7, #4]
 801439c:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 801439e:	2201      	movs	r2, #1
 80143a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80143a2:	fa02 f303 	lsl.w	r3, r2, r3
 80143a6:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 80143a8:	4b55      	ldr	r3, [pc, #340]	@ (8014500 <_tx_thread_system_resume+0x1ec>)
 80143aa:	681a      	ldr	r2, [r3, #0]
 80143ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80143ae:	4313      	orrs	r3, r2
 80143b0:	4a53      	ldr	r2, [pc, #332]	@ (8014500 <_tx_thread_system_resume+0x1ec>)
 80143b2:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 80143b4:	4b53      	ldr	r3, [pc, #332]	@ (8014504 <_tx_thread_system_resume+0x1f0>)
 80143b6:	681b      	ldr	r3, [r3, #0]
 80143b8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80143ba:	429a      	cmp	r2, r3
 80143bc:	d269      	bcs.n	8014492 <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 80143be:	4a51      	ldr	r2, [pc, #324]	@ (8014504 <_tx_thread_system_resume+0x1f0>)
 80143c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80143c2:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 80143c4:	4b50      	ldr	r3, [pc, #320]	@ (8014508 <_tx_thread_system_resume+0x1f4>)
 80143c6:	681b      	ldr	r3, [r3, #0]
 80143c8:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 80143ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80143cc:	2b00      	cmp	r3, #0
 80143ce:	d103      	bne.n	80143d8 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 80143d0:	4a4d      	ldr	r2, [pc, #308]	@ (8014508 <_tx_thread_system_resume+0x1f4>)
 80143d2:	687b      	ldr	r3, [r7, #4]
 80143d4:	6013      	str	r3, [r2, #0]
 80143d6:	e05c      	b.n	8014492 <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 80143d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80143da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80143dc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80143de:	429a      	cmp	r2, r3
 80143e0:	d257      	bcs.n	8014492 <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 80143e2:	4a49      	ldr	r2, [pc, #292]	@ (8014508 <_tx_thread_system_resume+0x1f4>)
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	6013      	str	r3, [r2, #0]
 80143e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80143ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80143ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80143ee:	f383 8810 	msr	PRIMASK, r3
}
 80143f2:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80143f4:	4b40      	ldr	r3, [pc, #256]	@ (80144f8 <_tx_thread_system_resume+0x1e4>)
 80143f6:	681b      	ldr	r3, [r3, #0]
 80143f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 80143fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80143fc:	2b00      	cmp	r3, #0
 80143fe:	d174      	bne.n	80144ea <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8014400:	4b42      	ldr	r3, [pc, #264]	@ (801450c <_tx_thread_system_resume+0x1f8>)
 8014402:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014406:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014408:	f3ef 8305 	mrs	r3, IPSR
 801440c:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 801440e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (_tx_ipsr_get() == 0)
 8014410:	2b00      	cmp	r3, #0
 8014412:	d10c      	bne.n	801442e <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8014414:	f3ef 8310 	mrs	r3, PRIMASK
 8014418:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 801441a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 801441c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 801441e:	b662      	cpsie	i
}
 8014420:	bf00      	nop
 8014422:	6a3b      	ldr	r3, [r7, #32]
 8014424:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8014426:	69fb      	ldr	r3, [r7, #28]
 8014428:	f383 8810 	msr	PRIMASK, r3
}
 801442c:	bf00      	nop
}
 801442e:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 8014430:	e05b      	b.n	80144ea <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8014432:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014436:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 8014438:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801443a:	687a      	ldr	r2, [r7, #4]
 801443c:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 801443e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014440:	687a      	ldr	r2, [r7, #4]
 8014442:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8014444:	687b      	ldr	r3, [r7, #4]
 8014446:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014448:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 801444a:	687b      	ldr	r3, [r7, #4]
 801444c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801444e:	621a      	str	r2, [r3, #32]
 8014450:	e01f      	b.n	8014492 <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8014452:	687b      	ldr	r3, [r7, #4]
 8014454:	2200      	movs	r2, #0
 8014456:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	2203      	movs	r2, #3
 801445c:	631a      	str	r2, [r3, #48]	@ 0x30
 801445e:	e018      	b.n	8014492 <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8014460:	687b      	ldr	r3, [r7, #4]
 8014462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014464:	2b01      	cmp	r3, #1
 8014466:	d014      	beq.n	8014492 <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 8014468:	687b      	ldr	r3, [r7, #4]
 801446a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801446c:	2b02      	cmp	r3, #2
 801446e:	d010      	beq.n	8014492 <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8014470:	687b      	ldr	r3, [r7, #4]
 8014472:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014474:	2b00      	cmp	r3, #0
 8014476:	d106      	bne.n	8014486 <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 8014478:	687b      	ldr	r3, [r7, #4]
 801447a:	2200      	movs	r2, #0
 801447c:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 801447e:	687b      	ldr	r3, [r7, #4]
 8014480:	2200      	movs	r2, #0
 8014482:	631a      	str	r2, [r3, #48]	@ 0x30
 8014484:	e005      	b.n	8014492 <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8014486:	687b      	ldr	r3, [r7, #4]
 8014488:	2200      	movs	r2, #0
 801448a:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 801448c:	687b      	ldr	r3, [r7, #4]
 801448e:	2203      	movs	r2, #3
 8014490:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8014492:	4b1f      	ldr	r3, [pc, #124]	@ (8014510 <_tx_thread_system_resume+0x1fc>)
 8014494:	681b      	ldr	r3, [r3, #0]
 8014496:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014498:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801449a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801449c:	69bb      	ldr	r3, [r7, #24]
 801449e:	f383 8810 	msr	PRIMASK, r3
}
 80144a2:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 80144a4:	4b18      	ldr	r3, [pc, #96]	@ (8014508 <_tx_thread_system_resume+0x1f4>)
 80144a6:	681b      	ldr	r3, [r3, #0]
 80144a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80144aa:	429a      	cmp	r2, r3
 80144ac:	d020      	beq.n	80144f0 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80144ae:	4b12      	ldr	r3, [pc, #72]	@ (80144f8 <_tx_thread_system_resume+0x1e4>)
 80144b0:	681b      	ldr	r3, [r3, #0]
 80144b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 80144b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80144b6:	2b00      	cmp	r3, #0
 80144b8:	d11a      	bne.n	80144f0 <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80144ba:	4b14      	ldr	r3, [pc, #80]	@ (801450c <_tx_thread_system_resume+0x1f8>)
 80144bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80144c0:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80144c2:	f3ef 8305 	mrs	r3, IPSR
 80144c6:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80144c8:	697b      	ldr	r3, [r7, #20]
    if (_tx_ipsr_get() == 0)
 80144ca:	2b00      	cmp	r3, #0
 80144cc:	d10f      	bne.n	80144ee <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80144ce:	f3ef 8310 	mrs	r3, PRIMASK
 80144d2:	613b      	str	r3, [r7, #16]
    return(posture);
 80144d4:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 80144d6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80144d8:	b662      	cpsie	i
}
 80144da:	bf00      	nop
 80144dc:	68fb      	ldr	r3, [r7, #12]
 80144de:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80144e0:	68bb      	ldr	r3, [r7, #8]
 80144e2:	f383 8810 	msr	PRIMASK, r3
}
 80144e6:	bf00      	nop
}
 80144e8:	e001      	b.n	80144ee <_tx_thread_system_resume+0x1da>
                                return;
 80144ea:	bf00      	nop
 80144ec:	e000      	b.n	80144f0 <_tx_thread_system_resume+0x1dc>
 80144ee:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 80144f0:	3758      	adds	r7, #88	@ 0x58
 80144f2:	46bd      	mov	sp, r7
 80144f4:	bd80      	pop	{r7, pc}
 80144f6:	bf00      	nop
 80144f8:	2000a92c 	.word	0x2000a92c
 80144fc:	2000a8ac 	.word	0x2000a8ac
 8014500:	2000a8a4 	.word	0x2000a8a4
 8014504:	2000a8a8 	.word	0x2000a8a8
 8014508:	2000a898 	.word	0x2000a898
 801450c:	e000ed04 	.word	0xe000ed04
 8014510:	2000a894 	.word	0x2000a894

08014514 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8014514:	b580      	push	{r7, lr}
 8014516:	b09e      	sub	sp, #120	@ 0x78
 8014518:	af00      	add	r7, sp, #0
 801451a:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 801451c:	4b81      	ldr	r3, [pc, #516]	@ (8014724 <_tx_thread_system_suspend+0x210>)
 801451e:	681b      	ldr	r3, [r3, #0]
 8014520:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8014522:	f3ef 8310 	mrs	r3, PRIMASK
 8014526:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 8014528:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 801452a:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 801452c:	b672      	cpsid	i
    return(int_posture);
 801452e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8014530:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 8014532:	687a      	ldr	r2, [r7, #4]
 8014534:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8014536:	429a      	cmp	r2, r3
 8014538:	d112      	bne.n	8014560 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 801453a:	687b      	ldr	r3, [r7, #4]
 801453c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801453e:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 8014540:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014542:	2b00      	cmp	r3, #0
 8014544:	d008      	beq.n	8014558 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 8014546:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014548:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801454c:	d004      	beq.n	8014558 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 801454e:	687b      	ldr	r3, [r7, #4]
 8014550:	334c      	adds	r3, #76	@ 0x4c
 8014552:	4618      	mov	r0, r3
 8014554:	f000 faaa 	bl	8014aac <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8014558:	687b      	ldr	r3, [r7, #4]
 801455a:	69db      	ldr	r3, [r3, #28]
 801455c:	4a72      	ldr	r2, [pc, #456]	@ (8014728 <_tx_thread_system_suspend+0x214>)
 801455e:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8014560:	4b72      	ldr	r3, [pc, #456]	@ (801472c <_tx_thread_system_suspend+0x218>)
 8014562:	681b      	ldr	r3, [r3, #0]
 8014564:	3b01      	subs	r3, #1
 8014566:	4a71      	ldr	r2, [pc, #452]	@ (801472c <_tx_thread_system_suspend+0x218>)
 8014568:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 801456a:	687b      	ldr	r3, [r7, #4]
 801456c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801456e:	2b01      	cmp	r3, #1
 8014570:	f040 80a6 	bne.w	80146c0 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8014574:	687b      	ldr	r3, [r7, #4]
 8014576:	2200      	movs	r2, #0
 8014578:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 801457a:	687b      	ldr	r3, [r7, #4]
 801457c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801457e:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 8014580:	687b      	ldr	r3, [r7, #4]
 8014582:	6a1b      	ldr	r3, [r3, #32]
 8014584:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 8014586:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8014588:	687b      	ldr	r3, [r7, #4]
 801458a:	429a      	cmp	r2, r3
 801458c:	d015      	beq.n	80145ba <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 801458e:	687b      	ldr	r3, [r7, #4]
 8014590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014592:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8014594:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014596:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8014598:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 801459a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801459c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801459e:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 80145a0:	4a63      	ldr	r2, [pc, #396]	@ (8014730 <_tx_thread_system_suspend+0x21c>)
 80145a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80145a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80145a8:	687a      	ldr	r2, [r7, #4]
 80145aa:	429a      	cmp	r2, r3
 80145ac:	d157      	bne.n	801465e <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 80145ae:	4960      	ldr	r1, [pc, #384]	@ (8014730 <_tx_thread_system_suspend+0x21c>)
 80145b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80145b2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80145b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80145b8:	e051      	b.n	801465e <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 80145ba:	4a5d      	ldr	r2, [pc, #372]	@ (8014730 <_tx_thread_system_suspend+0x21c>)
 80145bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80145be:	2100      	movs	r1, #0
 80145c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 80145c4:	2201      	movs	r2, #1
 80145c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80145c8:	fa02 f303 	lsl.w	r3, r2, r3
 80145cc:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 80145ce:	4b59      	ldr	r3, [pc, #356]	@ (8014734 <_tx_thread_system_suspend+0x220>)
 80145d0:	681a      	ldr	r2, [r3, #0]
 80145d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80145d4:	43db      	mvns	r3, r3
 80145d6:	4013      	ands	r3, r2
 80145d8:	4a56      	ldr	r2, [pc, #344]	@ (8014734 <_tx_thread_system_suspend+0x220>)
 80145da:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 80145dc:	2300      	movs	r3, #0
 80145de:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 80145e0:	4b54      	ldr	r3, [pc, #336]	@ (8014734 <_tx_thread_system_suspend+0x220>)
 80145e2:	681b      	ldr	r3, [r3, #0]
 80145e4:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 80145e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80145e8:	2b00      	cmp	r3, #0
 80145ea:	d12b      	bne.n	8014644 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 80145ec:	4b52      	ldr	r3, [pc, #328]	@ (8014738 <_tx_thread_system_suspend+0x224>)
 80145ee:	2220      	movs	r2, #32
 80145f0:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 80145f2:	4b52      	ldr	r3, [pc, #328]	@ (801473c <_tx_thread_system_suspend+0x228>)
 80145f4:	2200      	movs	r2, #0
 80145f6:	601a      	str	r2, [r3, #0]
 80145f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80145fa:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80145fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80145fe:	f383 8810 	msr	PRIMASK, r3
}
 8014602:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8014604:	4b49      	ldr	r3, [pc, #292]	@ (801472c <_tx_thread_system_suspend+0x218>)
 8014606:	681b      	ldr	r3, [r3, #0]
 8014608:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 801460a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801460c:	2b00      	cmp	r3, #0
 801460e:	f040 8081 	bne.w	8014714 <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8014612:	4b4b      	ldr	r3, [pc, #300]	@ (8014740 <_tx_thread_system_suspend+0x22c>)
 8014614:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014618:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801461a:	f3ef 8305 	mrs	r3, IPSR
 801461e:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 8014620:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (_tx_ipsr_get() == 0)
 8014622:	2b00      	cmp	r3, #0
 8014624:	d10c      	bne.n	8014640 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8014626:	f3ef 8310 	mrs	r3, PRIMASK
 801462a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 801462c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 801462e:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 8014630:	b662      	cpsie	i
}
 8014632:	bf00      	nop
 8014634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014636:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8014638:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801463a:	f383 8810 	msr	PRIMASK, r3
}
 801463e:	bf00      	nop
}
 8014640:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 8014642:	e067      	b.n	8014714 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8014644:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8014646:	fa93 f3a3 	rbit	r3, r3
 801464a:	65bb      	str	r3, [r7, #88]	@ 0x58
 801464c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801464e:	fab3 f383 	clz	r3, r3
 8014652:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8014654:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8014656:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014658:	4413      	add	r3, r2
 801465a:	4a37      	ldr	r2, [pc, #220]	@ (8014738 <_tx_thread_system_suspend+0x224>)
 801465c:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 801465e:	4b37      	ldr	r3, [pc, #220]	@ (801473c <_tx_thread_system_suspend+0x228>)
 8014660:	681b      	ldr	r3, [r3, #0]
 8014662:	687a      	ldr	r2, [r7, #4]
 8014664:	429a      	cmp	r2, r3
 8014666:	d12b      	bne.n	80146c0 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8014668:	4b33      	ldr	r3, [pc, #204]	@ (8014738 <_tx_thread_system_suspend+0x224>)
 801466a:	681b      	ldr	r3, [r3, #0]
 801466c:	4a30      	ldr	r2, [pc, #192]	@ (8014730 <_tx_thread_system_suspend+0x21c>)
 801466e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014672:	4a32      	ldr	r2, [pc, #200]	@ (801473c <_tx_thread_system_suspend+0x228>)
 8014674:	6013      	str	r3, [r2, #0]
 8014676:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8014678:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801467a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801467c:	f383 8810 	msr	PRIMASK, r3
}
 8014680:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8014682:	4b2a      	ldr	r3, [pc, #168]	@ (801472c <_tx_thread_system_suspend+0x218>)
 8014684:	681b      	ldr	r3, [r3, #0]
 8014686:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 8014688:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801468a:	2b00      	cmp	r3, #0
 801468c:	d144      	bne.n	8014718 <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 801468e:	4b2c      	ldr	r3, [pc, #176]	@ (8014740 <_tx_thread_system_suspend+0x22c>)
 8014690:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014694:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014696:	f3ef 8305 	mrs	r3, IPSR
 801469a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 801469c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (_tx_ipsr_get() == 0)
 801469e:	2b00      	cmp	r3, #0
 80146a0:	d10c      	bne.n	80146bc <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80146a2:	f3ef 8310 	mrs	r3, PRIMASK
 80146a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 80146a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 80146aa:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 80146ac:	b662      	cpsie	i
}
 80146ae:	bf00      	nop
 80146b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146b2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80146b4:	6a3b      	ldr	r3, [r7, #32]
 80146b6:	f383 8810 	msr	PRIMASK, r3
}
 80146ba:	bf00      	nop
}
 80146bc:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 80146be:	e02b      	b.n	8014718 <_tx_thread_system_suspend+0x204>
 80146c0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80146c2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80146c4:	69fb      	ldr	r3, [r7, #28]
 80146c6:	f383 8810 	msr	PRIMASK, r3
}
 80146ca:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 80146cc:	4b1b      	ldr	r3, [pc, #108]	@ (801473c <_tx_thread_system_suspend+0x228>)
 80146ce:	681b      	ldr	r3, [r3, #0]
 80146d0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80146d2:	429a      	cmp	r2, r3
 80146d4:	d022      	beq.n	801471c <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80146d6:	4b15      	ldr	r3, [pc, #84]	@ (801472c <_tx_thread_system_suspend+0x218>)
 80146d8:	681b      	ldr	r3, [r3, #0]
 80146da:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 80146dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80146de:	2b00      	cmp	r3, #0
 80146e0:	d11c      	bne.n	801471c <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80146e2:	4b17      	ldr	r3, [pc, #92]	@ (8014740 <_tx_thread_system_suspend+0x22c>)
 80146e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80146e8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80146ea:	f3ef 8305 	mrs	r3, IPSR
 80146ee:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80146f0:	69bb      	ldr	r3, [r7, #24]
    if (_tx_ipsr_get() == 0)
 80146f2:	2b00      	cmp	r3, #0
 80146f4:	d10c      	bne.n	8014710 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80146f6:	f3ef 8310 	mrs	r3, PRIMASK
 80146fa:	617b      	str	r3, [r7, #20]
    return(posture);
 80146fc:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 80146fe:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8014700:	b662      	cpsie	i
}
 8014702:	bf00      	nop
 8014704:	693b      	ldr	r3, [r7, #16]
 8014706:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8014708:	68fb      	ldr	r3, [r7, #12]
 801470a:	f383 8810 	msr	PRIMASK, r3
}
 801470e:	bf00      	nop
}
 8014710:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 8014712:	e003      	b.n	801471c <_tx_thread_system_suspend+0x208>
                return;
 8014714:	bf00      	nop
 8014716:	e002      	b.n	801471e <_tx_thread_system_suspend+0x20a>
            return;
 8014718:	bf00      	nop
 801471a:	e000      	b.n	801471e <_tx_thread_system_suspend+0x20a>
    return;
 801471c:	bf00      	nop
}
 801471e:	3778      	adds	r7, #120	@ 0x78
 8014720:	46bd      	mov	sp, r7
 8014722:	bd80      	pop	{r7, pc}
 8014724:	2000a894 	.word	0x2000a894
 8014728:	2000a9e0 	.word	0x2000a9e0
 801472c:	2000a92c 	.word	0x2000a92c
 8014730:	2000a8ac 	.word	0x2000a8ac
 8014734:	2000a8a4 	.word	0x2000a8a4
 8014738:	2000a8a8 	.word	0x2000a8a8
 801473c:	2000a898 	.word	0x2000a898
 8014740:	e000ed04 	.word	0xe000ed04

08014744 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8014744:	b480      	push	{r7}
 8014746:	b087      	sub	sp, #28
 8014748:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 801474a:	4b21      	ldr	r3, [pc, #132]	@ (80147d0 <_tx_thread_time_slice+0x8c>)
 801474c:	681b      	ldr	r3, [r3, #0]
 801474e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8014750:	f3ef 8310 	mrs	r3, PRIMASK
 8014754:	60fb      	str	r3, [r7, #12]
    return(posture);
 8014756:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 8014758:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 801475a:	b672      	cpsid	i
    return(int_posture);
 801475c:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 801475e:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8014760:	4b1c      	ldr	r3, [pc, #112]	@ (80147d4 <_tx_thread_time_slice+0x90>)
 8014762:	2200      	movs	r2, #0
 8014764:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 8014766:	697b      	ldr	r3, [r7, #20]
 8014768:	2b00      	cmp	r3, #0
 801476a:	d024      	beq.n	80147b6 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 801476c:	697b      	ldr	r3, [r7, #20]
 801476e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014770:	2b00      	cmp	r3, #0
 8014772:	d120      	bne.n	80147b6 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8014774:	697b      	ldr	r3, [r7, #20]
 8014776:	69da      	ldr	r2, [r3, #28]
 8014778:	697b      	ldr	r3, [r7, #20]
 801477a:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 801477c:	697b      	ldr	r3, [r7, #20]
 801477e:	699b      	ldr	r3, [r3, #24]
 8014780:	4a15      	ldr	r2, [pc, #84]	@ (80147d8 <_tx_thread_time_slice+0x94>)
 8014782:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8014784:	697b      	ldr	r3, [r7, #20]
 8014786:	6a1b      	ldr	r3, [r3, #32]
 8014788:	697a      	ldr	r2, [r7, #20]
 801478a:	429a      	cmp	r2, r3
 801478c:	d013      	beq.n	80147b6 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 801478e:	697b      	ldr	r3, [r7, #20]
 8014790:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014792:	697b      	ldr	r3, [r7, #20]
 8014794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014796:	429a      	cmp	r2, r3
 8014798:	d10d      	bne.n	80147b6 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 801479a:	697b      	ldr	r3, [r7, #20]
 801479c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801479e:	697a      	ldr	r2, [r7, #20]
 80147a0:	6a12      	ldr	r2, [r2, #32]
 80147a2:	490e      	ldr	r1, [pc, #56]	@ (80147dc <_tx_thread_time_slice+0x98>)
 80147a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 80147a8:	4b0d      	ldr	r3, [pc, #52]	@ (80147e0 <_tx_thread_time_slice+0x9c>)
 80147aa:	681b      	ldr	r3, [r3, #0]
 80147ac:	4a0b      	ldr	r2, [pc, #44]	@ (80147dc <_tx_thread_time_slice+0x98>)
 80147ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80147b2:	4a0c      	ldr	r2, [pc, #48]	@ (80147e4 <_tx_thread_time_slice+0xa0>)
 80147b4:	6013      	str	r3, [r2, #0]
 80147b6:	693b      	ldr	r3, [r7, #16]
 80147b8:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80147ba:	687b      	ldr	r3, [r7, #4]
 80147bc:	f383 8810 	msr	PRIMASK, r3
}
 80147c0:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 80147c2:	bf00      	nop
 80147c4:	371c      	adds	r7, #28
 80147c6:	46bd      	mov	sp, r7
 80147c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147cc:	4770      	bx	lr
 80147ce:	bf00      	nop
 80147d0:	2000a894 	.word	0x2000a894
 80147d4:	2000a93c 	.word	0x2000a93c
 80147d8:	2000a9e0 	.word	0x2000a9e0
 80147dc:	2000a8ac 	.word	0x2000a8ac
 80147e0:	2000a8a8 	.word	0x2000a8a8
 80147e4:	2000a898 	.word	0x2000a898

080147e8 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 80147e8:	b580      	push	{r7, lr}
 80147ea:	b08a      	sub	sp, #40	@ 0x28
 80147ec:	af00      	add	r7, sp, #0
 80147ee:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 80147f0:	687b      	ldr	r3, [r7, #4]
 80147f2:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80147f4:	f3ef 8310 	mrs	r3, PRIMASK
 80147f8:	617b      	str	r3, [r7, #20]
    return(posture);
 80147fa:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 80147fc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 80147fe:	b672      	cpsid	i
    return(int_posture);
 8014800:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 8014802:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8014804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014808:	2b04      	cmp	r3, #4
 801480a:	d10e      	bne.n	801482a <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 801480c:	4b13      	ldr	r3, [pc, #76]	@ (801485c <_tx_thread_timeout+0x74>)
 801480e:	681b      	ldr	r3, [r3, #0]
 8014810:	3301      	adds	r3, #1
 8014812:	4a12      	ldr	r2, [pc, #72]	@ (801485c <_tx_thread_timeout+0x74>)
 8014814:	6013      	str	r3, [r2, #0]
 8014816:	6a3b      	ldr	r3, [r7, #32]
 8014818:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801481a:	68fb      	ldr	r3, [r7, #12]
 801481c:	f383 8810 	msr	PRIMASK, r3
}
 8014820:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 8014822:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014824:	f7ff fd76 	bl	8014314 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8014828:	e013      	b.n	8014852 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 801482a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801482c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801482e:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8014830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014832:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8014836:	61bb      	str	r3, [r7, #24]
 8014838:	6a3b      	ldr	r3, [r7, #32]
 801483a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801483c:	68bb      	ldr	r3, [r7, #8]
 801483e:	f383 8810 	msr	PRIMASK, r3
}
 8014842:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 8014844:	69fb      	ldr	r3, [r7, #28]
 8014846:	2b00      	cmp	r3, #0
 8014848:	d003      	beq.n	8014852 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 801484a:	69fb      	ldr	r3, [r7, #28]
 801484c:	69b9      	ldr	r1, [r7, #24]
 801484e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014850:	4798      	blx	r3
}
 8014852:	bf00      	nop
 8014854:	3728      	adds	r7, #40	@ 0x28
 8014856:	46bd      	mov	sp, r7
 8014858:	bd80      	pop	{r7, pc}
 801485a:	bf00      	nop
 801485c:	2000a92c 	.word	0x2000a92c

08014860 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 8014860:	b580      	push	{r7, lr}
 8014862:	b092      	sub	sp, #72	@ 0x48
 8014864:	af00      	add	r7, sp, #0
UINT                        expiration_time;            /* Value used for pointer offset*/
ULONG                       delta;
#endif
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 8014866:	2300      	movs	r3, #0
 8014868:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801486a:	f3ef 8310 	mrs	r3, PRIMASK
 801486e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8014870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8014872:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8014874:	b672      	cpsid	i
    return(int_posture);
 8014876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Process the timer expiration directly in the ISR. This increases the interrupt
       processing, however, it eliminates the need for a system timer thread and associated
       resources.  */

    /* Disable interrupts.  */
    TX_DISABLE
 8014878:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Determine if the timer processing is already active.  This needs to be checked outside
       of the processing loop because it remains set throughout nested timer interrupt conditions.  */
    if (_tx_timer_processing_active == TX_FALSE)
 801487a:	4b61      	ldr	r3, [pc, #388]	@ (8014a00 <_tx_timer_expiration_process+0x1a0>)
 801487c:	681b      	ldr	r3, [r3, #0]
 801487e:	2b00      	cmp	r3, #0
 8014880:	f040 80b3 	bne.w	80149ea <_tx_timer_expiration_process+0x18a>
    {

        /* Timer processing is not nested.  */

        /* Determine if the timer expiration has already been cleared.  */
        if (_tx_timer_expired != ((UINT) 0))
 8014884:	4b5f      	ldr	r3, [pc, #380]	@ (8014a04 <_tx_timer_expiration_process+0x1a4>)
 8014886:	681b      	ldr	r3, [r3, #0]
 8014888:	2b00      	cmp	r3, #0
 801488a:	f000 80ae 	beq.w	80149ea <_tx_timer_expiration_process+0x18a>
        {

            /* Proceed with timer processing.  */

            /* Set the timer interrupt processing active flag.  */
            _tx_timer_processing_active =  TX_TRUE;
 801488e:	4b5c      	ldr	r3, [pc, #368]	@ (8014a00 <_tx_timer_expiration_process+0x1a0>)
 8014890:	2201      	movs	r2, #1
 8014892:	601a      	str	r2, [r3, #0]
                /* First, move the current list pointer and clear the timer
                   expired value.  This allows the interrupt handling portion
                   to continue looking for timer expirations.  */

                /* Save the current timer expiration list pointer.  */
                expired_timers =  *_tx_timer_current_ptr;
 8014894:	4b5c      	ldr	r3, [pc, #368]	@ (8014a08 <_tx_timer_expiration_process+0x1a8>)
 8014896:	681b      	ldr	r3, [r3, #0]
 8014898:	681b      	ldr	r3, [r3, #0]
 801489a:	60bb      	str	r3, [r7, #8]

                /* Modify the head pointer in the first timer in the list, if there
                   is one!  */
                if (expired_timers != TX_NULL)
 801489c:	68bb      	ldr	r3, [r7, #8]
 801489e:	2b00      	cmp	r3, #0
 80148a0:	d003      	beq.n	80148aa <_tx_timer_expiration_process+0x4a>
                {

                    expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 80148a2:	68bb      	ldr	r3, [r7, #8]
 80148a4:	f107 0208 	add.w	r2, r7, #8
 80148a8:	619a      	str	r2, [r3, #24]
                }

                /* Set the current list pointer to NULL.  */
                *_tx_timer_current_ptr =  TX_NULL;
 80148aa:	4b57      	ldr	r3, [pc, #348]	@ (8014a08 <_tx_timer_expiration_process+0x1a8>)
 80148ac:	681b      	ldr	r3, [r3, #0]
 80148ae:	2200      	movs	r2, #0
 80148b0:	601a      	str	r2, [r3, #0]

                /* Move the current pointer up one timer entry wrap if we get to
                   the end of the list.  */
                _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 80148b2:	4b55      	ldr	r3, [pc, #340]	@ (8014a08 <_tx_timer_expiration_process+0x1a8>)
 80148b4:	681b      	ldr	r3, [r3, #0]
 80148b6:	3304      	adds	r3, #4
 80148b8:	4a53      	ldr	r2, [pc, #332]	@ (8014a08 <_tx_timer_expiration_process+0x1a8>)
 80148ba:	6013      	str	r3, [r2, #0]
                if (_tx_timer_current_ptr == _tx_timer_list_end)
 80148bc:	4b52      	ldr	r3, [pc, #328]	@ (8014a08 <_tx_timer_expiration_process+0x1a8>)
 80148be:	681a      	ldr	r2, [r3, #0]
 80148c0:	4b52      	ldr	r3, [pc, #328]	@ (8014a0c <_tx_timer_expiration_process+0x1ac>)
 80148c2:	681b      	ldr	r3, [r3, #0]
 80148c4:	429a      	cmp	r2, r3
 80148c6:	d103      	bne.n	80148d0 <_tx_timer_expiration_process+0x70>
                {

                    _tx_timer_current_ptr =  _tx_timer_list_start;
 80148c8:	4b51      	ldr	r3, [pc, #324]	@ (8014a10 <_tx_timer_expiration_process+0x1b0>)
 80148ca:	681b      	ldr	r3, [r3, #0]
 80148cc:	4a4e      	ldr	r2, [pc, #312]	@ (8014a08 <_tx_timer_expiration_process+0x1a8>)
 80148ce:	6013      	str	r3, [r2, #0]
                }

                /* Clear the expired flag.  */
                _tx_timer_expired =  TX_FALSE;
 80148d0:	4b4c      	ldr	r3, [pc, #304]	@ (8014a04 <_tx_timer_expiration_process+0x1a4>)
 80148d2:	2200      	movs	r2, #0
 80148d4:	601a      	str	r2, [r3, #0]
 80148d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80148d8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80148da:	69fb      	ldr	r3, [r7, #28]
 80148dc:	f383 8810 	msr	PRIMASK, r3
}
 80148e0:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80148e2:	f3ef 8310 	mrs	r3, PRIMASK
 80148e6:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 80148e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 80148ea:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 80148ec:	b672      	cpsid	i
    return(int_posture);
 80148ee:	6a3b      	ldr	r3, [r7, #32]

                /* Restore interrupts temporarily.  */
                TX_RESTORE

                /* Disable interrupts again.  */
                TX_DISABLE
 80148f0:	647b      	str	r3, [r7, #68]	@ 0x44

                /* Next, process the expiration of the associated timers at this
                   time slot.  */
                while (expired_timers != TX_NULL)
 80148f2:	e06f      	b.n	80149d4 <_tx_timer_expiration_process+0x174>
                {

                    /* Something is on the list.  Remove it and process the expiration.  */
                    current_timer =  expired_timers;
 80148f4:	68bb      	ldr	r3, [r7, #8]
 80148f6:	63bb      	str	r3, [r7, #56]	@ 0x38

                    /* Pickup the next timer.  */
                    next_timer =  expired_timers -> tx_timer_internal_active_next;
 80148f8:	68bb      	ldr	r3, [r7, #8]
 80148fa:	691b      	ldr	r3, [r3, #16]
 80148fc:	637b      	str	r3, [r7, #52]	@ 0x34

                    /* Set the reactivate timer to NULL.  */
                    reactivate_timer =  TX_NULL;
 80148fe:	2300      	movs	r3, #0
 8014900:	607b      	str	r3, [r7, #4]

                    /* Determine if this is the only timer.  */
                    if (current_timer == next_timer)
 8014902:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014904:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014906:	429a      	cmp	r2, r3
 8014908:	d102      	bne.n	8014910 <_tx_timer_expiration_process+0xb0>
                    {

                        /* Yes, this is the only timer in the list.  */

                        /* Set the head pointer to NULL.  */
                        expired_timers =  TX_NULL;
 801490a:	2300      	movs	r3, #0
 801490c:	60bb      	str	r3, [r7, #8]
 801490e:	e00e      	b.n	801492e <_tx_timer_expiration_process+0xce>
                    {

                        /* No, not the only expired timer.  */

                        /* Remove this timer from the expired list.  */
                        previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 8014910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014912:	695b      	ldr	r3, [r3, #20]
 8014914:	633b      	str	r3, [r7, #48]	@ 0x30
                        next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8014916:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014918:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801491a:	615a      	str	r2, [r3, #20]
                        previous_timer -> tx_timer_internal_active_next =  next_timer;
 801491c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801491e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014920:	611a      	str	r2, [r3, #16]

                        /* Modify the next timer's list head to point at the current list head.  */
                        next_timer -> tx_timer_internal_list_head =  &expired_timers;
 8014922:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014924:	f107 0208 	add.w	r2, r7, #8
 8014928:	619a      	str	r2, [r3, #24]

                        /* Set the list head pointer.  */
                        expired_timers =  next_timer;
 801492a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801492c:	60bb      	str	r3, [r7, #8]

                    /* In any case, the timer is now off of the expired list.  */

                    /* Determine if the timer has expired or if it is just a really
                       big timer that needs to be placed in the list again.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 801492e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014930:	681b      	ldr	r3, [r3, #0]
 8014932:	2b20      	cmp	r3, #32
 8014934:	d910      	bls.n	8014958 <_tx_timer_expiration_process+0xf8>
                        }
#endif

                        /* Decrement the remaining ticks of the timer.  */
                        current_timer -> tx_timer_internal_remaining_ticks =
                                current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 8014936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014938:	681b      	ldr	r3, [r3, #0]
 801493a:	f1a3 0220 	sub.w	r2, r3, #32
                        current_timer -> tx_timer_internal_remaining_ticks =
 801493e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014940:	601a      	str	r2, [r3, #0]

                        /* Set the timeout function to NULL in order to bypass the
                           expiration.  */
                        timeout_function =  TX_NULL;
 8014942:	2300      	movs	r3, #0
 8014944:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Make the timer appear that it is still active while interrupts
                           are enabled.  This will permit proper processing of a timer
                           deactivate from an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8014946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014948:	1d3a      	adds	r2, r7, #4
 801494a:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 801494c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801494e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014950:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 8014952:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014954:	607b      	str	r3, [r7, #4]
 8014956:	e019      	b.n	801498c <_tx_timer_expiration_process+0x12c>
                        }
#endif

                        /* Copy the calling function and ID into local variables before interrupts
                           are re-enabled.  */
                        timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 8014958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801495a:	689b      	ldr	r3, [r3, #8]
 801495c:	643b      	str	r3, [r7, #64]	@ 0x40
                        timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 801495e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014960:	68db      	ldr	r3, [r3, #12]
 8014962:	63fb      	str	r3, [r7, #60]	@ 0x3c

                        /* Copy the reinitialize ticks into the remaining ticks.  */
                        current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 8014964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014966:	685a      	ldr	r2, [r3, #4]
 8014968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801496a:	601a      	str	r2, [r3, #0]

                        /* Determine if the timer should be reactivated.  */
                        if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 801496c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801496e:	681b      	ldr	r3, [r3, #0]
 8014970:	2b00      	cmp	r3, #0
 8014972:	d008      	beq.n	8014986 <_tx_timer_expiration_process+0x126>

                            /* Make the timer appear that it is still active while processing
                               the expiration routine and with interrupts enabled.  This will
                               permit proper processing of a timer deactivate from both the
                               expiration routine and an ISR.  */
                            current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8014974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014976:	1d3a      	adds	r2, r7, #4
 8014978:	619a      	str	r2, [r3, #24]
                            current_timer -> tx_timer_internal_active_next =  current_timer;
 801497a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801497c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801497e:	611a      	str	r2, [r3, #16]

                            /* Setup the temporary timer list head pointer.  */
                            reactivate_timer =  current_timer;
 8014980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014982:	607b      	str	r3, [r7, #4]
 8014984:	e002      	b.n	801498c <_tx_timer_expiration_process+0x12c>
                        else
                        {

                            /* Set the list pointer of this timer to NULL.  This is used to indicate
                               the timer is no longer active.  */
                            current_timer -> tx_timer_internal_list_head =  TX_NULL;
 8014986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014988:	2200      	movs	r2, #0
 801498a:	619a      	str	r2, [r3, #24]
                        }
                    }

                    /* Set pointer to indicate the expired timer that is currently being processed.  */
                    _tx_timer_expired_timer_ptr =  current_timer;
 801498c:	4a21      	ldr	r2, [pc, #132]	@ (8014a14 <_tx_timer_expiration_process+0x1b4>)
 801498e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014990:	6013      	str	r3, [r2, #0]
 8014992:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014994:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8014996:	69bb      	ldr	r3, [r7, #24]
 8014998:	f383 8810 	msr	PRIMASK, r3
}
 801499c:	bf00      	nop

                    /* Restore interrupts for timer expiration call.  */
                    TX_RESTORE

                    /* Call the timer-expiration function, if non-NULL.  */
                    if (timeout_function != TX_NULL)
 801499e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80149a0:	2b00      	cmp	r3, #0
 80149a2:	d002      	beq.n	80149aa <_tx_timer_expiration_process+0x14a>
                    {

                        (timeout_function) (timeout_param);
 80149a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80149a6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80149a8:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80149aa:	f3ef 8310 	mrs	r3, PRIMASK
 80149ae:	617b      	str	r3, [r7, #20]
    return(posture);
 80149b0:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 80149b2:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 80149b4:	b672      	cpsid	i
    return(int_posture);
 80149b6:	693b      	ldr	r3, [r7, #16]
                    }

                    /* Lockout interrupts again.  */
                    TX_DISABLE
 80149b8:	647b      	str	r3, [r7, #68]	@ 0x44

                    /* Clear expired timer pointer.  */
                    _tx_timer_expired_timer_ptr =  TX_NULL;
 80149ba:	4b16      	ldr	r3, [pc, #88]	@ (8014a14 <_tx_timer_expiration_process+0x1b4>)
 80149bc:	2200      	movs	r2, #0
 80149be:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer needs to be reactivated.  */
                    if (reactivate_timer == current_timer)
 80149c0:	687b      	ldr	r3, [r7, #4]
 80149c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80149c4:	429a      	cmp	r2, r3
 80149c6:	d105      	bne.n	80149d4 <_tx_timer_expiration_process+0x174>
#else

                        /* Reactivate through the timer activate function.  */

                        /* Clear the list head for the timer activate call.  */
                        current_timer -> tx_timer_internal_list_head = TX_NULL;
 80149c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80149ca:	2200      	movs	r2, #0
 80149cc:	619a      	str	r2, [r3, #24]

                        /* Activate the current timer.  */
                        _tx_timer_system_activate(current_timer);
 80149ce:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80149d0:	f000 f86c 	bl	8014aac <_tx_timer_system_activate>
                while (expired_timers != TX_NULL)
 80149d4:	68bb      	ldr	r3, [r7, #8]
 80149d6:	2b00      	cmp	r3, #0
 80149d8:	d18c      	bne.n	80148f4 <_tx_timer_expiration_process+0x94>
#endif
                    }
                }
            } while (_tx_timer_expired != TX_FALSE);
 80149da:	4b0a      	ldr	r3, [pc, #40]	@ (8014a04 <_tx_timer_expiration_process+0x1a4>)
 80149dc:	681b      	ldr	r3, [r3, #0]
 80149de:	2b00      	cmp	r3, #0
 80149e0:	f47f af58 	bne.w	8014894 <_tx_timer_expiration_process+0x34>

            /* Clear the timer interrupt processing active flag.  */
            _tx_timer_processing_active =  TX_FALSE;
 80149e4:	4b06      	ldr	r3, [pc, #24]	@ (8014a00 <_tx_timer_expiration_process+0x1a0>)
 80149e6:	2200      	movs	r2, #0
 80149e8:	601a      	str	r2, [r3, #0]
 80149ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80149ec:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80149ee:	68fb      	ldr	r3, [r7, #12]
 80149f0:	f383 8810 	msr	PRIMASK, r3
}
 80149f4:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 80149f6:	bf00      	nop
 80149f8:	3748      	adds	r7, #72	@ 0x48
 80149fa:	46bd      	mov	sp, r7
 80149fc:	bd80      	pop	{r7, pc}
 80149fe:	bf00      	nop
 8014a00:	2000a9dc 	.word	0x2000a9dc
 8014a04:	2000a9cc 	.word	0x2000a9cc
 8014a08:	2000a9c8 	.word	0x2000a9c8
 8014a0c:	2000a9c4 	.word	0x2000a9c4
 8014a10:	2000a9c0 	.word	0x2000a9c0
 8014a14:	2000a9d8 	.word	0x2000a9d8

08014a18 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 8014a18:	b580      	push	{r7, lr}
 8014a1a:	af00      	add	r7, sp, #0
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 8014a1c:	4b16      	ldr	r3, [pc, #88]	@ (8014a78 <_tx_timer_initialize+0x60>)
 8014a1e:	2200      	movs	r2, #0
 8014a20:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 8014a22:	4b16      	ldr	r3, [pc, #88]	@ (8014a7c <_tx_timer_initialize+0x64>)
 8014a24:	2200      	movs	r2, #0
 8014a26:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8014a28:	4b15      	ldr	r3, [pc, #84]	@ (8014a80 <_tx_timer_initialize+0x68>)
 8014a2a:	2200      	movs	r2, #0
 8014a2c:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 8014a2e:	4b15      	ldr	r3, [pc, #84]	@ (8014a84 <_tx_timer_initialize+0x6c>)
 8014a30:	2200      	movs	r2, #0
 8014a32:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 8014a34:	4b14      	ldr	r3, [pc, #80]	@ (8014a88 <_tx_timer_initialize+0x70>)
 8014a36:	2200      	movs	r2, #0
 8014a38:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 8014a3a:	2280      	movs	r2, #128	@ 0x80
 8014a3c:	2100      	movs	r1, #0
 8014a3e:	4813      	ldr	r0, [pc, #76]	@ (8014a8c <_tx_timer_initialize+0x74>)
 8014a40:	f001 faa4 	bl	8015f8c <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 8014a44:	4b12      	ldr	r3, [pc, #72]	@ (8014a90 <_tx_timer_initialize+0x78>)
 8014a46:	4a11      	ldr	r2, [pc, #68]	@ (8014a8c <_tx_timer_initialize+0x74>)
 8014a48:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8014a4a:	4b12      	ldr	r3, [pc, #72]	@ (8014a94 <_tx_timer_initialize+0x7c>)
 8014a4c:	4a0f      	ldr	r2, [pc, #60]	@ (8014a8c <_tx_timer_initialize+0x74>)
 8014a4e:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 8014a50:	4b11      	ldr	r3, [pc, #68]	@ (8014a98 <_tx_timer_initialize+0x80>)
 8014a52:	4a12      	ldr	r2, [pc, #72]	@ (8014a9c <_tx_timer_initialize+0x84>)
 8014a54:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8014a56:	4b10      	ldr	r3, [pc, #64]	@ (8014a98 <_tx_timer_initialize+0x80>)
 8014a58:	681b      	ldr	r3, [r3, #0]
 8014a5a:	3304      	adds	r3, #4
 8014a5c:	4a0e      	ldr	r2, [pc, #56]	@ (8014a98 <_tx_timer_initialize+0x80>)
 8014a5e:	6013      	str	r3, [r2, #0]
    } while (status != TX_SUCCESS);

#else

    /* Clear the timer interrupt processing active flag.  */
    _tx_timer_processing_active =  TX_FALSE;
 8014a60:	4b0f      	ldr	r3, [pc, #60]	@ (8014aa0 <_tx_timer_initialize+0x88>)
 8014a62:	2200      	movs	r2, #0
 8014a64:	601a      	str	r2, [r3, #0]
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8014a66:	4b0f      	ldr	r3, [pc, #60]	@ (8014aa4 <_tx_timer_initialize+0x8c>)
 8014a68:	2200      	movs	r2, #0
 8014a6a:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8014a6c:	4b0e      	ldr	r3, [pc, #56]	@ (8014aa8 <_tx_timer_initialize+0x90>)
 8014a6e:	2200      	movs	r2, #0
 8014a70:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 8014a72:	bf00      	nop
 8014a74:	bd80      	pop	{r7, pc}
 8014a76:	bf00      	nop
 8014a78:	2000a938 	.word	0x2000a938
 8014a7c:	2000a9e0 	.word	0x2000a9e0
 8014a80:	2000a93c 	.word	0x2000a93c
 8014a84:	2000a9cc 	.word	0x2000a9cc
 8014a88:	2000a9d8 	.word	0x2000a9d8
 8014a8c:	2000a940 	.word	0x2000a940
 8014a90:	2000a9c0 	.word	0x2000a9c0
 8014a94:	2000a9c8 	.word	0x2000a9c8
 8014a98:	2000a9c4 	.word	0x2000a9c4
 8014a9c:	2000a9bc 	.word	0x2000a9bc
 8014aa0:	2000a9dc 	.word	0x2000a9dc
 8014aa4:	2000a9d0 	.word	0x2000a9d0
 8014aa8:	2000a9d4 	.word	0x2000a9d4

08014aac <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 8014aac:	b480      	push	{r7}
 8014aae:	b089      	sub	sp, #36	@ 0x24
 8014ab0:	af00      	add	r7, sp, #0
 8014ab2:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 8014ab4:	687b      	ldr	r3, [r7, #4]
 8014ab6:	681b      	ldr	r3, [r3, #0]
 8014ab8:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 8014aba:	697b      	ldr	r3, [r7, #20]
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	d04a      	beq.n	8014b56 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 8014ac0:	697b      	ldr	r3, [r7, #20]
 8014ac2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014ac6:	d046      	beq.n	8014b56 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 8014ac8:	687b      	ldr	r3, [r7, #4]
 8014aca:	699b      	ldr	r3, [r3, #24]
 8014acc:	2b00      	cmp	r3, #0
 8014ace:	d142      	bne.n	8014b56 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 8014ad0:	697b      	ldr	r3, [r7, #20]
 8014ad2:	2b20      	cmp	r3, #32
 8014ad4:	d902      	bls.n	8014adc <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 8014ad6:	231f      	movs	r3, #31
 8014ad8:	61bb      	str	r3, [r7, #24]
 8014ada:	e002      	b.n	8014ae2 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 8014adc:	697b      	ldr	r3, [r7, #20]
 8014ade:	3b01      	subs	r3, #1
 8014ae0:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 8014ae2:	4b20      	ldr	r3, [pc, #128]	@ (8014b64 <_tx_timer_system_activate+0xb8>)
 8014ae4:	681a      	ldr	r2, [r3, #0]
 8014ae6:	69bb      	ldr	r3, [r7, #24]
 8014ae8:	009b      	lsls	r3, r3, #2
 8014aea:	4413      	add	r3, r2
 8014aec:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 8014aee:	4b1e      	ldr	r3, [pc, #120]	@ (8014b68 <_tx_timer_system_activate+0xbc>)
 8014af0:	681b      	ldr	r3, [r3, #0]
 8014af2:	69fa      	ldr	r2, [r7, #28]
 8014af4:	429a      	cmp	r2, r3
 8014af6:	d30b      	bcc.n	8014b10 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 8014af8:	4b1b      	ldr	r3, [pc, #108]	@ (8014b68 <_tx_timer_system_activate+0xbc>)
 8014afa:	681b      	ldr	r3, [r3, #0]
 8014afc:	69fa      	ldr	r2, [r7, #28]
 8014afe:	1ad3      	subs	r3, r2, r3
 8014b00:	109b      	asrs	r3, r3, #2
 8014b02:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8014b04:	4b19      	ldr	r3, [pc, #100]	@ (8014b6c <_tx_timer_system_activate+0xc0>)
 8014b06:	681a      	ldr	r2, [r3, #0]
 8014b08:	693b      	ldr	r3, [r7, #16]
 8014b0a:	009b      	lsls	r3, r3, #2
 8014b0c:	4413      	add	r3, r2
 8014b0e:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 8014b10:	69fb      	ldr	r3, [r7, #28]
 8014b12:	681b      	ldr	r3, [r3, #0]
 8014b14:	2b00      	cmp	r3, #0
 8014b16:	d109      	bne.n	8014b2c <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8014b18:	687b      	ldr	r3, [r7, #4]
 8014b1a:	687a      	ldr	r2, [r7, #4]
 8014b1c:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 8014b1e:	687b      	ldr	r3, [r7, #4]
 8014b20:	687a      	ldr	r2, [r7, #4]
 8014b22:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8014b24:	69fb      	ldr	r3, [r7, #28]
 8014b26:	687a      	ldr	r2, [r7, #4]
 8014b28:	601a      	str	r2, [r3, #0]
 8014b2a:	e011      	b.n	8014b50 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8014b2c:	69fb      	ldr	r3, [r7, #28]
 8014b2e:	681b      	ldr	r3, [r3, #0]
 8014b30:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 8014b32:	68fb      	ldr	r3, [r7, #12]
 8014b34:	695b      	ldr	r3, [r3, #20]
 8014b36:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8014b38:	68bb      	ldr	r3, [r7, #8]
 8014b3a:	687a      	ldr	r2, [r7, #4]
 8014b3c:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 8014b3e:	68fb      	ldr	r3, [r7, #12]
 8014b40:	687a      	ldr	r2, [r7, #4]
 8014b42:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8014b44:	687b      	ldr	r3, [r7, #4]
 8014b46:	68fa      	ldr	r2, [r7, #12]
 8014b48:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 8014b4a:	687b      	ldr	r3, [r7, #4]
 8014b4c:	68ba      	ldr	r2, [r7, #8]
 8014b4e:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 8014b50:	687b      	ldr	r3, [r7, #4]
 8014b52:	69fa      	ldr	r2, [r7, #28]
 8014b54:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8014b56:	bf00      	nop
 8014b58:	3724      	adds	r7, #36	@ 0x24
 8014b5a:	46bd      	mov	sp, r7
 8014b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b60:	4770      	bx	lr
 8014b62:	bf00      	nop
 8014b64:	2000a9c8 	.word	0x2000a9c8
 8014b68:	2000a9c4 	.word	0x2000a9c4
 8014b6c:	2000a9c0 	.word	0x2000a9c0

08014b70 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 8014b70:	b480      	push	{r7}
 8014b72:	b087      	sub	sp, #28
 8014b74:	af00      	add	r7, sp, #0
 8014b76:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 8014b78:	687b      	ldr	r3, [r7, #4]
 8014b7a:	699b      	ldr	r3, [r3, #24]
 8014b7c:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 8014b7e:	697b      	ldr	r3, [r7, #20]
 8014b80:	2b00      	cmp	r3, #0
 8014b82:	d026      	beq.n	8014bd2 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 8014b84:	687b      	ldr	r3, [r7, #4]
 8014b86:	691b      	ldr	r3, [r3, #16]
 8014b88:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 8014b8a:	687a      	ldr	r2, [r7, #4]
 8014b8c:	693b      	ldr	r3, [r7, #16]
 8014b8e:	429a      	cmp	r2, r3
 8014b90:	d108      	bne.n	8014ba4 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8014b92:	697b      	ldr	r3, [r7, #20]
 8014b94:	681b      	ldr	r3, [r3, #0]
 8014b96:	687a      	ldr	r2, [r7, #4]
 8014b98:	429a      	cmp	r2, r3
 8014b9a:	d117      	bne.n	8014bcc <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 8014b9c:	697b      	ldr	r3, [r7, #20]
 8014b9e:	2200      	movs	r2, #0
 8014ba0:	601a      	str	r2, [r3, #0]
 8014ba2:	e013      	b.n	8014bcc <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 8014ba4:	687b      	ldr	r3, [r7, #4]
 8014ba6:	695b      	ldr	r3, [r3, #20]
 8014ba8:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8014baa:	693b      	ldr	r3, [r7, #16]
 8014bac:	68fa      	ldr	r2, [r7, #12]
 8014bae:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 8014bb0:	68fb      	ldr	r3, [r7, #12]
 8014bb2:	693a      	ldr	r2, [r7, #16]
 8014bb4:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8014bb6:	697b      	ldr	r3, [r7, #20]
 8014bb8:	681b      	ldr	r3, [r3, #0]
 8014bba:	687a      	ldr	r2, [r7, #4]
 8014bbc:	429a      	cmp	r2, r3
 8014bbe:	d105      	bne.n	8014bcc <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 8014bc0:	693b      	ldr	r3, [r7, #16]
 8014bc2:	697a      	ldr	r2, [r7, #20]
 8014bc4:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 8014bc6:	697b      	ldr	r3, [r7, #20]
 8014bc8:	693a      	ldr	r2, [r7, #16]
 8014bca:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 8014bcc:	687b      	ldr	r3, [r7, #4]
 8014bce:	2200      	movs	r2, #0
 8014bd0:	619a      	str	r2, [r3, #24]
    }
}
 8014bd2:	bf00      	nop
 8014bd4:	371c      	adds	r7, #28
 8014bd6:	46bd      	mov	sp, r7
 8014bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bdc:	4770      	bx	lr
	...

08014be0 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 8014be0:	b580      	push	{r7, lr}
 8014be2:	b090      	sub	sp, #64	@ 0x40
 8014be4:	af00      	add	r7, sp, #0
 8014be6:	60f8      	str	r0, [r7, #12]
 8014be8:	60b9      	str	r1, [r7, #8]
 8014bea:	607a      	str	r2, [r7, #4]
 8014bec:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014bee:	2300      	movs	r3, #0
 8014bf0:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8014bf2:	68fb      	ldr	r3, [r7, #12]
 8014bf4:	2b00      	cmp	r3, #0
 8014bf6:	d102      	bne.n	8014bfe <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8014bf8:	2302      	movs	r3, #2
 8014bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014bfc:	e06c      	b.n	8014cd8 <_txe_byte_pool_create+0xf8>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 8014bfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014c00:	2b34      	cmp	r3, #52	@ 0x34
 8014c02:	d002      	beq.n	8014c0a <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8014c04:	2302      	movs	r3, #2
 8014c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014c08:	e066      	b.n	8014cd8 <_txe_byte_pool_create+0xf8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8014c0a:	f3ef 8310 	mrs	r3, PRIMASK
 8014c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8014c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8014c12:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8014c14:	b672      	cpsid	i
    return(int_posture);
 8014c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8014c18:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8014c1a:	4b37      	ldr	r3, [pc, #220]	@ (8014cf8 <_txe_byte_pool_create+0x118>)
 8014c1c:	681b      	ldr	r3, [r3, #0]
 8014c1e:	3301      	adds	r3, #1
 8014c20:	4a35      	ldr	r2, [pc, #212]	@ (8014cf8 <_txe_byte_pool_create+0x118>)
 8014c22:	6013      	str	r3, [r2, #0]
 8014c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8014c28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c2a:	f383 8810 	msr	PRIMASK, r3
}
 8014c2e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 8014c30:	4b32      	ldr	r3, [pc, #200]	@ (8014cfc <_txe_byte_pool_create+0x11c>)
 8014c32:	681b      	ldr	r3, [r3, #0]
 8014c34:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8014c36:	2300      	movs	r3, #0
 8014c38:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014c3a:	e009      	b.n	8014c50 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 8014c3c:	68fa      	ldr	r2, [r7, #12]
 8014c3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014c40:	429a      	cmp	r2, r3
 8014c42:	d00b      	beq.n	8014c5c <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8014c44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014c48:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8014c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c4c:	3301      	adds	r3, #1
 8014c4e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014c50:	4b2b      	ldr	r3, [pc, #172]	@ (8014d00 <_txe_byte_pool_create+0x120>)
 8014c52:	681b      	ldr	r3, [r3, #0]
 8014c54:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014c56:	429a      	cmp	r2, r3
 8014c58:	d3f0      	bcc.n	8014c3c <_txe_byte_pool_create+0x5c>
 8014c5a:	e000      	b.n	8014c5e <_txe_byte_pool_create+0x7e>
                break;
 8014c5c:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8014c5e:	f3ef 8310 	mrs	r3, PRIMASK
 8014c62:	61fb      	str	r3, [r7, #28]
    return(posture);
 8014c64:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8014c66:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8014c68:	b672      	cpsid	i
    return(int_posture);
 8014c6a:	69bb      	ldr	r3, [r7, #24]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8014c6c:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8014c6e:	4b22      	ldr	r3, [pc, #136]	@ (8014cf8 <_txe_byte_pool_create+0x118>)
 8014c70:	681b      	ldr	r3, [r3, #0]
 8014c72:	3b01      	subs	r3, #1
 8014c74:	4a20      	ldr	r2, [pc, #128]	@ (8014cf8 <_txe_byte_pool_create+0x118>)
 8014c76:	6013      	str	r3, [r2, #0]
 8014c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c7a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8014c7c:	6a3b      	ldr	r3, [r7, #32]
 8014c7e:	f383 8810 	msr	PRIMASK, r3
}
 8014c82:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8014c84:	f7ff fb0c 	bl	80142a0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8014c88:	68fa      	ldr	r2, [r7, #12]
 8014c8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014c8c:	429a      	cmp	r2, r3
 8014c8e:	d102      	bne.n	8014c96 <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 8014c90:	2302      	movs	r3, #2
 8014c92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014c94:	e020      	b.n	8014cd8 <_txe_byte_pool_create+0xf8>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 8014c96:	687b      	ldr	r3, [r7, #4]
 8014c98:	2b00      	cmp	r3, #0
 8014c9a:	d102      	bne.n	8014ca2 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8014c9c:	2303      	movs	r3, #3
 8014c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014ca0:	e01a      	b.n	8014cd8 <_txe_byte_pool_create+0xf8>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 8014ca2:	683b      	ldr	r3, [r7, #0]
 8014ca4:	2b63      	cmp	r3, #99	@ 0x63
 8014ca6:	d802      	bhi.n	8014cae <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8014ca8:	2305      	movs	r3, #5
 8014caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014cac:	e014      	b.n	8014cd8 <_txe_byte_pool_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014cae:	f3ef 8305 	mrs	r3, IPSR
 8014cb2:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8014cb4:	697a      	ldr	r2, [r7, #20]
                status =  TX_CALLER_ERROR;
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014cb6:	4b13      	ldr	r3, [pc, #76]	@ (8014d04 <_txe_byte_pool_create+0x124>)
 8014cb8:	681b      	ldr	r3, [r3, #0]
 8014cba:	4313      	orrs	r3, r2
 8014cbc:	2b00      	cmp	r3, #0
 8014cbe:	d00b      	beq.n	8014cd8 <_txe_byte_pool_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014cc0:	f3ef 8305 	mrs	r3, IPSR
 8014cc4:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8014cc6:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8014cc8:	4b0e      	ldr	r3, [pc, #56]	@ (8014d04 <_txe_byte_pool_create+0x124>)
 8014cca:	681b      	ldr	r3, [r3, #0]
 8014ccc:	4313      	orrs	r3, r2
 8014cce:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8014cd2:	d201      	bcs.n	8014cd8 <_txe_byte_pool_create+0xf8>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8014cd4:	2313      	movs	r3, #19
 8014cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014cd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014cda:	2b00      	cmp	r3, #0
 8014cdc:	d106      	bne.n	8014cec <_txe_byte_pool_create+0x10c>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 8014cde:	683b      	ldr	r3, [r7, #0]
 8014ce0:	687a      	ldr	r2, [r7, #4]
 8014ce2:	68b9      	ldr	r1, [r7, #8]
 8014ce4:	68f8      	ldr	r0, [r7, #12]
 8014ce6:	f7fe fa31 	bl	801314c <_tx_byte_pool_create>
 8014cea:	63f8      	str	r0, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 8014cec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8014cee:	4618      	mov	r0, r3
 8014cf0:	3740      	adds	r7, #64	@ 0x40
 8014cf2:	46bd      	mov	sp, r7
 8014cf4:	bd80      	pop	{r7, pc}
 8014cf6:	bf00      	nop
 8014cf8:	2000a92c 	.word	0x2000a92c
 8014cfc:	2000a884 	.word	0x2000a884
 8014d00:	2000a888 	.word	0x2000a888
 8014d04:	20000014 	.word	0x20000014

08014d08 <_txe_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit, UINT mutex_control_block_size)
{
 8014d08:	b580      	push	{r7, lr}
 8014d0a:	b090      	sub	sp, #64	@ 0x40
 8014d0c:	af00      	add	r7, sp, #0
 8014d0e:	60f8      	str	r0, [r7, #12]
 8014d10:	60b9      	str	r1, [r7, #8]
 8014d12:	607a      	str	r2, [r7, #4]
 8014d14:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014d16:	2300      	movs	r3, #0
 8014d18:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 8014d1a:	68fb      	ldr	r3, [r7, #12]
 8014d1c:	2b00      	cmp	r3, #0
 8014d1e:	d102      	bne.n	8014d26 <_txe_mutex_create+0x1e>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8014d20:	231c      	movs	r3, #28
 8014d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014d24:	e053      	b.n	8014dce <_txe_mutex_create+0xc6>
    }

    /* Now check to make sure the control block is the correct size.  */
    else if (mutex_control_block_size != (sizeof(TX_MUTEX)))
 8014d26:	683b      	ldr	r3, [r7, #0]
 8014d28:	2b34      	cmp	r3, #52	@ 0x34
 8014d2a:	d002      	beq.n	8014d32 <_txe_mutex_create+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8014d2c:	231c      	movs	r3, #28
 8014d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014d30:	e04d      	b.n	8014dce <_txe_mutex_create+0xc6>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8014d32:	f3ef 8310 	mrs	r3, PRIMASK
 8014d36:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8014d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8014d3a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8014d3c:	b672      	cpsid	i
    return(int_posture);
 8014d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8014d40:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8014d42:	4b36      	ldr	r3, [pc, #216]	@ (8014e1c <_txe_mutex_create+0x114>)
 8014d44:	681b      	ldr	r3, [r3, #0]
 8014d46:	3301      	adds	r3, #1
 8014d48:	4a34      	ldr	r2, [pc, #208]	@ (8014e1c <_txe_mutex_create+0x114>)
 8014d4a:	6013      	str	r3, [r2, #0]
 8014d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8014d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d52:	f383 8810 	msr	PRIMASK, r3
}
 8014d56:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_mutex =   _tx_mutex_created_ptr;
 8014d58:	4b31      	ldr	r3, [pc, #196]	@ (8014e20 <_txe_mutex_create+0x118>)
 8014d5a:	681b      	ldr	r3, [r3, #0]
 8014d5c:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 8014d5e:	2300      	movs	r3, #0
 8014d60:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014d62:	e009      	b.n	8014d78 <_txe_mutex_create+0x70>
        {

            /* Determine if this mutex matches the mutex in the list.  */
            if (mutex_ptr == next_mutex)
 8014d64:	68fa      	ldr	r2, [r7, #12]
 8014d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014d68:	429a      	cmp	r2, r3
 8014d6a:	d00b      	beq.n	8014d84 <_txe_mutex_create+0x7c>
            }
            else
            {

                /* Move to the next mutex.  */
                next_mutex =  next_mutex -> tx_mutex_created_next;
 8014d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014d6e:	6a1b      	ldr	r3, [r3, #32]
 8014d70:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 8014d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014d74:	3301      	adds	r3, #1
 8014d76:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014d78:	4b2a      	ldr	r3, [pc, #168]	@ (8014e24 <_txe_mutex_create+0x11c>)
 8014d7a:	681b      	ldr	r3, [r3, #0]
 8014d7c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014d7e:	429a      	cmp	r2, r3
 8014d80:	d3f0      	bcc.n	8014d64 <_txe_mutex_create+0x5c>
 8014d82:	e000      	b.n	8014d86 <_txe_mutex_create+0x7e>
                break;
 8014d84:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8014d86:	f3ef 8310 	mrs	r3, PRIMASK
 8014d8a:	61fb      	str	r3, [r7, #28]
    return(posture);
 8014d8c:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8014d8e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8014d90:	b672      	cpsid	i
    return(int_posture);
 8014d92:	69bb      	ldr	r3, [r7, #24]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8014d94:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8014d96:	4b21      	ldr	r3, [pc, #132]	@ (8014e1c <_txe_mutex_create+0x114>)
 8014d98:	681b      	ldr	r3, [r3, #0]
 8014d9a:	3b01      	subs	r3, #1
 8014d9c:	4a1f      	ldr	r2, [pc, #124]	@ (8014e1c <_txe_mutex_create+0x114>)
 8014d9e:	6013      	str	r3, [r2, #0]
 8014da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014da2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8014da4:	6a3b      	ldr	r3, [r7, #32]
 8014da6:	f383 8810 	msr	PRIMASK, r3
}
 8014daa:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8014dac:	f7ff fa78 	bl	80142a0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate mutex.  */
        if (mutex_ptr == next_mutex)
 8014db0:	68fa      	ldr	r2, [r7, #12]
 8014db2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014db4:	429a      	cmp	r2, r3
 8014db6:	d102      	bne.n	8014dbe <_txe_mutex_create+0xb6>
        {

            /* Mutex is already created, return appropriate error code.  */
            status =  TX_MUTEX_ERROR;
 8014db8:	231c      	movs	r3, #28
 8014dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014dbc:	e007      	b.n	8014dce <_txe_mutex_create+0xc6>
        }
        else
        {

            /* Check for a valid inherit option.  */
            if (inherit != TX_INHERIT)
 8014dbe:	687b      	ldr	r3, [r7, #4]
 8014dc0:	2b01      	cmp	r3, #1
 8014dc2:	d004      	beq.n	8014dce <_txe_mutex_create+0xc6>
            {

                if (inherit != TX_NO_INHERIT)
 8014dc4:	687b      	ldr	r3, [r7, #4]
 8014dc6:	2b00      	cmp	r3, #0
 8014dc8:	d001      	beq.n	8014dce <_txe_mutex_create+0xc6>
                {

                    /* Inherit option is illegal.  */
                    status =  TX_INHERIT_ERROR;
 8014dca:	231f      	movs	r3, #31
 8014dcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014dce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	d114      	bne.n	8014dfe <_txe_mutex_create+0xf6>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014dd4:	f3ef 8305 	mrs	r3, IPSR
 8014dd8:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8014dda:	697a      	ldr	r2, [r7, #20]
            status =  TX_CALLER_ERROR;
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014ddc:	4b12      	ldr	r3, [pc, #72]	@ (8014e28 <_txe_mutex_create+0x120>)
 8014dde:	681b      	ldr	r3, [r3, #0]
 8014de0:	4313      	orrs	r3, r2
 8014de2:	2b00      	cmp	r3, #0
 8014de4:	d00b      	beq.n	8014dfe <_txe_mutex_create+0xf6>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014de6:	f3ef 8305 	mrs	r3, IPSR
 8014dea:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8014dec:	693a      	ldr	r2, [r7, #16]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8014dee:	4b0e      	ldr	r3, [pc, #56]	@ (8014e28 <_txe_mutex_create+0x120>)
 8014df0:	681b      	ldr	r3, [r3, #0]
 8014df2:	4313      	orrs	r3, r2
 8014df4:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8014df8:	d201      	bcs.n	8014dfe <_txe_mutex_create+0xf6>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8014dfa:	2313      	movs	r3, #19
 8014dfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014dfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014e00:	2b00      	cmp	r3, #0
 8014e02:	d105      	bne.n	8014e10 <_txe_mutex_create+0x108>
    {

        /* Call actual mutex create function.  */
        status =  _tx_mutex_create(mutex_ptr, name_ptr, inherit);
 8014e04:	687a      	ldr	r2, [r7, #4]
 8014e06:	68b9      	ldr	r1, [r7, #8]
 8014e08:	68f8      	ldr	r0, [r7, #12]
 8014e0a:	f7fe fb63 	bl	80134d4 <_tx_mutex_create>
 8014e0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 8014e10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8014e12:	4618      	mov	r0, r3
 8014e14:	3740      	adds	r7, #64	@ 0x40
 8014e16:	46bd      	mov	sp, r7
 8014e18:	bd80      	pop	{r7, pc}
 8014e1a:	bf00      	nop
 8014e1c:	2000a92c 	.word	0x2000a92c
 8014e20:	2000a874 	.word	0x2000a874
 8014e24:	2000a878 	.word	0x2000a878
 8014e28:	20000014 	.word	0x20000014

08014e2c <_txe_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 8014e2c:	b580      	push	{r7, lr}
 8014e2e:	b086      	sub	sp, #24
 8014e30:	af00      	add	r7, sp, #0
 8014e32:	6078      	str	r0, [r7, #4]
 8014e34:	6039      	str	r1, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014e36:	2300      	movs	r3, #0
 8014e38:	617b      	str	r3, [r7, #20]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 8014e3a:	687b      	ldr	r3, [r7, #4]
 8014e3c:	2b00      	cmp	r3, #0
 8014e3e:	d102      	bne.n	8014e46 <_txe_mutex_get+0x1a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8014e40:	231c      	movs	r3, #28
 8014e42:	617b      	str	r3, [r7, #20]
 8014e44:	e015      	b.n	8014e72 <_txe_mutex_get+0x46>
    }

    /* Now check for a valid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	681b      	ldr	r3, [r3, #0]
 8014e4a:	4a1c      	ldr	r2, [pc, #112]	@ (8014ebc <_txe_mutex_get+0x90>)
 8014e4c:	4293      	cmp	r3, r2
 8014e4e:	d002      	beq.n	8014e56 <_txe_mutex_get+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8014e50:	231c      	movs	r3, #28
 8014e52:	617b      	str	r3, [r7, #20]
 8014e54:	e00d      	b.n	8014e72 <_txe_mutex_get+0x46>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8014e56:	683b      	ldr	r3, [r7, #0]
 8014e58:	2b00      	cmp	r3, #0
 8014e5a:	d00a      	beq.n	8014e72 <_txe_mutex_get+0x46>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014e5c:	f3ef 8305 	mrs	r3, IPSR
 8014e60:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8014e62:	693a      	ldr	r2, [r7, #16]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014e64:	4b16      	ldr	r3, [pc, #88]	@ (8014ec0 <_txe_mutex_get+0x94>)
 8014e66:	681b      	ldr	r3, [r3, #0]
 8014e68:	4313      	orrs	r3, r2
 8014e6a:	2b00      	cmp	r3, #0
 8014e6c:	d001      	beq.n	8014e72 <_txe_mutex_get+0x46>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8014e6e:	2304      	movs	r3, #4
 8014e70:	617b      	str	r3, [r7, #20]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014e72:	697b      	ldr	r3, [r7, #20]
 8014e74:	2b00      	cmp	r3, #0
 8014e76:	d114      	bne.n	8014ea2 <_txe_mutex_get+0x76>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014e78:	f3ef 8305 	mrs	r3, IPSR
 8014e7c:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8014e7e:	68fa      	ldr	r2, [r7, #12]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014e80:	4b0f      	ldr	r3, [pc, #60]	@ (8014ec0 <_txe_mutex_get+0x94>)
 8014e82:	681b      	ldr	r3, [r3, #0]
 8014e84:	4313      	orrs	r3, r2
 8014e86:	2b00      	cmp	r3, #0
 8014e88:	d00b      	beq.n	8014ea2 <_txe_mutex_get+0x76>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014e8a:	f3ef 8305 	mrs	r3, IPSR
 8014e8e:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 8014e90:	68ba      	ldr	r2, [r7, #8]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8014e92:	4b0b      	ldr	r3, [pc, #44]	@ (8014ec0 <_txe_mutex_get+0x94>)
 8014e94:	681b      	ldr	r3, [r3, #0]
 8014e96:	4313      	orrs	r3, r2
 8014e98:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8014e9c:	d201      	bcs.n	8014ea2 <_txe_mutex_get+0x76>
            {

                /* Yes, invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8014e9e:	2313      	movs	r3, #19
 8014ea0:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014ea2:	697b      	ldr	r3, [r7, #20]
 8014ea4:	2b00      	cmp	r3, #0
 8014ea6:	d104      	bne.n	8014eb2 <_txe_mutex_get+0x86>
    {

        /* Call actual get mutex function.  */
        status =  _tx_mutex_get(mutex_ptr, wait_option);
 8014ea8:	6839      	ldr	r1, [r7, #0]
 8014eaa:	6878      	ldr	r0, [r7, #4]
 8014eac:	f7fe fb6c 	bl	8013588 <_tx_mutex_get>
 8014eb0:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 8014eb2:	697b      	ldr	r3, [r7, #20]
}
 8014eb4:	4618      	mov	r0, r3
 8014eb6:	3718      	adds	r7, #24
 8014eb8:	46bd      	mov	sp, r7
 8014eba:	bd80      	pop	{r7, pc}
 8014ebc:	4d555445 	.word	0x4d555445
 8014ec0:	20000014 	.word	0x20000014

08014ec4 <_txe_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_put(TX_MUTEX *mutex_ptr)
{
 8014ec4:	b580      	push	{r7, lr}
 8014ec6:	b086      	sub	sp, #24
 8014ec8:	af00      	add	r7, sp, #0
 8014eca:	6078      	str	r0, [r7, #4]

UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014ecc:	2300      	movs	r3, #0
 8014ece:	617b      	str	r3, [r7, #20]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 8014ed0:	687b      	ldr	r3, [r7, #4]
 8014ed2:	2b00      	cmp	r3, #0
 8014ed4:	d102      	bne.n	8014edc <_txe_mutex_put+0x18>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8014ed6:	231c      	movs	r3, #28
 8014ed8:	617b      	str	r3, [r7, #20]
 8014eda:	e01c      	b.n	8014f16 <_txe_mutex_put+0x52>
    }

    /* Now check for invalid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	681b      	ldr	r3, [r3, #0]
 8014ee0:	4a13      	ldr	r2, [pc, #76]	@ (8014f30 <_txe_mutex_put+0x6c>)
 8014ee2:	4293      	cmp	r3, r2
 8014ee4:	d002      	beq.n	8014eec <_txe_mutex_put+0x28>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8014ee6:	231c      	movs	r3, #28
 8014ee8:	617b      	str	r3, [r7, #20]
 8014eea:	e014      	b.n	8014f16 <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014eec:	f3ef 8305 	mrs	r3, IPSR
 8014ef0:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8014ef2:	693a      	ldr	r2, [r7, #16]
    }
    else
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8014f34 <_txe_mutex_put+0x70>)
 8014ef6:	681b      	ldr	r3, [r3, #0]
 8014ef8:	4313      	orrs	r3, r2
 8014efa:	2b00      	cmp	r3, #0
 8014efc:	d00b      	beq.n	8014f16 <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014efe:	f3ef 8305 	mrs	r3, IPSR
 8014f02:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8014f04:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8014f06:	4b0b      	ldr	r3, [pc, #44]	@ (8014f34 <_txe_mutex_put+0x70>)
 8014f08:	681b      	ldr	r3, [r3, #0]
 8014f0a:	4313      	orrs	r3, r2
 8014f0c:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8014f10:	d201      	bcs.n	8014f16 <_txe_mutex_put+0x52>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8014f12:	2313      	movs	r3, #19
 8014f14:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8014f16:	697b      	ldr	r3, [r7, #20]
 8014f18:	2b00      	cmp	r3, #0
 8014f1a:	d103      	bne.n	8014f24 <_txe_mutex_put+0x60>
    {

        /* Call actual put mutex function.  */
        status =  _tx_mutex_put(mutex_ptr);
 8014f1c:	6878      	ldr	r0, [r7, #4]
 8014f1e:	f7fe fdab 	bl	8013a78 <_tx_mutex_put>
 8014f22:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 8014f24:	697b      	ldr	r3, [r7, #20]
}
 8014f26:	4618      	mov	r0, r3
 8014f28:	3718      	adds	r7, #24
 8014f2a:	46bd      	mov	sp, r7
 8014f2c:	bd80      	pop	{r7, pc}
 8014f2e:	bf00      	nop
 8014f30:	4d555445 	.word	0x4d555445
 8014f34:	20000014 	.word	0x20000014

08014f38 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 8014f38:	b580      	push	{r7, lr}
 8014f3a:	b09a      	sub	sp, #104	@ 0x68
 8014f3c:	af06      	add	r7, sp, #24
 8014f3e:	60f8      	str	r0, [r7, #12]
 8014f40:	60b9      	str	r1, [r7, #8]
 8014f42:	607a      	str	r2, [r7, #4]
 8014f44:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8014f46:	2300      	movs	r3, #0
 8014f48:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8014f4a:	68fb      	ldr	r3, [r7, #12]
 8014f4c:	2b00      	cmp	r3, #0
 8014f4e:	d102      	bne.n	8014f56 <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8014f50:	230e      	movs	r3, #14
 8014f52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8014f54:	e0b2      	b.n	80150bc <_txe_thread_create+0x184>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 8014f56:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8014f58:	2bb0      	cmp	r3, #176	@ 0xb0
 8014f5a:	d002      	beq.n	8014f62 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8014f5c:	230e      	movs	r3, #14
 8014f5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8014f60:	e0ac      	b.n	80150bc <_txe_thread_create+0x184>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8014f62:	f3ef 8310 	mrs	r3, PRIMASK
 8014f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8014f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8014f6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8014f6c:	b672      	cpsid	i
    return(int_posture);
 8014f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8014f70:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8014f72:	4b60      	ldr	r3, [pc, #384]	@ (80150f4 <_txe_thread_create+0x1bc>)
 8014f74:	681b      	ldr	r3, [r3, #0]
 8014f76:	3301      	adds	r3, #1
 8014f78:	4a5e      	ldr	r2, [pc, #376]	@ (80150f4 <_txe_thread_create+0x1bc>)
 8014f7a:	6013      	str	r3, [r2, #0]
 8014f7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014f7e:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8014f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f82:	f383 8810 	msr	PRIMASK, r3
}
 8014f86:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 8014f88:	2300      	movs	r3, #0
 8014f8a:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 8014f8c:	4b5a      	ldr	r3, [pc, #360]	@ (80150f8 <_txe_thread_create+0x1c0>)
 8014f8e:	681b      	ldr	r3, [r3, #0]
 8014f90:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8014f92:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8014f94:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 8014f96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014f98:	3b01      	subs	r3, #1
 8014f9a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014f9c:	4413      	add	r3, r2
 8014f9e:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 8014fa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014fa2:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8014fa4:	2300      	movs	r3, #0
 8014fa6:	647b      	str	r3, [r7, #68]	@ 0x44
 8014fa8:	e02b      	b.n	8015002 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 8014faa:	68fa      	ldr	r2, [r7, #12]
 8014fac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014fae:	429a      	cmp	r2, r3
 8014fb0:	d101      	bne.n	8014fb6 <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 8014fb2:	2301      	movs	r3, #1
 8014fb4:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 8014fb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014fb8:	2b01      	cmp	r3, #1
 8014fba:	d028      	beq.n	801500e <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 8014fbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014fbe:	68db      	ldr	r3, [r3, #12]
 8014fc0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8014fc2:	429a      	cmp	r2, r3
 8014fc4:	d308      	bcc.n	8014fd8 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 8014fc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014fc8:	691b      	ldr	r3, [r3, #16]
 8014fca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8014fcc:	429a      	cmp	r2, r3
 8014fce:	d203      	bcs.n	8014fd8 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8014fd0:	2300      	movs	r3, #0
 8014fd2:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8014fd4:	2301      	movs	r3, #1
 8014fd6:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 8014fd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014fda:	68db      	ldr	r3, [r3, #12]
 8014fdc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014fde:	429a      	cmp	r2, r3
 8014fe0:	d308      	bcc.n	8014ff4 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 8014fe2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014fe4:	691b      	ldr	r3, [r3, #16]
 8014fe6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014fe8:	429a      	cmp	r2, r3
 8014fea:	d203      	bcs.n	8014ff4 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8014fec:	2300      	movs	r3, #0
 8014fee:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8014ff0:	2301      	movs	r3, #1
 8014ff2:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8014ff4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014ffa:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8014ffc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014ffe:	3301      	adds	r3, #1
 8015000:	647b      	str	r3, [r7, #68]	@ 0x44
 8015002:	4b3e      	ldr	r3, [pc, #248]	@ (80150fc <_txe_thread_create+0x1c4>)
 8015004:	681b      	ldr	r3, [r3, #0]
 8015006:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8015008:	429a      	cmp	r2, r3
 801500a:	d3ce      	bcc.n	8014faa <_txe_thread_create+0x72>
 801500c:	e000      	b.n	8015010 <_txe_thread_create+0xd8>
                break;
 801500e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8015010:	f3ef 8310 	mrs	r3, PRIMASK
 8015014:	623b      	str	r3, [r7, #32]
    return(posture);
 8015016:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8015018:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 801501a:	b672      	cpsid	i
    return(int_posture);
 801501c:	69fb      	ldr	r3, [r7, #28]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 801501e:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8015020:	4b34      	ldr	r3, [pc, #208]	@ (80150f4 <_txe_thread_create+0x1bc>)
 8015022:	681b      	ldr	r3, [r3, #0]
 8015024:	3b01      	subs	r3, #1
 8015026:	4a33      	ldr	r2, [pc, #204]	@ (80150f4 <_txe_thread_create+0x1bc>)
 8015028:	6013      	str	r3, [r2, #0]
 801502a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801502c:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801502e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015030:	f383 8810 	msr	PRIMASK, r3
}
 8015034:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8015036:	f7ff f933 	bl	80142a0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 801503a:	68fa      	ldr	r2, [r7, #12]
 801503c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801503e:	429a      	cmp	r2, r3
 8015040:	d102      	bne.n	8015048 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 8015042:	230e      	movs	r3, #14
 8015044:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8015046:	e039      	b.n	80150bc <_txe_thread_create+0x184>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 8015048:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801504a:	2b00      	cmp	r3, #0
 801504c:	d102      	bne.n	8015054 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 801504e:	2303      	movs	r3, #3
 8015050:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8015052:	e033      	b.n	80150bc <_txe_thread_create+0x184>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 8015054:	687b      	ldr	r3, [r7, #4]
 8015056:	2b00      	cmp	r3, #0
 8015058:	d102      	bne.n	8015060 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 801505a:	2303      	movs	r3, #3
 801505c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801505e:	e02d      	b.n	80150bc <_txe_thread_create+0x184>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 8015060:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015062:	2bc7      	cmp	r3, #199	@ 0xc7
 8015064:	d802      	bhi.n	801506c <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 8015066:	2305      	movs	r3, #5
 8015068:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801506a:	e027      	b.n	80150bc <_txe_thread_create+0x184>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 801506c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801506e:	2b1f      	cmp	r3, #31
 8015070:	d902      	bls.n	8015078 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 8015072:	230f      	movs	r3, #15
 8015074:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8015076:	e021      	b.n	80150bc <_txe_thread_create+0x184>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 8015078:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801507a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801507c:	429a      	cmp	r2, r3
 801507e:	d902      	bls.n	8015086 <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 8015080:	2318      	movs	r3, #24
 8015082:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8015084:	e01a      	b.n	80150bc <_txe_thread_create+0x184>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 8015086:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015088:	2b01      	cmp	r3, #1
 801508a:	d902      	bls.n	8015092 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 801508c:	2310      	movs	r3, #16
 801508e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8015090:	e014      	b.n	80150bc <_txe_thread_create+0x184>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8015092:	f3ef 8305 	mrs	r3, IPSR
 8015096:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8015098:	69ba      	ldr	r2, [r7, #24]
                status =  TX_CALLER_ERROR;
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 801509a:	4b19      	ldr	r3, [pc, #100]	@ (8015100 <_txe_thread_create+0x1c8>)
 801509c:	681b      	ldr	r3, [r3, #0]
 801509e:	4313      	orrs	r3, r2
 80150a0:	2b00      	cmp	r3, #0
 80150a2:	d00b      	beq.n	80150bc <_txe_thread_create+0x184>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80150a4:	f3ef 8305 	mrs	r3, IPSR
 80150a8:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80150aa:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80150ac:	4b14      	ldr	r3, [pc, #80]	@ (8015100 <_txe_thread_create+0x1c8>)
 80150ae:	681b      	ldr	r3, [r3, #0]
 80150b0:	4313      	orrs	r3, r2
 80150b2:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 80150b6:	d201      	bcs.n	80150bc <_txe_thread_create+0x184>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 80150b8:	2313      	movs	r3, #19
 80150ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80150bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80150be:	2b00      	cmp	r3, #0
 80150c0:	d112      	bne.n	80150e8 <_txe_thread_create+0x1b0>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 80150c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80150c4:	9305      	str	r3, [sp, #20]
 80150c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80150c8:	9304      	str	r3, [sp, #16]
 80150ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80150cc:	9303      	str	r3, [sp, #12]
 80150ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80150d0:	9302      	str	r3, [sp, #8]
 80150d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80150d4:	9301      	str	r3, [sp, #4]
 80150d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80150d8:	9300      	str	r3, [sp, #0]
 80150da:	683b      	ldr	r3, [r7, #0]
 80150dc:	687a      	ldr	r2, [r7, #4]
 80150de:	68b9      	ldr	r1, [r7, #8]
 80150e0:	68f8      	ldr	r0, [r7, #12]
 80150e2:	f7fe feef 	bl	8013ec4 <_tx_thread_create>
 80150e6:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 80150e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 80150ea:	4618      	mov	r0, r3
 80150ec:	3750      	adds	r7, #80	@ 0x50
 80150ee:	46bd      	mov	sp, r7
 80150f0:	bd80      	pop	{r7, pc}
 80150f2:	bf00      	nop
 80150f4:	2000a92c 	.word	0x2000a92c
 80150f8:	2000a89c 	.word	0x2000a89c
 80150fc:	2000a8a0 	.word	0x2000a8a0
 8015100:	20000014 	.word	0x20000014

08015104 <__cvt>:
 8015104:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015108:	ec57 6b10 	vmov	r6, r7, d0
 801510c:	2f00      	cmp	r7, #0
 801510e:	460c      	mov	r4, r1
 8015110:	4619      	mov	r1, r3
 8015112:	463b      	mov	r3, r7
 8015114:	bfb4      	ite	lt
 8015116:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801511a:	2300      	movge	r3, #0
 801511c:	4691      	mov	r9, r2
 801511e:	bfbf      	itttt	lt
 8015120:	4632      	movlt	r2, r6
 8015122:	461f      	movlt	r7, r3
 8015124:	232d      	movlt	r3, #45	@ 0x2d
 8015126:	4616      	movlt	r6, r2
 8015128:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801512c:	700b      	strb	r3, [r1, #0]
 801512e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015130:	f023 0820 	bic.w	r8, r3, #32
 8015134:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8015138:	d005      	beq.n	8015146 <__cvt+0x42>
 801513a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801513e:	d100      	bne.n	8015142 <__cvt+0x3e>
 8015140:	3401      	adds	r4, #1
 8015142:	2102      	movs	r1, #2
 8015144:	e000      	b.n	8015148 <__cvt+0x44>
 8015146:	2103      	movs	r1, #3
 8015148:	ab03      	add	r3, sp, #12
 801514a:	4622      	mov	r2, r4
 801514c:	9301      	str	r3, [sp, #4]
 801514e:	ab02      	add	r3, sp, #8
 8015150:	ec47 6b10 	vmov	d0, r6, r7
 8015154:	9300      	str	r3, [sp, #0]
 8015156:	4653      	mov	r3, sl
 8015158:	f001 f842 	bl	80161e0 <_dtoa_r>
 801515c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8015160:	4605      	mov	r5, r0
 8015162:	d119      	bne.n	8015198 <__cvt+0x94>
 8015164:	f019 0f01 	tst.w	r9, #1
 8015168:	d00e      	beq.n	8015188 <__cvt+0x84>
 801516a:	eb00 0904 	add.w	r9, r0, r4
 801516e:	2200      	movs	r2, #0
 8015170:	2300      	movs	r3, #0
 8015172:	4630      	mov	r0, r6
 8015174:	4639      	mov	r1, r7
 8015176:	f7eb fdc9 	bl	8000d0c <__aeabi_dcmpeq>
 801517a:	b108      	cbz	r0, 8015180 <__cvt+0x7c>
 801517c:	f8cd 900c 	str.w	r9, [sp, #12]
 8015180:	2230      	movs	r2, #48	@ 0x30
 8015182:	9b03      	ldr	r3, [sp, #12]
 8015184:	454b      	cmp	r3, r9
 8015186:	d31e      	bcc.n	80151c6 <__cvt+0xc2>
 8015188:	9b03      	ldr	r3, [sp, #12]
 801518a:	4628      	mov	r0, r5
 801518c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801518e:	1b5b      	subs	r3, r3, r5
 8015190:	6013      	str	r3, [r2, #0]
 8015192:	b004      	add	sp, #16
 8015194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015198:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801519c:	eb00 0904 	add.w	r9, r0, r4
 80151a0:	d1e5      	bne.n	801516e <__cvt+0x6a>
 80151a2:	7803      	ldrb	r3, [r0, #0]
 80151a4:	2b30      	cmp	r3, #48	@ 0x30
 80151a6:	d10a      	bne.n	80151be <__cvt+0xba>
 80151a8:	2200      	movs	r2, #0
 80151aa:	2300      	movs	r3, #0
 80151ac:	4630      	mov	r0, r6
 80151ae:	4639      	mov	r1, r7
 80151b0:	f7eb fdac 	bl	8000d0c <__aeabi_dcmpeq>
 80151b4:	b918      	cbnz	r0, 80151be <__cvt+0xba>
 80151b6:	f1c4 0401 	rsb	r4, r4, #1
 80151ba:	f8ca 4000 	str.w	r4, [sl]
 80151be:	f8da 3000 	ldr.w	r3, [sl]
 80151c2:	4499      	add	r9, r3
 80151c4:	e7d3      	b.n	801516e <__cvt+0x6a>
 80151c6:	1c59      	adds	r1, r3, #1
 80151c8:	9103      	str	r1, [sp, #12]
 80151ca:	701a      	strb	r2, [r3, #0]
 80151cc:	e7d9      	b.n	8015182 <__cvt+0x7e>

080151ce <__exponent>:
 80151ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80151d0:	2900      	cmp	r1, #0
 80151d2:	7002      	strb	r2, [r0, #0]
 80151d4:	bfba      	itte	lt
 80151d6:	4249      	neglt	r1, r1
 80151d8:	232d      	movlt	r3, #45	@ 0x2d
 80151da:	232b      	movge	r3, #43	@ 0x2b
 80151dc:	2909      	cmp	r1, #9
 80151de:	7043      	strb	r3, [r0, #1]
 80151e0:	dd28      	ble.n	8015234 <__exponent+0x66>
 80151e2:	f10d 0307 	add.w	r3, sp, #7
 80151e6:	270a      	movs	r7, #10
 80151e8:	461d      	mov	r5, r3
 80151ea:	461a      	mov	r2, r3
 80151ec:	3b01      	subs	r3, #1
 80151ee:	fbb1 f6f7 	udiv	r6, r1, r7
 80151f2:	fb07 1416 	mls	r4, r7, r6, r1
 80151f6:	3430      	adds	r4, #48	@ 0x30
 80151f8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80151fc:	460c      	mov	r4, r1
 80151fe:	4631      	mov	r1, r6
 8015200:	2c63      	cmp	r4, #99	@ 0x63
 8015202:	dcf2      	bgt.n	80151ea <__exponent+0x1c>
 8015204:	3130      	adds	r1, #48	@ 0x30
 8015206:	1e94      	subs	r4, r2, #2
 8015208:	f803 1c01 	strb.w	r1, [r3, #-1]
 801520c:	1c41      	adds	r1, r0, #1
 801520e:	4623      	mov	r3, r4
 8015210:	42ab      	cmp	r3, r5
 8015212:	d30a      	bcc.n	801522a <__exponent+0x5c>
 8015214:	f10d 0309 	add.w	r3, sp, #9
 8015218:	1a9b      	subs	r3, r3, r2
 801521a:	42ac      	cmp	r4, r5
 801521c:	bf88      	it	hi
 801521e:	2300      	movhi	r3, #0
 8015220:	3302      	adds	r3, #2
 8015222:	4403      	add	r3, r0
 8015224:	1a18      	subs	r0, r3, r0
 8015226:	b003      	add	sp, #12
 8015228:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801522a:	f813 6b01 	ldrb.w	r6, [r3], #1
 801522e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8015232:	e7ed      	b.n	8015210 <__exponent+0x42>
 8015234:	2330      	movs	r3, #48	@ 0x30
 8015236:	3130      	adds	r1, #48	@ 0x30
 8015238:	7083      	strb	r3, [r0, #2]
 801523a:	1d03      	adds	r3, r0, #4
 801523c:	70c1      	strb	r1, [r0, #3]
 801523e:	e7f1      	b.n	8015224 <__exponent+0x56>

08015240 <_printf_float>:
 8015240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015244:	b08d      	sub	sp, #52	@ 0x34
 8015246:	460c      	mov	r4, r1
 8015248:	4616      	mov	r6, r2
 801524a:	461f      	mov	r7, r3
 801524c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8015250:	4605      	mov	r5, r0
 8015252:	f000 fea3 	bl	8015f9c <_localeconv_r>
 8015256:	6803      	ldr	r3, [r0, #0]
 8015258:	4618      	mov	r0, r3
 801525a:	9304      	str	r3, [sp, #16]
 801525c:	f7eb f92a 	bl	80004b4 <strlen>
 8015260:	2300      	movs	r3, #0
 8015262:	9005      	str	r0, [sp, #20]
 8015264:	930a      	str	r3, [sp, #40]	@ 0x28
 8015266:	f8d8 3000 	ldr.w	r3, [r8]
 801526a:	f894 a018 	ldrb.w	sl, [r4, #24]
 801526e:	3307      	adds	r3, #7
 8015270:	f8d4 b000 	ldr.w	fp, [r4]
 8015274:	f023 0307 	bic.w	r3, r3, #7
 8015278:	f103 0208 	add.w	r2, r3, #8
 801527c:	f8c8 2000 	str.w	r2, [r8]
 8015280:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015284:	e9d3 8900 	ldrd	r8, r9, [r3]
 8015288:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801528c:	f8cd 8018 	str.w	r8, [sp, #24]
 8015290:	9307      	str	r3, [sp, #28]
 8015292:	4b9d      	ldr	r3, [pc, #628]	@ (8015508 <_printf_float+0x2c8>)
 8015294:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015298:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801529c:	f7eb fd68 	bl	8000d70 <__aeabi_dcmpun>
 80152a0:	bb70      	cbnz	r0, 8015300 <_printf_float+0xc0>
 80152a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80152a6:	4b98      	ldr	r3, [pc, #608]	@ (8015508 <_printf_float+0x2c8>)
 80152a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80152ac:	f7eb fd42 	bl	8000d34 <__aeabi_dcmple>
 80152b0:	bb30      	cbnz	r0, 8015300 <_printf_float+0xc0>
 80152b2:	2200      	movs	r2, #0
 80152b4:	2300      	movs	r3, #0
 80152b6:	4640      	mov	r0, r8
 80152b8:	4649      	mov	r1, r9
 80152ba:	f7eb fd31 	bl	8000d20 <__aeabi_dcmplt>
 80152be:	b110      	cbz	r0, 80152c6 <_printf_float+0x86>
 80152c0:	232d      	movs	r3, #45	@ 0x2d
 80152c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80152c6:	4a91      	ldr	r2, [pc, #580]	@ (801550c <_printf_float+0x2cc>)
 80152c8:	4b91      	ldr	r3, [pc, #580]	@ (8015510 <_printf_float+0x2d0>)
 80152ca:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80152ce:	bf8c      	ite	hi
 80152d0:	4690      	movhi	r8, r2
 80152d2:	4698      	movls	r8, r3
 80152d4:	2303      	movs	r3, #3
 80152d6:	f04f 0900 	mov.w	r9, #0
 80152da:	6123      	str	r3, [r4, #16]
 80152dc:	f02b 0304 	bic.w	r3, fp, #4
 80152e0:	6023      	str	r3, [r4, #0]
 80152e2:	4633      	mov	r3, r6
 80152e4:	aa0b      	add	r2, sp, #44	@ 0x2c
 80152e6:	4621      	mov	r1, r4
 80152e8:	4628      	mov	r0, r5
 80152ea:	9700      	str	r7, [sp, #0]
 80152ec:	f000 f9d2 	bl	8015694 <_printf_common>
 80152f0:	3001      	adds	r0, #1
 80152f2:	f040 808d 	bne.w	8015410 <_printf_float+0x1d0>
 80152f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80152fa:	b00d      	add	sp, #52	@ 0x34
 80152fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015300:	4642      	mov	r2, r8
 8015302:	464b      	mov	r3, r9
 8015304:	4640      	mov	r0, r8
 8015306:	4649      	mov	r1, r9
 8015308:	f7eb fd32 	bl	8000d70 <__aeabi_dcmpun>
 801530c:	b140      	cbz	r0, 8015320 <_printf_float+0xe0>
 801530e:	464b      	mov	r3, r9
 8015310:	4a80      	ldr	r2, [pc, #512]	@ (8015514 <_printf_float+0x2d4>)
 8015312:	2b00      	cmp	r3, #0
 8015314:	bfbc      	itt	lt
 8015316:	232d      	movlt	r3, #45	@ 0x2d
 8015318:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801531c:	4b7e      	ldr	r3, [pc, #504]	@ (8015518 <_printf_float+0x2d8>)
 801531e:	e7d4      	b.n	80152ca <_printf_float+0x8a>
 8015320:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8015324:	6863      	ldr	r3, [r4, #4]
 8015326:	9206      	str	r2, [sp, #24]
 8015328:	1c5a      	adds	r2, r3, #1
 801532a:	d13b      	bne.n	80153a4 <_printf_float+0x164>
 801532c:	2306      	movs	r3, #6
 801532e:	6063      	str	r3, [r4, #4]
 8015330:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8015334:	2300      	movs	r3, #0
 8015336:	4628      	mov	r0, r5
 8015338:	6022      	str	r2, [r4, #0]
 801533a:	9303      	str	r3, [sp, #12]
 801533c:	ab0a      	add	r3, sp, #40	@ 0x28
 801533e:	e9cd a301 	strd	sl, r3, [sp, #4]
 8015342:	ab09      	add	r3, sp, #36	@ 0x24
 8015344:	ec49 8b10 	vmov	d0, r8, r9
 8015348:	9300      	str	r3, [sp, #0]
 801534a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801534e:	6861      	ldr	r1, [r4, #4]
 8015350:	f7ff fed8 	bl	8015104 <__cvt>
 8015354:	9b06      	ldr	r3, [sp, #24]
 8015356:	4680      	mov	r8, r0
 8015358:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801535a:	2b47      	cmp	r3, #71	@ 0x47
 801535c:	d129      	bne.n	80153b2 <_printf_float+0x172>
 801535e:	1cc8      	adds	r0, r1, #3
 8015360:	db02      	blt.n	8015368 <_printf_float+0x128>
 8015362:	6863      	ldr	r3, [r4, #4]
 8015364:	4299      	cmp	r1, r3
 8015366:	dd41      	ble.n	80153ec <_printf_float+0x1ac>
 8015368:	f1aa 0a02 	sub.w	sl, sl, #2
 801536c:	fa5f fa8a 	uxtb.w	sl, sl
 8015370:	3901      	subs	r1, #1
 8015372:	4652      	mov	r2, sl
 8015374:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8015378:	9109      	str	r1, [sp, #36]	@ 0x24
 801537a:	f7ff ff28 	bl	80151ce <__exponent>
 801537e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8015380:	4681      	mov	r9, r0
 8015382:	1813      	adds	r3, r2, r0
 8015384:	2a01      	cmp	r2, #1
 8015386:	6123      	str	r3, [r4, #16]
 8015388:	dc02      	bgt.n	8015390 <_printf_float+0x150>
 801538a:	6822      	ldr	r2, [r4, #0]
 801538c:	07d2      	lsls	r2, r2, #31
 801538e:	d501      	bpl.n	8015394 <_printf_float+0x154>
 8015390:	3301      	adds	r3, #1
 8015392:	6123      	str	r3, [r4, #16]
 8015394:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8015398:	2b00      	cmp	r3, #0
 801539a:	d0a2      	beq.n	80152e2 <_printf_float+0xa2>
 801539c:	232d      	movs	r3, #45	@ 0x2d
 801539e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80153a2:	e79e      	b.n	80152e2 <_printf_float+0xa2>
 80153a4:	9a06      	ldr	r2, [sp, #24]
 80153a6:	2a47      	cmp	r2, #71	@ 0x47
 80153a8:	d1c2      	bne.n	8015330 <_printf_float+0xf0>
 80153aa:	2b00      	cmp	r3, #0
 80153ac:	d1c0      	bne.n	8015330 <_printf_float+0xf0>
 80153ae:	2301      	movs	r3, #1
 80153b0:	e7bd      	b.n	801532e <_printf_float+0xee>
 80153b2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80153b6:	d9db      	bls.n	8015370 <_printf_float+0x130>
 80153b8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80153bc:	d118      	bne.n	80153f0 <_printf_float+0x1b0>
 80153be:	2900      	cmp	r1, #0
 80153c0:	6863      	ldr	r3, [r4, #4]
 80153c2:	dd0b      	ble.n	80153dc <_printf_float+0x19c>
 80153c4:	6121      	str	r1, [r4, #16]
 80153c6:	b913      	cbnz	r3, 80153ce <_printf_float+0x18e>
 80153c8:	6822      	ldr	r2, [r4, #0]
 80153ca:	07d0      	lsls	r0, r2, #31
 80153cc:	d502      	bpl.n	80153d4 <_printf_float+0x194>
 80153ce:	3301      	adds	r3, #1
 80153d0:	440b      	add	r3, r1
 80153d2:	6123      	str	r3, [r4, #16]
 80153d4:	f04f 0900 	mov.w	r9, #0
 80153d8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80153da:	e7db      	b.n	8015394 <_printf_float+0x154>
 80153dc:	b913      	cbnz	r3, 80153e4 <_printf_float+0x1a4>
 80153de:	6822      	ldr	r2, [r4, #0]
 80153e0:	07d2      	lsls	r2, r2, #31
 80153e2:	d501      	bpl.n	80153e8 <_printf_float+0x1a8>
 80153e4:	3302      	adds	r3, #2
 80153e6:	e7f4      	b.n	80153d2 <_printf_float+0x192>
 80153e8:	2301      	movs	r3, #1
 80153ea:	e7f2      	b.n	80153d2 <_printf_float+0x192>
 80153ec:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80153f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80153f2:	4299      	cmp	r1, r3
 80153f4:	db05      	blt.n	8015402 <_printf_float+0x1c2>
 80153f6:	6823      	ldr	r3, [r4, #0]
 80153f8:	6121      	str	r1, [r4, #16]
 80153fa:	07d8      	lsls	r0, r3, #31
 80153fc:	d5ea      	bpl.n	80153d4 <_printf_float+0x194>
 80153fe:	1c4b      	adds	r3, r1, #1
 8015400:	e7e7      	b.n	80153d2 <_printf_float+0x192>
 8015402:	2900      	cmp	r1, #0
 8015404:	bfd4      	ite	le
 8015406:	f1c1 0202 	rsble	r2, r1, #2
 801540a:	2201      	movgt	r2, #1
 801540c:	4413      	add	r3, r2
 801540e:	e7e0      	b.n	80153d2 <_printf_float+0x192>
 8015410:	6823      	ldr	r3, [r4, #0]
 8015412:	055a      	lsls	r2, r3, #21
 8015414:	d407      	bmi.n	8015426 <_printf_float+0x1e6>
 8015416:	6923      	ldr	r3, [r4, #16]
 8015418:	4642      	mov	r2, r8
 801541a:	4631      	mov	r1, r6
 801541c:	4628      	mov	r0, r5
 801541e:	47b8      	blx	r7
 8015420:	3001      	adds	r0, #1
 8015422:	d12b      	bne.n	801547c <_printf_float+0x23c>
 8015424:	e767      	b.n	80152f6 <_printf_float+0xb6>
 8015426:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801542a:	f240 80dd 	bls.w	80155e8 <_printf_float+0x3a8>
 801542e:	2200      	movs	r2, #0
 8015430:	2300      	movs	r3, #0
 8015432:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8015436:	f7eb fc69 	bl	8000d0c <__aeabi_dcmpeq>
 801543a:	2800      	cmp	r0, #0
 801543c:	d033      	beq.n	80154a6 <_printf_float+0x266>
 801543e:	2301      	movs	r3, #1
 8015440:	4a36      	ldr	r2, [pc, #216]	@ (801551c <_printf_float+0x2dc>)
 8015442:	4631      	mov	r1, r6
 8015444:	4628      	mov	r0, r5
 8015446:	47b8      	blx	r7
 8015448:	3001      	adds	r0, #1
 801544a:	f43f af54 	beq.w	80152f6 <_printf_float+0xb6>
 801544e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8015452:	4543      	cmp	r3, r8
 8015454:	db02      	blt.n	801545c <_printf_float+0x21c>
 8015456:	6823      	ldr	r3, [r4, #0]
 8015458:	07d8      	lsls	r0, r3, #31
 801545a:	d50f      	bpl.n	801547c <_printf_float+0x23c>
 801545c:	4631      	mov	r1, r6
 801545e:	4628      	mov	r0, r5
 8015460:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015464:	47b8      	blx	r7
 8015466:	3001      	adds	r0, #1
 8015468:	f43f af45 	beq.w	80152f6 <_printf_float+0xb6>
 801546c:	f04f 0900 	mov.w	r9, #0
 8015470:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8015474:	f104 0a1a 	add.w	sl, r4, #26
 8015478:	45c8      	cmp	r8, r9
 801547a:	dc09      	bgt.n	8015490 <_printf_float+0x250>
 801547c:	6823      	ldr	r3, [r4, #0]
 801547e:	079b      	lsls	r3, r3, #30
 8015480:	f100 8103 	bmi.w	801568a <_printf_float+0x44a>
 8015484:	68e0      	ldr	r0, [r4, #12]
 8015486:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015488:	4298      	cmp	r0, r3
 801548a:	bfb8      	it	lt
 801548c:	4618      	movlt	r0, r3
 801548e:	e734      	b.n	80152fa <_printf_float+0xba>
 8015490:	2301      	movs	r3, #1
 8015492:	4652      	mov	r2, sl
 8015494:	4631      	mov	r1, r6
 8015496:	4628      	mov	r0, r5
 8015498:	47b8      	blx	r7
 801549a:	3001      	adds	r0, #1
 801549c:	f43f af2b 	beq.w	80152f6 <_printf_float+0xb6>
 80154a0:	f109 0901 	add.w	r9, r9, #1
 80154a4:	e7e8      	b.n	8015478 <_printf_float+0x238>
 80154a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80154a8:	2b00      	cmp	r3, #0
 80154aa:	dc39      	bgt.n	8015520 <_printf_float+0x2e0>
 80154ac:	2301      	movs	r3, #1
 80154ae:	4a1b      	ldr	r2, [pc, #108]	@ (801551c <_printf_float+0x2dc>)
 80154b0:	4631      	mov	r1, r6
 80154b2:	4628      	mov	r0, r5
 80154b4:	47b8      	blx	r7
 80154b6:	3001      	adds	r0, #1
 80154b8:	f43f af1d 	beq.w	80152f6 <_printf_float+0xb6>
 80154bc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80154c0:	ea59 0303 	orrs.w	r3, r9, r3
 80154c4:	d102      	bne.n	80154cc <_printf_float+0x28c>
 80154c6:	6823      	ldr	r3, [r4, #0]
 80154c8:	07d9      	lsls	r1, r3, #31
 80154ca:	d5d7      	bpl.n	801547c <_printf_float+0x23c>
 80154cc:	4631      	mov	r1, r6
 80154ce:	4628      	mov	r0, r5
 80154d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80154d4:	47b8      	blx	r7
 80154d6:	3001      	adds	r0, #1
 80154d8:	f43f af0d 	beq.w	80152f6 <_printf_float+0xb6>
 80154dc:	f04f 0a00 	mov.w	sl, #0
 80154e0:	f104 0b1a 	add.w	fp, r4, #26
 80154e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80154e6:	425b      	negs	r3, r3
 80154e8:	4553      	cmp	r3, sl
 80154ea:	dc01      	bgt.n	80154f0 <_printf_float+0x2b0>
 80154ec:	464b      	mov	r3, r9
 80154ee:	e793      	b.n	8015418 <_printf_float+0x1d8>
 80154f0:	2301      	movs	r3, #1
 80154f2:	465a      	mov	r2, fp
 80154f4:	4631      	mov	r1, r6
 80154f6:	4628      	mov	r0, r5
 80154f8:	47b8      	blx	r7
 80154fa:	3001      	adds	r0, #1
 80154fc:	f43f aefb 	beq.w	80152f6 <_printf_float+0xb6>
 8015500:	f10a 0a01 	add.w	sl, sl, #1
 8015504:	e7ee      	b.n	80154e4 <_printf_float+0x2a4>
 8015506:	bf00      	nop
 8015508:	7fefffff 	.word	0x7fefffff
 801550c:	0802e544 	.word	0x0802e544
 8015510:	0802e540 	.word	0x0802e540
 8015514:	0802e54c 	.word	0x0802e54c
 8015518:	0802e548 	.word	0x0802e548
 801551c:	0802e550 	.word	0x0802e550
 8015520:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8015522:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8015526:	4553      	cmp	r3, sl
 8015528:	bfa8      	it	ge
 801552a:	4653      	movge	r3, sl
 801552c:	2b00      	cmp	r3, #0
 801552e:	4699      	mov	r9, r3
 8015530:	dc36      	bgt.n	80155a0 <_printf_float+0x360>
 8015532:	f04f 0b00 	mov.w	fp, #0
 8015536:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801553a:	f104 021a 	add.w	r2, r4, #26
 801553e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8015540:	9306      	str	r3, [sp, #24]
 8015542:	eba3 0309 	sub.w	r3, r3, r9
 8015546:	455b      	cmp	r3, fp
 8015548:	dc31      	bgt.n	80155ae <_printf_float+0x36e>
 801554a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801554c:	459a      	cmp	sl, r3
 801554e:	dc3a      	bgt.n	80155c6 <_printf_float+0x386>
 8015550:	6823      	ldr	r3, [r4, #0]
 8015552:	07da      	lsls	r2, r3, #31
 8015554:	d437      	bmi.n	80155c6 <_printf_float+0x386>
 8015556:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015558:	ebaa 0903 	sub.w	r9, sl, r3
 801555c:	9b06      	ldr	r3, [sp, #24]
 801555e:	ebaa 0303 	sub.w	r3, sl, r3
 8015562:	4599      	cmp	r9, r3
 8015564:	bfa8      	it	ge
 8015566:	4699      	movge	r9, r3
 8015568:	f1b9 0f00 	cmp.w	r9, #0
 801556c:	dc33      	bgt.n	80155d6 <_printf_float+0x396>
 801556e:	f04f 0800 	mov.w	r8, #0
 8015572:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015576:	f104 0b1a 	add.w	fp, r4, #26
 801557a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801557c:	ebaa 0303 	sub.w	r3, sl, r3
 8015580:	eba3 0309 	sub.w	r3, r3, r9
 8015584:	4543      	cmp	r3, r8
 8015586:	f77f af79 	ble.w	801547c <_printf_float+0x23c>
 801558a:	2301      	movs	r3, #1
 801558c:	465a      	mov	r2, fp
 801558e:	4631      	mov	r1, r6
 8015590:	4628      	mov	r0, r5
 8015592:	47b8      	blx	r7
 8015594:	3001      	adds	r0, #1
 8015596:	f43f aeae 	beq.w	80152f6 <_printf_float+0xb6>
 801559a:	f108 0801 	add.w	r8, r8, #1
 801559e:	e7ec      	b.n	801557a <_printf_float+0x33a>
 80155a0:	4642      	mov	r2, r8
 80155a2:	4631      	mov	r1, r6
 80155a4:	4628      	mov	r0, r5
 80155a6:	47b8      	blx	r7
 80155a8:	3001      	adds	r0, #1
 80155aa:	d1c2      	bne.n	8015532 <_printf_float+0x2f2>
 80155ac:	e6a3      	b.n	80152f6 <_printf_float+0xb6>
 80155ae:	2301      	movs	r3, #1
 80155b0:	4631      	mov	r1, r6
 80155b2:	4628      	mov	r0, r5
 80155b4:	9206      	str	r2, [sp, #24]
 80155b6:	47b8      	blx	r7
 80155b8:	3001      	adds	r0, #1
 80155ba:	f43f ae9c 	beq.w	80152f6 <_printf_float+0xb6>
 80155be:	f10b 0b01 	add.w	fp, fp, #1
 80155c2:	9a06      	ldr	r2, [sp, #24]
 80155c4:	e7bb      	b.n	801553e <_printf_float+0x2fe>
 80155c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80155ca:	4631      	mov	r1, r6
 80155cc:	4628      	mov	r0, r5
 80155ce:	47b8      	blx	r7
 80155d0:	3001      	adds	r0, #1
 80155d2:	d1c0      	bne.n	8015556 <_printf_float+0x316>
 80155d4:	e68f      	b.n	80152f6 <_printf_float+0xb6>
 80155d6:	9a06      	ldr	r2, [sp, #24]
 80155d8:	464b      	mov	r3, r9
 80155da:	4631      	mov	r1, r6
 80155dc:	4628      	mov	r0, r5
 80155de:	4442      	add	r2, r8
 80155e0:	47b8      	blx	r7
 80155e2:	3001      	adds	r0, #1
 80155e4:	d1c3      	bne.n	801556e <_printf_float+0x32e>
 80155e6:	e686      	b.n	80152f6 <_printf_float+0xb6>
 80155e8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80155ec:	f1ba 0f01 	cmp.w	sl, #1
 80155f0:	dc01      	bgt.n	80155f6 <_printf_float+0x3b6>
 80155f2:	07db      	lsls	r3, r3, #31
 80155f4:	d536      	bpl.n	8015664 <_printf_float+0x424>
 80155f6:	2301      	movs	r3, #1
 80155f8:	4642      	mov	r2, r8
 80155fa:	4631      	mov	r1, r6
 80155fc:	4628      	mov	r0, r5
 80155fe:	47b8      	blx	r7
 8015600:	3001      	adds	r0, #1
 8015602:	f43f ae78 	beq.w	80152f6 <_printf_float+0xb6>
 8015606:	4631      	mov	r1, r6
 8015608:	4628      	mov	r0, r5
 801560a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801560e:	47b8      	blx	r7
 8015610:	3001      	adds	r0, #1
 8015612:	f43f ae70 	beq.w	80152f6 <_printf_float+0xb6>
 8015616:	2200      	movs	r2, #0
 8015618:	2300      	movs	r3, #0
 801561a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801561e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8015622:	f7eb fb73 	bl	8000d0c <__aeabi_dcmpeq>
 8015626:	b9c0      	cbnz	r0, 801565a <_printf_float+0x41a>
 8015628:	4653      	mov	r3, sl
 801562a:	f108 0201 	add.w	r2, r8, #1
 801562e:	4631      	mov	r1, r6
 8015630:	4628      	mov	r0, r5
 8015632:	47b8      	blx	r7
 8015634:	3001      	adds	r0, #1
 8015636:	d10c      	bne.n	8015652 <_printf_float+0x412>
 8015638:	e65d      	b.n	80152f6 <_printf_float+0xb6>
 801563a:	2301      	movs	r3, #1
 801563c:	465a      	mov	r2, fp
 801563e:	4631      	mov	r1, r6
 8015640:	4628      	mov	r0, r5
 8015642:	47b8      	blx	r7
 8015644:	3001      	adds	r0, #1
 8015646:	f43f ae56 	beq.w	80152f6 <_printf_float+0xb6>
 801564a:	f108 0801 	add.w	r8, r8, #1
 801564e:	45d0      	cmp	r8, sl
 8015650:	dbf3      	blt.n	801563a <_printf_float+0x3fa>
 8015652:	464b      	mov	r3, r9
 8015654:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8015658:	e6df      	b.n	801541a <_printf_float+0x1da>
 801565a:	f04f 0800 	mov.w	r8, #0
 801565e:	f104 0b1a 	add.w	fp, r4, #26
 8015662:	e7f4      	b.n	801564e <_printf_float+0x40e>
 8015664:	2301      	movs	r3, #1
 8015666:	4642      	mov	r2, r8
 8015668:	e7e1      	b.n	801562e <_printf_float+0x3ee>
 801566a:	2301      	movs	r3, #1
 801566c:	464a      	mov	r2, r9
 801566e:	4631      	mov	r1, r6
 8015670:	4628      	mov	r0, r5
 8015672:	47b8      	blx	r7
 8015674:	3001      	adds	r0, #1
 8015676:	f43f ae3e 	beq.w	80152f6 <_printf_float+0xb6>
 801567a:	f108 0801 	add.w	r8, r8, #1
 801567e:	68e3      	ldr	r3, [r4, #12]
 8015680:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8015682:	1a5b      	subs	r3, r3, r1
 8015684:	4543      	cmp	r3, r8
 8015686:	dcf0      	bgt.n	801566a <_printf_float+0x42a>
 8015688:	e6fc      	b.n	8015484 <_printf_float+0x244>
 801568a:	f04f 0800 	mov.w	r8, #0
 801568e:	f104 0919 	add.w	r9, r4, #25
 8015692:	e7f4      	b.n	801567e <_printf_float+0x43e>

08015694 <_printf_common>:
 8015694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015698:	4616      	mov	r6, r2
 801569a:	4698      	mov	r8, r3
 801569c:	688a      	ldr	r2, [r1, #8]
 801569e:	4607      	mov	r7, r0
 80156a0:	690b      	ldr	r3, [r1, #16]
 80156a2:	460c      	mov	r4, r1
 80156a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80156a8:	4293      	cmp	r3, r2
 80156aa:	bfb8      	it	lt
 80156ac:	4613      	movlt	r3, r2
 80156ae:	6033      	str	r3, [r6, #0]
 80156b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80156b4:	b10a      	cbz	r2, 80156ba <_printf_common+0x26>
 80156b6:	3301      	adds	r3, #1
 80156b8:	6033      	str	r3, [r6, #0]
 80156ba:	6823      	ldr	r3, [r4, #0]
 80156bc:	0699      	lsls	r1, r3, #26
 80156be:	bf42      	ittt	mi
 80156c0:	6833      	ldrmi	r3, [r6, #0]
 80156c2:	3302      	addmi	r3, #2
 80156c4:	6033      	strmi	r3, [r6, #0]
 80156c6:	6825      	ldr	r5, [r4, #0]
 80156c8:	f015 0506 	ands.w	r5, r5, #6
 80156cc:	d106      	bne.n	80156dc <_printf_common+0x48>
 80156ce:	f104 0a19 	add.w	sl, r4, #25
 80156d2:	68e3      	ldr	r3, [r4, #12]
 80156d4:	6832      	ldr	r2, [r6, #0]
 80156d6:	1a9b      	subs	r3, r3, r2
 80156d8:	42ab      	cmp	r3, r5
 80156da:	dc2b      	bgt.n	8015734 <_printf_common+0xa0>
 80156dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80156e0:	6822      	ldr	r2, [r4, #0]
 80156e2:	3b00      	subs	r3, #0
 80156e4:	bf18      	it	ne
 80156e6:	2301      	movne	r3, #1
 80156e8:	0692      	lsls	r2, r2, #26
 80156ea:	d430      	bmi.n	801574e <_printf_common+0xba>
 80156ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80156f0:	4641      	mov	r1, r8
 80156f2:	4638      	mov	r0, r7
 80156f4:	47c8      	blx	r9
 80156f6:	3001      	adds	r0, #1
 80156f8:	d023      	beq.n	8015742 <_printf_common+0xae>
 80156fa:	6823      	ldr	r3, [r4, #0]
 80156fc:	341a      	adds	r4, #26
 80156fe:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8015702:	f003 0306 	and.w	r3, r3, #6
 8015706:	2b04      	cmp	r3, #4
 8015708:	bf0a      	itet	eq
 801570a:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 801570e:	2500      	movne	r5, #0
 8015710:	6833      	ldreq	r3, [r6, #0]
 8015712:	f04f 0600 	mov.w	r6, #0
 8015716:	bf08      	it	eq
 8015718:	1aed      	subeq	r5, r5, r3
 801571a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 801571e:	bf08      	it	eq
 8015720:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015724:	4293      	cmp	r3, r2
 8015726:	bfc4      	itt	gt
 8015728:	1a9b      	subgt	r3, r3, r2
 801572a:	18ed      	addgt	r5, r5, r3
 801572c:	42b5      	cmp	r5, r6
 801572e:	d11a      	bne.n	8015766 <_printf_common+0xd2>
 8015730:	2000      	movs	r0, #0
 8015732:	e008      	b.n	8015746 <_printf_common+0xb2>
 8015734:	2301      	movs	r3, #1
 8015736:	4652      	mov	r2, sl
 8015738:	4641      	mov	r1, r8
 801573a:	4638      	mov	r0, r7
 801573c:	47c8      	blx	r9
 801573e:	3001      	adds	r0, #1
 8015740:	d103      	bne.n	801574a <_printf_common+0xb6>
 8015742:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801574a:	3501      	adds	r5, #1
 801574c:	e7c1      	b.n	80156d2 <_printf_common+0x3e>
 801574e:	18e1      	adds	r1, r4, r3
 8015750:	1c5a      	adds	r2, r3, #1
 8015752:	2030      	movs	r0, #48	@ 0x30
 8015754:	3302      	adds	r3, #2
 8015756:	4422      	add	r2, r4
 8015758:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801575c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8015760:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8015764:	e7c2      	b.n	80156ec <_printf_common+0x58>
 8015766:	2301      	movs	r3, #1
 8015768:	4622      	mov	r2, r4
 801576a:	4641      	mov	r1, r8
 801576c:	4638      	mov	r0, r7
 801576e:	47c8      	blx	r9
 8015770:	3001      	adds	r0, #1
 8015772:	d0e6      	beq.n	8015742 <_printf_common+0xae>
 8015774:	3601      	adds	r6, #1
 8015776:	e7d9      	b.n	801572c <_printf_common+0x98>

08015778 <_printf_i>:
 8015778:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801577c:	7e0f      	ldrb	r7, [r1, #24]
 801577e:	4691      	mov	r9, r2
 8015780:	4680      	mov	r8, r0
 8015782:	460c      	mov	r4, r1
 8015784:	2f78      	cmp	r7, #120	@ 0x78
 8015786:	469a      	mov	sl, r3
 8015788:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801578a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801578e:	d807      	bhi.n	80157a0 <_printf_i+0x28>
 8015790:	2f62      	cmp	r7, #98	@ 0x62
 8015792:	d80a      	bhi.n	80157aa <_printf_i+0x32>
 8015794:	2f00      	cmp	r7, #0
 8015796:	f000 80d1 	beq.w	801593c <_printf_i+0x1c4>
 801579a:	2f58      	cmp	r7, #88	@ 0x58
 801579c:	f000 80b8 	beq.w	8015910 <_printf_i+0x198>
 80157a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80157a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80157a8:	e03a      	b.n	8015820 <_printf_i+0xa8>
 80157aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80157ae:	2b15      	cmp	r3, #21
 80157b0:	d8f6      	bhi.n	80157a0 <_printf_i+0x28>
 80157b2:	a101      	add	r1, pc, #4	@ (adr r1, 80157b8 <_printf_i+0x40>)
 80157b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80157b8:	08015811 	.word	0x08015811
 80157bc:	08015825 	.word	0x08015825
 80157c0:	080157a1 	.word	0x080157a1
 80157c4:	080157a1 	.word	0x080157a1
 80157c8:	080157a1 	.word	0x080157a1
 80157cc:	080157a1 	.word	0x080157a1
 80157d0:	08015825 	.word	0x08015825
 80157d4:	080157a1 	.word	0x080157a1
 80157d8:	080157a1 	.word	0x080157a1
 80157dc:	080157a1 	.word	0x080157a1
 80157e0:	080157a1 	.word	0x080157a1
 80157e4:	08015923 	.word	0x08015923
 80157e8:	0801584f 	.word	0x0801584f
 80157ec:	080158dd 	.word	0x080158dd
 80157f0:	080157a1 	.word	0x080157a1
 80157f4:	080157a1 	.word	0x080157a1
 80157f8:	08015945 	.word	0x08015945
 80157fc:	080157a1 	.word	0x080157a1
 8015800:	0801584f 	.word	0x0801584f
 8015804:	080157a1 	.word	0x080157a1
 8015808:	080157a1 	.word	0x080157a1
 801580c:	080158e5 	.word	0x080158e5
 8015810:	6833      	ldr	r3, [r6, #0]
 8015812:	1d1a      	adds	r2, r3, #4
 8015814:	681b      	ldr	r3, [r3, #0]
 8015816:	6032      	str	r2, [r6, #0]
 8015818:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801581c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8015820:	2301      	movs	r3, #1
 8015822:	e09c      	b.n	801595e <_printf_i+0x1e6>
 8015824:	6833      	ldr	r3, [r6, #0]
 8015826:	6820      	ldr	r0, [r4, #0]
 8015828:	1d19      	adds	r1, r3, #4
 801582a:	6031      	str	r1, [r6, #0]
 801582c:	0606      	lsls	r6, r0, #24
 801582e:	d501      	bpl.n	8015834 <_printf_i+0xbc>
 8015830:	681d      	ldr	r5, [r3, #0]
 8015832:	e003      	b.n	801583c <_printf_i+0xc4>
 8015834:	0645      	lsls	r5, r0, #25
 8015836:	d5fb      	bpl.n	8015830 <_printf_i+0xb8>
 8015838:	f9b3 5000 	ldrsh.w	r5, [r3]
 801583c:	2d00      	cmp	r5, #0
 801583e:	da03      	bge.n	8015848 <_printf_i+0xd0>
 8015840:	232d      	movs	r3, #45	@ 0x2d
 8015842:	426d      	negs	r5, r5
 8015844:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015848:	4858      	ldr	r0, [pc, #352]	@ (80159ac <_printf_i+0x234>)
 801584a:	230a      	movs	r3, #10
 801584c:	e011      	b.n	8015872 <_printf_i+0xfa>
 801584e:	6821      	ldr	r1, [r4, #0]
 8015850:	6833      	ldr	r3, [r6, #0]
 8015852:	0608      	lsls	r0, r1, #24
 8015854:	f853 5b04 	ldr.w	r5, [r3], #4
 8015858:	d402      	bmi.n	8015860 <_printf_i+0xe8>
 801585a:	0649      	lsls	r1, r1, #25
 801585c:	bf48      	it	mi
 801585e:	b2ad      	uxthmi	r5, r5
 8015860:	2f6f      	cmp	r7, #111	@ 0x6f
 8015862:	6033      	str	r3, [r6, #0]
 8015864:	4851      	ldr	r0, [pc, #324]	@ (80159ac <_printf_i+0x234>)
 8015866:	bf14      	ite	ne
 8015868:	230a      	movne	r3, #10
 801586a:	2308      	moveq	r3, #8
 801586c:	2100      	movs	r1, #0
 801586e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8015872:	6866      	ldr	r6, [r4, #4]
 8015874:	2e00      	cmp	r6, #0
 8015876:	60a6      	str	r6, [r4, #8]
 8015878:	db05      	blt.n	8015886 <_printf_i+0x10e>
 801587a:	6821      	ldr	r1, [r4, #0]
 801587c:	432e      	orrs	r6, r5
 801587e:	f021 0104 	bic.w	r1, r1, #4
 8015882:	6021      	str	r1, [r4, #0]
 8015884:	d04b      	beq.n	801591e <_printf_i+0x1a6>
 8015886:	4616      	mov	r6, r2
 8015888:	fbb5 f1f3 	udiv	r1, r5, r3
 801588c:	fb03 5711 	mls	r7, r3, r1, r5
 8015890:	5dc7      	ldrb	r7, [r0, r7]
 8015892:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8015896:	462f      	mov	r7, r5
 8015898:	460d      	mov	r5, r1
 801589a:	42bb      	cmp	r3, r7
 801589c:	d9f4      	bls.n	8015888 <_printf_i+0x110>
 801589e:	2b08      	cmp	r3, #8
 80158a0:	d10b      	bne.n	80158ba <_printf_i+0x142>
 80158a2:	6823      	ldr	r3, [r4, #0]
 80158a4:	07df      	lsls	r7, r3, #31
 80158a6:	d508      	bpl.n	80158ba <_printf_i+0x142>
 80158a8:	6923      	ldr	r3, [r4, #16]
 80158aa:	6861      	ldr	r1, [r4, #4]
 80158ac:	4299      	cmp	r1, r3
 80158ae:	bfde      	ittt	le
 80158b0:	2330      	movle	r3, #48	@ 0x30
 80158b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80158b6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80158ba:	1b92      	subs	r2, r2, r6
 80158bc:	6122      	str	r2, [r4, #16]
 80158be:	464b      	mov	r3, r9
 80158c0:	aa03      	add	r2, sp, #12
 80158c2:	4621      	mov	r1, r4
 80158c4:	4640      	mov	r0, r8
 80158c6:	f8cd a000 	str.w	sl, [sp]
 80158ca:	f7ff fee3 	bl	8015694 <_printf_common>
 80158ce:	3001      	adds	r0, #1
 80158d0:	d14a      	bne.n	8015968 <_printf_i+0x1f0>
 80158d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80158d6:	b004      	add	sp, #16
 80158d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80158dc:	6823      	ldr	r3, [r4, #0]
 80158de:	f043 0320 	orr.w	r3, r3, #32
 80158e2:	6023      	str	r3, [r4, #0]
 80158e4:	2778      	movs	r7, #120	@ 0x78
 80158e6:	4832      	ldr	r0, [pc, #200]	@ (80159b0 <_printf_i+0x238>)
 80158e8:	6823      	ldr	r3, [r4, #0]
 80158ea:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80158ee:	061f      	lsls	r7, r3, #24
 80158f0:	6831      	ldr	r1, [r6, #0]
 80158f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80158f6:	d402      	bmi.n	80158fe <_printf_i+0x186>
 80158f8:	065f      	lsls	r7, r3, #25
 80158fa:	bf48      	it	mi
 80158fc:	b2ad      	uxthmi	r5, r5
 80158fe:	6031      	str	r1, [r6, #0]
 8015900:	07d9      	lsls	r1, r3, #31
 8015902:	bf44      	itt	mi
 8015904:	f043 0320 	orrmi.w	r3, r3, #32
 8015908:	6023      	strmi	r3, [r4, #0]
 801590a:	b11d      	cbz	r5, 8015914 <_printf_i+0x19c>
 801590c:	2310      	movs	r3, #16
 801590e:	e7ad      	b.n	801586c <_printf_i+0xf4>
 8015910:	4826      	ldr	r0, [pc, #152]	@ (80159ac <_printf_i+0x234>)
 8015912:	e7e9      	b.n	80158e8 <_printf_i+0x170>
 8015914:	6823      	ldr	r3, [r4, #0]
 8015916:	f023 0320 	bic.w	r3, r3, #32
 801591a:	6023      	str	r3, [r4, #0]
 801591c:	e7f6      	b.n	801590c <_printf_i+0x194>
 801591e:	4616      	mov	r6, r2
 8015920:	e7bd      	b.n	801589e <_printf_i+0x126>
 8015922:	6833      	ldr	r3, [r6, #0]
 8015924:	6825      	ldr	r5, [r4, #0]
 8015926:	1d18      	adds	r0, r3, #4
 8015928:	6961      	ldr	r1, [r4, #20]
 801592a:	6030      	str	r0, [r6, #0]
 801592c:	062e      	lsls	r6, r5, #24
 801592e:	681b      	ldr	r3, [r3, #0]
 8015930:	d501      	bpl.n	8015936 <_printf_i+0x1be>
 8015932:	6019      	str	r1, [r3, #0]
 8015934:	e002      	b.n	801593c <_printf_i+0x1c4>
 8015936:	0668      	lsls	r0, r5, #25
 8015938:	d5fb      	bpl.n	8015932 <_printf_i+0x1ba>
 801593a:	8019      	strh	r1, [r3, #0]
 801593c:	2300      	movs	r3, #0
 801593e:	4616      	mov	r6, r2
 8015940:	6123      	str	r3, [r4, #16]
 8015942:	e7bc      	b.n	80158be <_printf_i+0x146>
 8015944:	6833      	ldr	r3, [r6, #0]
 8015946:	2100      	movs	r1, #0
 8015948:	1d1a      	adds	r2, r3, #4
 801594a:	6032      	str	r2, [r6, #0]
 801594c:	681e      	ldr	r6, [r3, #0]
 801594e:	6862      	ldr	r2, [r4, #4]
 8015950:	4630      	mov	r0, r6
 8015952:	f000 fb9a 	bl	801608a <memchr>
 8015956:	b108      	cbz	r0, 801595c <_printf_i+0x1e4>
 8015958:	1b80      	subs	r0, r0, r6
 801595a:	6060      	str	r0, [r4, #4]
 801595c:	6863      	ldr	r3, [r4, #4]
 801595e:	6123      	str	r3, [r4, #16]
 8015960:	2300      	movs	r3, #0
 8015962:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015966:	e7aa      	b.n	80158be <_printf_i+0x146>
 8015968:	6923      	ldr	r3, [r4, #16]
 801596a:	4632      	mov	r2, r6
 801596c:	4649      	mov	r1, r9
 801596e:	4640      	mov	r0, r8
 8015970:	47d0      	blx	sl
 8015972:	3001      	adds	r0, #1
 8015974:	d0ad      	beq.n	80158d2 <_printf_i+0x15a>
 8015976:	6823      	ldr	r3, [r4, #0]
 8015978:	079b      	lsls	r3, r3, #30
 801597a:	d413      	bmi.n	80159a4 <_printf_i+0x22c>
 801597c:	68e0      	ldr	r0, [r4, #12]
 801597e:	9b03      	ldr	r3, [sp, #12]
 8015980:	4298      	cmp	r0, r3
 8015982:	bfb8      	it	lt
 8015984:	4618      	movlt	r0, r3
 8015986:	e7a6      	b.n	80158d6 <_printf_i+0x15e>
 8015988:	2301      	movs	r3, #1
 801598a:	4632      	mov	r2, r6
 801598c:	4649      	mov	r1, r9
 801598e:	4640      	mov	r0, r8
 8015990:	47d0      	blx	sl
 8015992:	3001      	adds	r0, #1
 8015994:	d09d      	beq.n	80158d2 <_printf_i+0x15a>
 8015996:	3501      	adds	r5, #1
 8015998:	68e3      	ldr	r3, [r4, #12]
 801599a:	9903      	ldr	r1, [sp, #12]
 801599c:	1a5b      	subs	r3, r3, r1
 801599e:	42ab      	cmp	r3, r5
 80159a0:	dcf2      	bgt.n	8015988 <_printf_i+0x210>
 80159a2:	e7eb      	b.n	801597c <_printf_i+0x204>
 80159a4:	2500      	movs	r5, #0
 80159a6:	f104 0619 	add.w	r6, r4, #25
 80159aa:	e7f5      	b.n	8015998 <_printf_i+0x220>
 80159ac:	0802e552 	.word	0x0802e552
 80159b0:	0802e563 	.word	0x0802e563

080159b4 <__sflush_r>:
 80159b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80159b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80159bc:	0716      	lsls	r6, r2, #28
 80159be:	4605      	mov	r5, r0
 80159c0:	460c      	mov	r4, r1
 80159c2:	d454      	bmi.n	8015a6e <__sflush_r+0xba>
 80159c4:	684b      	ldr	r3, [r1, #4]
 80159c6:	2b00      	cmp	r3, #0
 80159c8:	dc02      	bgt.n	80159d0 <__sflush_r+0x1c>
 80159ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80159cc:	2b00      	cmp	r3, #0
 80159ce:	dd48      	ble.n	8015a62 <__sflush_r+0xae>
 80159d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80159d2:	2e00      	cmp	r6, #0
 80159d4:	d045      	beq.n	8015a62 <__sflush_r+0xae>
 80159d6:	2300      	movs	r3, #0
 80159d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80159dc:	682f      	ldr	r7, [r5, #0]
 80159de:	6a21      	ldr	r1, [r4, #32]
 80159e0:	602b      	str	r3, [r5, #0]
 80159e2:	d030      	beq.n	8015a46 <__sflush_r+0x92>
 80159e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80159e6:	89a3      	ldrh	r3, [r4, #12]
 80159e8:	0759      	lsls	r1, r3, #29
 80159ea:	d505      	bpl.n	80159f8 <__sflush_r+0x44>
 80159ec:	6863      	ldr	r3, [r4, #4]
 80159ee:	1ad2      	subs	r2, r2, r3
 80159f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80159f2:	b10b      	cbz	r3, 80159f8 <__sflush_r+0x44>
 80159f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80159f6:	1ad2      	subs	r2, r2, r3
 80159f8:	2300      	movs	r3, #0
 80159fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80159fc:	6a21      	ldr	r1, [r4, #32]
 80159fe:	4628      	mov	r0, r5
 8015a00:	47b0      	blx	r6
 8015a02:	1c43      	adds	r3, r0, #1
 8015a04:	89a3      	ldrh	r3, [r4, #12]
 8015a06:	d106      	bne.n	8015a16 <__sflush_r+0x62>
 8015a08:	6829      	ldr	r1, [r5, #0]
 8015a0a:	291d      	cmp	r1, #29
 8015a0c:	d82b      	bhi.n	8015a66 <__sflush_r+0xb2>
 8015a0e:	4a2a      	ldr	r2, [pc, #168]	@ (8015ab8 <__sflush_r+0x104>)
 8015a10:	40ca      	lsrs	r2, r1
 8015a12:	07d6      	lsls	r6, r2, #31
 8015a14:	d527      	bpl.n	8015a66 <__sflush_r+0xb2>
 8015a16:	2200      	movs	r2, #0
 8015a18:	04d9      	lsls	r1, r3, #19
 8015a1a:	6062      	str	r2, [r4, #4]
 8015a1c:	6922      	ldr	r2, [r4, #16]
 8015a1e:	6022      	str	r2, [r4, #0]
 8015a20:	d504      	bpl.n	8015a2c <__sflush_r+0x78>
 8015a22:	1c42      	adds	r2, r0, #1
 8015a24:	d101      	bne.n	8015a2a <__sflush_r+0x76>
 8015a26:	682b      	ldr	r3, [r5, #0]
 8015a28:	b903      	cbnz	r3, 8015a2c <__sflush_r+0x78>
 8015a2a:	6560      	str	r0, [r4, #84]	@ 0x54
 8015a2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015a2e:	602f      	str	r7, [r5, #0]
 8015a30:	b1b9      	cbz	r1, 8015a62 <__sflush_r+0xae>
 8015a32:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015a36:	4299      	cmp	r1, r3
 8015a38:	d002      	beq.n	8015a40 <__sflush_r+0x8c>
 8015a3a:	4628      	mov	r0, r5
 8015a3c:	f001 f9a2 	bl	8016d84 <_free_r>
 8015a40:	2300      	movs	r3, #0
 8015a42:	6363      	str	r3, [r4, #52]	@ 0x34
 8015a44:	e00d      	b.n	8015a62 <__sflush_r+0xae>
 8015a46:	2301      	movs	r3, #1
 8015a48:	4628      	mov	r0, r5
 8015a4a:	47b0      	blx	r6
 8015a4c:	4602      	mov	r2, r0
 8015a4e:	1c50      	adds	r0, r2, #1
 8015a50:	d1c9      	bne.n	80159e6 <__sflush_r+0x32>
 8015a52:	682b      	ldr	r3, [r5, #0]
 8015a54:	2b00      	cmp	r3, #0
 8015a56:	d0c6      	beq.n	80159e6 <__sflush_r+0x32>
 8015a58:	2b1d      	cmp	r3, #29
 8015a5a:	d001      	beq.n	8015a60 <__sflush_r+0xac>
 8015a5c:	2b16      	cmp	r3, #22
 8015a5e:	d11d      	bne.n	8015a9c <__sflush_r+0xe8>
 8015a60:	602f      	str	r7, [r5, #0]
 8015a62:	2000      	movs	r0, #0
 8015a64:	e021      	b.n	8015aaa <__sflush_r+0xf6>
 8015a66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015a6a:	b21b      	sxth	r3, r3
 8015a6c:	e01a      	b.n	8015aa4 <__sflush_r+0xf0>
 8015a6e:	690f      	ldr	r7, [r1, #16]
 8015a70:	2f00      	cmp	r7, #0
 8015a72:	d0f6      	beq.n	8015a62 <__sflush_r+0xae>
 8015a74:	0793      	lsls	r3, r2, #30
 8015a76:	680e      	ldr	r6, [r1, #0]
 8015a78:	600f      	str	r7, [r1, #0]
 8015a7a:	bf0c      	ite	eq
 8015a7c:	694b      	ldreq	r3, [r1, #20]
 8015a7e:	2300      	movne	r3, #0
 8015a80:	eba6 0807 	sub.w	r8, r6, r7
 8015a84:	608b      	str	r3, [r1, #8]
 8015a86:	f1b8 0f00 	cmp.w	r8, #0
 8015a8a:	ddea      	ble.n	8015a62 <__sflush_r+0xae>
 8015a8c:	4643      	mov	r3, r8
 8015a8e:	463a      	mov	r2, r7
 8015a90:	6a21      	ldr	r1, [r4, #32]
 8015a92:	4628      	mov	r0, r5
 8015a94:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8015a96:	47b0      	blx	r6
 8015a98:	2800      	cmp	r0, #0
 8015a9a:	dc08      	bgt.n	8015aae <__sflush_r+0xfa>
 8015a9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015aa0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015aa4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015aa8:	81a3      	strh	r3, [r4, #12]
 8015aaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015aae:	4407      	add	r7, r0
 8015ab0:	eba8 0800 	sub.w	r8, r8, r0
 8015ab4:	e7e7      	b.n	8015a86 <__sflush_r+0xd2>
 8015ab6:	bf00      	nop
 8015ab8:	20400001 	.word	0x20400001

08015abc <_fflush_r>:
 8015abc:	b538      	push	{r3, r4, r5, lr}
 8015abe:	690b      	ldr	r3, [r1, #16]
 8015ac0:	4605      	mov	r5, r0
 8015ac2:	460c      	mov	r4, r1
 8015ac4:	b913      	cbnz	r3, 8015acc <_fflush_r+0x10>
 8015ac6:	2500      	movs	r5, #0
 8015ac8:	4628      	mov	r0, r5
 8015aca:	bd38      	pop	{r3, r4, r5, pc}
 8015acc:	b118      	cbz	r0, 8015ad6 <_fflush_r+0x1a>
 8015ace:	6a03      	ldr	r3, [r0, #32]
 8015ad0:	b90b      	cbnz	r3, 8015ad6 <_fflush_r+0x1a>
 8015ad2:	f000 f8a7 	bl	8015c24 <__sinit>
 8015ad6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015ada:	2b00      	cmp	r3, #0
 8015adc:	d0f3      	beq.n	8015ac6 <_fflush_r+0xa>
 8015ade:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015ae0:	07d0      	lsls	r0, r2, #31
 8015ae2:	d404      	bmi.n	8015aee <_fflush_r+0x32>
 8015ae4:	0599      	lsls	r1, r3, #22
 8015ae6:	d402      	bmi.n	8015aee <_fflush_r+0x32>
 8015ae8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015aea:	f000 facc 	bl	8016086 <__retarget_lock_acquire_recursive>
 8015aee:	4628      	mov	r0, r5
 8015af0:	4621      	mov	r1, r4
 8015af2:	f7ff ff5f 	bl	80159b4 <__sflush_r>
 8015af6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015af8:	4605      	mov	r5, r0
 8015afa:	07da      	lsls	r2, r3, #31
 8015afc:	d4e4      	bmi.n	8015ac8 <_fflush_r+0xc>
 8015afe:	89a3      	ldrh	r3, [r4, #12]
 8015b00:	059b      	lsls	r3, r3, #22
 8015b02:	d4e1      	bmi.n	8015ac8 <_fflush_r+0xc>
 8015b04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015b06:	f000 fabf 	bl	8016088 <__retarget_lock_release_recursive>
 8015b0a:	e7dd      	b.n	8015ac8 <_fflush_r+0xc>

08015b0c <std>:
 8015b0c:	2300      	movs	r3, #0
 8015b0e:	b510      	push	{r4, lr}
 8015b10:	4604      	mov	r4, r0
 8015b12:	6083      	str	r3, [r0, #8]
 8015b14:	8181      	strh	r1, [r0, #12]
 8015b16:	4619      	mov	r1, r3
 8015b18:	6643      	str	r3, [r0, #100]	@ 0x64
 8015b1a:	81c2      	strh	r2, [r0, #14]
 8015b1c:	2208      	movs	r2, #8
 8015b1e:	6183      	str	r3, [r0, #24]
 8015b20:	e9c0 3300 	strd	r3, r3, [r0]
 8015b24:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015b28:	305c      	adds	r0, #92	@ 0x5c
 8015b2a:	f000 fa2f 	bl	8015f8c <memset>
 8015b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8015b64 <std+0x58>)
 8015b30:	6224      	str	r4, [r4, #32]
 8015b32:	6263      	str	r3, [r4, #36]	@ 0x24
 8015b34:	4b0c      	ldr	r3, [pc, #48]	@ (8015b68 <std+0x5c>)
 8015b36:	62a3      	str	r3, [r4, #40]	@ 0x28
 8015b38:	4b0c      	ldr	r3, [pc, #48]	@ (8015b6c <std+0x60>)
 8015b3a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8015b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8015b70 <std+0x64>)
 8015b3e:	6323      	str	r3, [r4, #48]	@ 0x30
 8015b40:	4b0c      	ldr	r3, [pc, #48]	@ (8015b74 <std+0x68>)
 8015b42:	429c      	cmp	r4, r3
 8015b44:	d006      	beq.n	8015b54 <std+0x48>
 8015b46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8015b4a:	4294      	cmp	r4, r2
 8015b4c:	d002      	beq.n	8015b54 <std+0x48>
 8015b4e:	33d0      	adds	r3, #208	@ 0xd0
 8015b50:	429c      	cmp	r4, r3
 8015b52:	d105      	bne.n	8015b60 <std+0x54>
 8015b54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8015b58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015b5c:	f000 ba92 	b.w	8016084 <__retarget_lock_init_recursive>
 8015b60:	bd10      	pop	{r4, pc}
 8015b62:	bf00      	nop
 8015b64:	08015ddd 	.word	0x08015ddd
 8015b68:	08015dff 	.word	0x08015dff
 8015b6c:	08015e37 	.word	0x08015e37
 8015b70:	08015e5b 	.word	0x08015e5b
 8015b74:	2000a9e4 	.word	0x2000a9e4

08015b78 <stdio_exit_handler>:
 8015b78:	4a02      	ldr	r2, [pc, #8]	@ (8015b84 <stdio_exit_handler+0xc>)
 8015b7a:	4903      	ldr	r1, [pc, #12]	@ (8015b88 <stdio_exit_handler+0x10>)
 8015b7c:	4803      	ldr	r0, [pc, #12]	@ (8015b8c <stdio_exit_handler+0x14>)
 8015b7e:	f000 b869 	b.w	8015c54 <_fwalk_sglue>
 8015b82:	bf00      	nop
 8015b84:	20000018 	.word	0x20000018
 8015b88:	08015abd 	.word	0x08015abd
 8015b8c:	20000028 	.word	0x20000028

08015b90 <cleanup_stdio>:
 8015b90:	6841      	ldr	r1, [r0, #4]
 8015b92:	4b0c      	ldr	r3, [pc, #48]	@ (8015bc4 <cleanup_stdio+0x34>)
 8015b94:	4299      	cmp	r1, r3
 8015b96:	b510      	push	{r4, lr}
 8015b98:	4604      	mov	r4, r0
 8015b9a:	d001      	beq.n	8015ba0 <cleanup_stdio+0x10>
 8015b9c:	f7ff ff8e 	bl	8015abc <_fflush_r>
 8015ba0:	68a1      	ldr	r1, [r4, #8]
 8015ba2:	4b09      	ldr	r3, [pc, #36]	@ (8015bc8 <cleanup_stdio+0x38>)
 8015ba4:	4299      	cmp	r1, r3
 8015ba6:	d002      	beq.n	8015bae <cleanup_stdio+0x1e>
 8015ba8:	4620      	mov	r0, r4
 8015baa:	f7ff ff87 	bl	8015abc <_fflush_r>
 8015bae:	68e1      	ldr	r1, [r4, #12]
 8015bb0:	4b06      	ldr	r3, [pc, #24]	@ (8015bcc <cleanup_stdio+0x3c>)
 8015bb2:	4299      	cmp	r1, r3
 8015bb4:	d004      	beq.n	8015bc0 <cleanup_stdio+0x30>
 8015bb6:	4620      	mov	r0, r4
 8015bb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015bbc:	f7ff bf7e 	b.w	8015abc <_fflush_r>
 8015bc0:	bd10      	pop	{r4, pc}
 8015bc2:	bf00      	nop
 8015bc4:	2000a9e4 	.word	0x2000a9e4
 8015bc8:	2000aa4c 	.word	0x2000aa4c
 8015bcc:	2000aab4 	.word	0x2000aab4

08015bd0 <global_stdio_init.part.0>:
 8015bd0:	b510      	push	{r4, lr}
 8015bd2:	4b0b      	ldr	r3, [pc, #44]	@ (8015c00 <global_stdio_init.part.0+0x30>)
 8015bd4:	2104      	movs	r1, #4
 8015bd6:	4c0b      	ldr	r4, [pc, #44]	@ (8015c04 <global_stdio_init.part.0+0x34>)
 8015bd8:	4a0b      	ldr	r2, [pc, #44]	@ (8015c08 <global_stdio_init.part.0+0x38>)
 8015bda:	4620      	mov	r0, r4
 8015bdc:	601a      	str	r2, [r3, #0]
 8015bde:	2200      	movs	r2, #0
 8015be0:	f7ff ff94 	bl	8015b0c <std>
 8015be4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8015be8:	2201      	movs	r2, #1
 8015bea:	2109      	movs	r1, #9
 8015bec:	f7ff ff8e 	bl	8015b0c <std>
 8015bf0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8015bf4:	2202      	movs	r2, #2
 8015bf6:	2112      	movs	r1, #18
 8015bf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015bfc:	f7ff bf86 	b.w	8015b0c <std>
 8015c00:	2000ab1c 	.word	0x2000ab1c
 8015c04:	2000a9e4 	.word	0x2000a9e4
 8015c08:	08015b79 	.word	0x08015b79

08015c0c <__sfp_lock_acquire>:
 8015c0c:	4801      	ldr	r0, [pc, #4]	@ (8015c14 <__sfp_lock_acquire+0x8>)
 8015c0e:	f000 ba3a 	b.w	8016086 <__retarget_lock_acquire_recursive>
 8015c12:	bf00      	nop
 8015c14:	2000ab25 	.word	0x2000ab25

08015c18 <__sfp_lock_release>:
 8015c18:	4801      	ldr	r0, [pc, #4]	@ (8015c20 <__sfp_lock_release+0x8>)
 8015c1a:	f000 ba35 	b.w	8016088 <__retarget_lock_release_recursive>
 8015c1e:	bf00      	nop
 8015c20:	2000ab25 	.word	0x2000ab25

08015c24 <__sinit>:
 8015c24:	b510      	push	{r4, lr}
 8015c26:	4604      	mov	r4, r0
 8015c28:	f7ff fff0 	bl	8015c0c <__sfp_lock_acquire>
 8015c2c:	6a23      	ldr	r3, [r4, #32]
 8015c2e:	b11b      	cbz	r3, 8015c38 <__sinit+0x14>
 8015c30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015c34:	f7ff bff0 	b.w	8015c18 <__sfp_lock_release>
 8015c38:	4b04      	ldr	r3, [pc, #16]	@ (8015c4c <__sinit+0x28>)
 8015c3a:	6223      	str	r3, [r4, #32]
 8015c3c:	4b04      	ldr	r3, [pc, #16]	@ (8015c50 <__sinit+0x2c>)
 8015c3e:	681b      	ldr	r3, [r3, #0]
 8015c40:	2b00      	cmp	r3, #0
 8015c42:	d1f5      	bne.n	8015c30 <__sinit+0xc>
 8015c44:	f7ff ffc4 	bl	8015bd0 <global_stdio_init.part.0>
 8015c48:	e7f2      	b.n	8015c30 <__sinit+0xc>
 8015c4a:	bf00      	nop
 8015c4c:	08015b91 	.word	0x08015b91
 8015c50:	2000ab1c 	.word	0x2000ab1c

08015c54 <_fwalk_sglue>:
 8015c54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015c58:	4607      	mov	r7, r0
 8015c5a:	4688      	mov	r8, r1
 8015c5c:	4614      	mov	r4, r2
 8015c5e:	2600      	movs	r6, #0
 8015c60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015c64:	f1b9 0901 	subs.w	r9, r9, #1
 8015c68:	d505      	bpl.n	8015c76 <_fwalk_sglue+0x22>
 8015c6a:	6824      	ldr	r4, [r4, #0]
 8015c6c:	2c00      	cmp	r4, #0
 8015c6e:	d1f7      	bne.n	8015c60 <_fwalk_sglue+0xc>
 8015c70:	4630      	mov	r0, r6
 8015c72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015c76:	89ab      	ldrh	r3, [r5, #12]
 8015c78:	2b01      	cmp	r3, #1
 8015c7a:	d907      	bls.n	8015c8c <_fwalk_sglue+0x38>
 8015c7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015c80:	3301      	adds	r3, #1
 8015c82:	d003      	beq.n	8015c8c <_fwalk_sglue+0x38>
 8015c84:	4629      	mov	r1, r5
 8015c86:	4638      	mov	r0, r7
 8015c88:	47c0      	blx	r8
 8015c8a:	4306      	orrs	r6, r0
 8015c8c:	3568      	adds	r5, #104	@ 0x68
 8015c8e:	e7e9      	b.n	8015c64 <_fwalk_sglue+0x10>

08015c90 <iprintf>:
 8015c90:	b40f      	push	{r0, r1, r2, r3}
 8015c92:	b507      	push	{r0, r1, r2, lr}
 8015c94:	4906      	ldr	r1, [pc, #24]	@ (8015cb0 <iprintf+0x20>)
 8015c96:	ab04      	add	r3, sp, #16
 8015c98:	6808      	ldr	r0, [r1, #0]
 8015c9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8015c9e:	6881      	ldr	r1, [r0, #8]
 8015ca0:	9301      	str	r3, [sp, #4]
 8015ca2:	f001 fe73 	bl	801798c <_vfiprintf_r>
 8015ca6:	b003      	add	sp, #12
 8015ca8:	f85d eb04 	ldr.w	lr, [sp], #4
 8015cac:	b004      	add	sp, #16
 8015cae:	4770      	bx	lr
 8015cb0:	20000024 	.word	0x20000024

08015cb4 <_puts_r>:
 8015cb4:	6a03      	ldr	r3, [r0, #32]
 8015cb6:	b570      	push	{r4, r5, r6, lr}
 8015cb8:	4605      	mov	r5, r0
 8015cba:	460e      	mov	r6, r1
 8015cbc:	6884      	ldr	r4, [r0, #8]
 8015cbe:	b90b      	cbnz	r3, 8015cc4 <_puts_r+0x10>
 8015cc0:	f7ff ffb0 	bl	8015c24 <__sinit>
 8015cc4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015cc6:	07db      	lsls	r3, r3, #31
 8015cc8:	d405      	bmi.n	8015cd6 <_puts_r+0x22>
 8015cca:	89a3      	ldrh	r3, [r4, #12]
 8015ccc:	0598      	lsls	r0, r3, #22
 8015cce:	d402      	bmi.n	8015cd6 <_puts_r+0x22>
 8015cd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015cd2:	f000 f9d8 	bl	8016086 <__retarget_lock_acquire_recursive>
 8015cd6:	89a3      	ldrh	r3, [r4, #12]
 8015cd8:	0719      	lsls	r1, r3, #28
 8015cda:	d502      	bpl.n	8015ce2 <_puts_r+0x2e>
 8015cdc:	6923      	ldr	r3, [r4, #16]
 8015cde:	2b00      	cmp	r3, #0
 8015ce0:	d135      	bne.n	8015d4e <_puts_r+0x9a>
 8015ce2:	4621      	mov	r1, r4
 8015ce4:	4628      	mov	r0, r5
 8015ce6:	f000 f8fb 	bl	8015ee0 <__swsetup_r>
 8015cea:	b380      	cbz	r0, 8015d4e <_puts_r+0x9a>
 8015cec:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8015cf0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015cf2:	07da      	lsls	r2, r3, #31
 8015cf4:	d405      	bmi.n	8015d02 <_puts_r+0x4e>
 8015cf6:	89a3      	ldrh	r3, [r4, #12]
 8015cf8:	059b      	lsls	r3, r3, #22
 8015cfa:	d402      	bmi.n	8015d02 <_puts_r+0x4e>
 8015cfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015cfe:	f000 f9c3 	bl	8016088 <__retarget_lock_release_recursive>
 8015d02:	4628      	mov	r0, r5
 8015d04:	bd70      	pop	{r4, r5, r6, pc}
 8015d06:	2b00      	cmp	r3, #0
 8015d08:	da04      	bge.n	8015d14 <_puts_r+0x60>
 8015d0a:	69a2      	ldr	r2, [r4, #24]
 8015d0c:	429a      	cmp	r2, r3
 8015d0e:	dc17      	bgt.n	8015d40 <_puts_r+0x8c>
 8015d10:	290a      	cmp	r1, #10
 8015d12:	d015      	beq.n	8015d40 <_puts_r+0x8c>
 8015d14:	6823      	ldr	r3, [r4, #0]
 8015d16:	1c5a      	adds	r2, r3, #1
 8015d18:	6022      	str	r2, [r4, #0]
 8015d1a:	7019      	strb	r1, [r3, #0]
 8015d1c:	68a3      	ldr	r3, [r4, #8]
 8015d1e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8015d22:	3b01      	subs	r3, #1
 8015d24:	60a3      	str	r3, [r4, #8]
 8015d26:	2900      	cmp	r1, #0
 8015d28:	d1ed      	bne.n	8015d06 <_puts_r+0x52>
 8015d2a:	2b00      	cmp	r3, #0
 8015d2c:	da11      	bge.n	8015d52 <_puts_r+0x9e>
 8015d2e:	4622      	mov	r2, r4
 8015d30:	210a      	movs	r1, #10
 8015d32:	4628      	mov	r0, r5
 8015d34:	f000 f895 	bl	8015e62 <__swbuf_r>
 8015d38:	3001      	adds	r0, #1
 8015d3a:	d0d7      	beq.n	8015cec <_puts_r+0x38>
 8015d3c:	250a      	movs	r5, #10
 8015d3e:	e7d7      	b.n	8015cf0 <_puts_r+0x3c>
 8015d40:	4622      	mov	r2, r4
 8015d42:	4628      	mov	r0, r5
 8015d44:	f000 f88d 	bl	8015e62 <__swbuf_r>
 8015d48:	3001      	adds	r0, #1
 8015d4a:	d1e7      	bne.n	8015d1c <_puts_r+0x68>
 8015d4c:	e7ce      	b.n	8015cec <_puts_r+0x38>
 8015d4e:	3e01      	subs	r6, #1
 8015d50:	e7e4      	b.n	8015d1c <_puts_r+0x68>
 8015d52:	6823      	ldr	r3, [r4, #0]
 8015d54:	1c5a      	adds	r2, r3, #1
 8015d56:	6022      	str	r2, [r4, #0]
 8015d58:	220a      	movs	r2, #10
 8015d5a:	701a      	strb	r2, [r3, #0]
 8015d5c:	e7ee      	b.n	8015d3c <_puts_r+0x88>
	...

08015d60 <puts>:
 8015d60:	4b02      	ldr	r3, [pc, #8]	@ (8015d6c <puts+0xc>)
 8015d62:	4601      	mov	r1, r0
 8015d64:	6818      	ldr	r0, [r3, #0]
 8015d66:	f7ff bfa5 	b.w	8015cb4 <_puts_r>
 8015d6a:	bf00      	nop
 8015d6c:	20000024 	.word	0x20000024

08015d70 <sniprintf>:
 8015d70:	b40c      	push	{r2, r3}
 8015d72:	4b19      	ldr	r3, [pc, #100]	@ (8015dd8 <sniprintf+0x68>)
 8015d74:	b530      	push	{r4, r5, lr}
 8015d76:	1e0c      	subs	r4, r1, #0
 8015d78:	b09d      	sub	sp, #116	@ 0x74
 8015d7a:	681d      	ldr	r5, [r3, #0]
 8015d7c:	da08      	bge.n	8015d90 <sniprintf+0x20>
 8015d7e:	238b      	movs	r3, #139	@ 0x8b
 8015d80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015d84:	602b      	str	r3, [r5, #0]
 8015d86:	b01d      	add	sp, #116	@ 0x74
 8015d88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015d8c:	b002      	add	sp, #8
 8015d8e:	4770      	bx	lr
 8015d90:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8015d94:	9002      	str	r0, [sp, #8]
 8015d96:	9006      	str	r0, [sp, #24]
 8015d98:	a902      	add	r1, sp, #8
 8015d9a:	f8ad 3014 	strh.w	r3, [sp, #20]
 8015d9e:	f04f 0300 	mov.w	r3, #0
 8015da2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8015da4:	4628      	mov	r0, r5
 8015da6:	931b      	str	r3, [sp, #108]	@ 0x6c
 8015da8:	bf14      	ite	ne
 8015daa:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8015dae:	4623      	moveq	r3, r4
 8015db0:	9304      	str	r3, [sp, #16]
 8015db2:	9307      	str	r3, [sp, #28]
 8015db4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8015db8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8015dbc:	ab21      	add	r3, sp, #132	@ 0x84
 8015dbe:	9301      	str	r3, [sp, #4]
 8015dc0:	f001 fcbe 	bl	8017740 <_svfiprintf_r>
 8015dc4:	1c43      	adds	r3, r0, #1
 8015dc6:	bfbc      	itt	lt
 8015dc8:	238b      	movlt	r3, #139	@ 0x8b
 8015dca:	602b      	strlt	r3, [r5, #0]
 8015dcc:	2c00      	cmp	r4, #0
 8015dce:	d0da      	beq.n	8015d86 <sniprintf+0x16>
 8015dd0:	9b02      	ldr	r3, [sp, #8]
 8015dd2:	2200      	movs	r2, #0
 8015dd4:	701a      	strb	r2, [r3, #0]
 8015dd6:	e7d6      	b.n	8015d86 <sniprintf+0x16>
 8015dd8:	20000024 	.word	0x20000024

08015ddc <__sread>:
 8015ddc:	b510      	push	{r4, lr}
 8015dde:	460c      	mov	r4, r1
 8015de0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015de4:	f000 f900 	bl	8015fe8 <_read_r>
 8015de8:	2800      	cmp	r0, #0
 8015dea:	bfab      	itete	ge
 8015dec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8015dee:	89a3      	ldrhlt	r3, [r4, #12]
 8015df0:	181b      	addge	r3, r3, r0
 8015df2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8015df6:	bfac      	ite	ge
 8015df8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8015dfa:	81a3      	strhlt	r3, [r4, #12]
 8015dfc:	bd10      	pop	{r4, pc}

08015dfe <__swrite>:
 8015dfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015e02:	461f      	mov	r7, r3
 8015e04:	898b      	ldrh	r3, [r1, #12]
 8015e06:	4605      	mov	r5, r0
 8015e08:	460c      	mov	r4, r1
 8015e0a:	05db      	lsls	r3, r3, #23
 8015e0c:	4616      	mov	r6, r2
 8015e0e:	d505      	bpl.n	8015e1c <__swrite+0x1e>
 8015e10:	2302      	movs	r3, #2
 8015e12:	2200      	movs	r2, #0
 8015e14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015e18:	f000 f8d4 	bl	8015fc4 <_lseek_r>
 8015e1c:	89a3      	ldrh	r3, [r4, #12]
 8015e1e:	4632      	mov	r2, r6
 8015e20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015e24:	4628      	mov	r0, r5
 8015e26:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8015e2a:	81a3      	strh	r3, [r4, #12]
 8015e2c:	463b      	mov	r3, r7
 8015e2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015e32:	f000 b8eb 	b.w	801600c <_write_r>

08015e36 <__sseek>:
 8015e36:	b510      	push	{r4, lr}
 8015e38:	460c      	mov	r4, r1
 8015e3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015e3e:	f000 f8c1 	bl	8015fc4 <_lseek_r>
 8015e42:	1c43      	adds	r3, r0, #1
 8015e44:	89a3      	ldrh	r3, [r4, #12]
 8015e46:	bf15      	itete	ne
 8015e48:	6560      	strne	r0, [r4, #84]	@ 0x54
 8015e4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8015e4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8015e52:	81a3      	strheq	r3, [r4, #12]
 8015e54:	bf18      	it	ne
 8015e56:	81a3      	strhne	r3, [r4, #12]
 8015e58:	bd10      	pop	{r4, pc}

08015e5a <__sclose>:
 8015e5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015e5e:	f000 b8a1 	b.w	8015fa4 <_close_r>

08015e62 <__swbuf_r>:
 8015e62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e64:	460e      	mov	r6, r1
 8015e66:	4614      	mov	r4, r2
 8015e68:	4605      	mov	r5, r0
 8015e6a:	b118      	cbz	r0, 8015e74 <__swbuf_r+0x12>
 8015e6c:	6a03      	ldr	r3, [r0, #32]
 8015e6e:	b90b      	cbnz	r3, 8015e74 <__swbuf_r+0x12>
 8015e70:	f7ff fed8 	bl	8015c24 <__sinit>
 8015e74:	69a3      	ldr	r3, [r4, #24]
 8015e76:	60a3      	str	r3, [r4, #8]
 8015e78:	89a3      	ldrh	r3, [r4, #12]
 8015e7a:	071a      	lsls	r2, r3, #28
 8015e7c:	d501      	bpl.n	8015e82 <__swbuf_r+0x20>
 8015e7e:	6923      	ldr	r3, [r4, #16]
 8015e80:	b943      	cbnz	r3, 8015e94 <__swbuf_r+0x32>
 8015e82:	4621      	mov	r1, r4
 8015e84:	4628      	mov	r0, r5
 8015e86:	f000 f82b 	bl	8015ee0 <__swsetup_r>
 8015e8a:	b118      	cbz	r0, 8015e94 <__swbuf_r+0x32>
 8015e8c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8015e90:	4638      	mov	r0, r7
 8015e92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015e94:	6823      	ldr	r3, [r4, #0]
 8015e96:	b2f6      	uxtb	r6, r6
 8015e98:	6922      	ldr	r2, [r4, #16]
 8015e9a:	4637      	mov	r7, r6
 8015e9c:	1a98      	subs	r0, r3, r2
 8015e9e:	6963      	ldr	r3, [r4, #20]
 8015ea0:	4283      	cmp	r3, r0
 8015ea2:	dc05      	bgt.n	8015eb0 <__swbuf_r+0x4e>
 8015ea4:	4621      	mov	r1, r4
 8015ea6:	4628      	mov	r0, r5
 8015ea8:	f7ff fe08 	bl	8015abc <_fflush_r>
 8015eac:	2800      	cmp	r0, #0
 8015eae:	d1ed      	bne.n	8015e8c <__swbuf_r+0x2a>
 8015eb0:	68a3      	ldr	r3, [r4, #8]
 8015eb2:	3b01      	subs	r3, #1
 8015eb4:	60a3      	str	r3, [r4, #8]
 8015eb6:	6823      	ldr	r3, [r4, #0]
 8015eb8:	1c5a      	adds	r2, r3, #1
 8015eba:	6022      	str	r2, [r4, #0]
 8015ebc:	701e      	strb	r6, [r3, #0]
 8015ebe:	1c43      	adds	r3, r0, #1
 8015ec0:	6962      	ldr	r2, [r4, #20]
 8015ec2:	429a      	cmp	r2, r3
 8015ec4:	d004      	beq.n	8015ed0 <__swbuf_r+0x6e>
 8015ec6:	89a3      	ldrh	r3, [r4, #12]
 8015ec8:	07db      	lsls	r3, r3, #31
 8015eca:	d5e1      	bpl.n	8015e90 <__swbuf_r+0x2e>
 8015ecc:	2e0a      	cmp	r6, #10
 8015ece:	d1df      	bne.n	8015e90 <__swbuf_r+0x2e>
 8015ed0:	4621      	mov	r1, r4
 8015ed2:	4628      	mov	r0, r5
 8015ed4:	f7ff fdf2 	bl	8015abc <_fflush_r>
 8015ed8:	2800      	cmp	r0, #0
 8015eda:	d0d9      	beq.n	8015e90 <__swbuf_r+0x2e>
 8015edc:	e7d6      	b.n	8015e8c <__swbuf_r+0x2a>
	...

08015ee0 <__swsetup_r>:
 8015ee0:	b538      	push	{r3, r4, r5, lr}
 8015ee2:	4b29      	ldr	r3, [pc, #164]	@ (8015f88 <__swsetup_r+0xa8>)
 8015ee4:	4605      	mov	r5, r0
 8015ee6:	460c      	mov	r4, r1
 8015ee8:	6818      	ldr	r0, [r3, #0]
 8015eea:	b118      	cbz	r0, 8015ef4 <__swsetup_r+0x14>
 8015eec:	6a03      	ldr	r3, [r0, #32]
 8015eee:	b90b      	cbnz	r3, 8015ef4 <__swsetup_r+0x14>
 8015ef0:	f7ff fe98 	bl	8015c24 <__sinit>
 8015ef4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015ef8:	0719      	lsls	r1, r3, #28
 8015efa:	d422      	bmi.n	8015f42 <__swsetup_r+0x62>
 8015efc:	06da      	lsls	r2, r3, #27
 8015efe:	d407      	bmi.n	8015f10 <__swsetup_r+0x30>
 8015f00:	2209      	movs	r2, #9
 8015f02:	602a      	str	r2, [r5, #0]
 8015f04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015f08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015f0c:	81a3      	strh	r3, [r4, #12]
 8015f0e:	e033      	b.n	8015f78 <__swsetup_r+0x98>
 8015f10:	0758      	lsls	r0, r3, #29
 8015f12:	d512      	bpl.n	8015f3a <__swsetup_r+0x5a>
 8015f14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015f16:	b141      	cbz	r1, 8015f2a <__swsetup_r+0x4a>
 8015f18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015f1c:	4299      	cmp	r1, r3
 8015f1e:	d002      	beq.n	8015f26 <__swsetup_r+0x46>
 8015f20:	4628      	mov	r0, r5
 8015f22:	f000 ff2f 	bl	8016d84 <_free_r>
 8015f26:	2300      	movs	r3, #0
 8015f28:	6363      	str	r3, [r4, #52]	@ 0x34
 8015f2a:	89a3      	ldrh	r3, [r4, #12]
 8015f2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015f30:	81a3      	strh	r3, [r4, #12]
 8015f32:	2300      	movs	r3, #0
 8015f34:	6063      	str	r3, [r4, #4]
 8015f36:	6923      	ldr	r3, [r4, #16]
 8015f38:	6023      	str	r3, [r4, #0]
 8015f3a:	89a3      	ldrh	r3, [r4, #12]
 8015f3c:	f043 0308 	orr.w	r3, r3, #8
 8015f40:	81a3      	strh	r3, [r4, #12]
 8015f42:	6923      	ldr	r3, [r4, #16]
 8015f44:	b94b      	cbnz	r3, 8015f5a <__swsetup_r+0x7a>
 8015f46:	89a3      	ldrh	r3, [r4, #12]
 8015f48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015f4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015f50:	d003      	beq.n	8015f5a <__swsetup_r+0x7a>
 8015f52:	4621      	mov	r1, r4
 8015f54:	4628      	mov	r0, r5
 8015f56:	f001 fe56 	bl	8017c06 <__smakebuf_r>
 8015f5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015f5e:	f013 0201 	ands.w	r2, r3, #1
 8015f62:	d00a      	beq.n	8015f7a <__swsetup_r+0x9a>
 8015f64:	2200      	movs	r2, #0
 8015f66:	60a2      	str	r2, [r4, #8]
 8015f68:	6962      	ldr	r2, [r4, #20]
 8015f6a:	4252      	negs	r2, r2
 8015f6c:	61a2      	str	r2, [r4, #24]
 8015f6e:	6922      	ldr	r2, [r4, #16]
 8015f70:	b942      	cbnz	r2, 8015f84 <__swsetup_r+0xa4>
 8015f72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8015f76:	d1c5      	bne.n	8015f04 <__swsetup_r+0x24>
 8015f78:	bd38      	pop	{r3, r4, r5, pc}
 8015f7a:	0799      	lsls	r1, r3, #30
 8015f7c:	bf58      	it	pl
 8015f7e:	6962      	ldrpl	r2, [r4, #20]
 8015f80:	60a2      	str	r2, [r4, #8]
 8015f82:	e7f4      	b.n	8015f6e <__swsetup_r+0x8e>
 8015f84:	2000      	movs	r0, #0
 8015f86:	e7f7      	b.n	8015f78 <__swsetup_r+0x98>
 8015f88:	20000024 	.word	0x20000024

08015f8c <memset>:
 8015f8c:	4402      	add	r2, r0
 8015f8e:	4603      	mov	r3, r0
 8015f90:	4293      	cmp	r3, r2
 8015f92:	d100      	bne.n	8015f96 <memset+0xa>
 8015f94:	4770      	bx	lr
 8015f96:	f803 1b01 	strb.w	r1, [r3], #1
 8015f9a:	e7f9      	b.n	8015f90 <memset+0x4>

08015f9c <_localeconv_r>:
 8015f9c:	4800      	ldr	r0, [pc, #0]	@ (8015fa0 <_localeconv_r+0x4>)
 8015f9e:	4770      	bx	lr
 8015fa0:	20000164 	.word	0x20000164

08015fa4 <_close_r>:
 8015fa4:	b538      	push	{r3, r4, r5, lr}
 8015fa6:	2300      	movs	r3, #0
 8015fa8:	4d05      	ldr	r5, [pc, #20]	@ (8015fc0 <_close_r+0x1c>)
 8015faa:	4604      	mov	r4, r0
 8015fac:	4608      	mov	r0, r1
 8015fae:	602b      	str	r3, [r5, #0]
 8015fb0:	f7ef fc70 	bl	8005894 <_close>
 8015fb4:	1c43      	adds	r3, r0, #1
 8015fb6:	d102      	bne.n	8015fbe <_close_r+0x1a>
 8015fb8:	682b      	ldr	r3, [r5, #0]
 8015fba:	b103      	cbz	r3, 8015fbe <_close_r+0x1a>
 8015fbc:	6023      	str	r3, [r4, #0]
 8015fbe:	bd38      	pop	{r3, r4, r5, pc}
 8015fc0:	2000ab20 	.word	0x2000ab20

08015fc4 <_lseek_r>:
 8015fc4:	b538      	push	{r3, r4, r5, lr}
 8015fc6:	4604      	mov	r4, r0
 8015fc8:	4d06      	ldr	r5, [pc, #24]	@ (8015fe4 <_lseek_r+0x20>)
 8015fca:	4608      	mov	r0, r1
 8015fcc:	4611      	mov	r1, r2
 8015fce:	2200      	movs	r2, #0
 8015fd0:	602a      	str	r2, [r5, #0]
 8015fd2:	461a      	mov	r2, r3
 8015fd4:	f7ef fc85 	bl	80058e2 <_lseek>
 8015fd8:	1c43      	adds	r3, r0, #1
 8015fda:	d102      	bne.n	8015fe2 <_lseek_r+0x1e>
 8015fdc:	682b      	ldr	r3, [r5, #0]
 8015fde:	b103      	cbz	r3, 8015fe2 <_lseek_r+0x1e>
 8015fe0:	6023      	str	r3, [r4, #0]
 8015fe2:	bd38      	pop	{r3, r4, r5, pc}
 8015fe4:	2000ab20 	.word	0x2000ab20

08015fe8 <_read_r>:
 8015fe8:	b538      	push	{r3, r4, r5, lr}
 8015fea:	4604      	mov	r4, r0
 8015fec:	4d06      	ldr	r5, [pc, #24]	@ (8016008 <_read_r+0x20>)
 8015fee:	4608      	mov	r0, r1
 8015ff0:	4611      	mov	r1, r2
 8015ff2:	2200      	movs	r2, #0
 8015ff4:	602a      	str	r2, [r5, #0]
 8015ff6:	461a      	mov	r2, r3
 8015ff8:	f7ef fc13 	bl	8005822 <_read>
 8015ffc:	1c43      	adds	r3, r0, #1
 8015ffe:	d102      	bne.n	8016006 <_read_r+0x1e>
 8016000:	682b      	ldr	r3, [r5, #0]
 8016002:	b103      	cbz	r3, 8016006 <_read_r+0x1e>
 8016004:	6023      	str	r3, [r4, #0]
 8016006:	bd38      	pop	{r3, r4, r5, pc}
 8016008:	2000ab20 	.word	0x2000ab20

0801600c <_write_r>:
 801600c:	b538      	push	{r3, r4, r5, lr}
 801600e:	4604      	mov	r4, r0
 8016010:	4d06      	ldr	r5, [pc, #24]	@ (801602c <_write_r+0x20>)
 8016012:	4608      	mov	r0, r1
 8016014:	4611      	mov	r1, r2
 8016016:	2200      	movs	r2, #0
 8016018:	602a      	str	r2, [r5, #0]
 801601a:	461a      	mov	r2, r3
 801601c:	f7ef fc1e 	bl	800585c <_write>
 8016020:	1c43      	adds	r3, r0, #1
 8016022:	d102      	bne.n	801602a <_write_r+0x1e>
 8016024:	682b      	ldr	r3, [r5, #0]
 8016026:	b103      	cbz	r3, 801602a <_write_r+0x1e>
 8016028:	6023      	str	r3, [r4, #0]
 801602a:	bd38      	pop	{r3, r4, r5, pc}
 801602c:	2000ab20 	.word	0x2000ab20

08016030 <__errno>:
 8016030:	4b01      	ldr	r3, [pc, #4]	@ (8016038 <__errno+0x8>)
 8016032:	6818      	ldr	r0, [r3, #0]
 8016034:	4770      	bx	lr
 8016036:	bf00      	nop
 8016038:	20000024 	.word	0x20000024

0801603c <__libc_init_array>:
 801603c:	b570      	push	{r4, r5, r6, lr}
 801603e:	4d0d      	ldr	r5, [pc, #52]	@ (8016074 <__libc_init_array+0x38>)
 8016040:	2600      	movs	r6, #0
 8016042:	4c0d      	ldr	r4, [pc, #52]	@ (8016078 <__libc_init_array+0x3c>)
 8016044:	1b64      	subs	r4, r4, r5
 8016046:	10a4      	asrs	r4, r4, #2
 8016048:	42a6      	cmp	r6, r4
 801604a:	d109      	bne.n	8016060 <__libc_init_array+0x24>
 801604c:	4d0b      	ldr	r5, [pc, #44]	@ (801607c <__libc_init_array+0x40>)
 801604e:	2600      	movs	r6, #0
 8016050:	4c0b      	ldr	r4, [pc, #44]	@ (8016080 <__libc_init_array+0x44>)
 8016052:	f001 ff47 	bl	8017ee4 <_init>
 8016056:	1b64      	subs	r4, r4, r5
 8016058:	10a4      	asrs	r4, r4, #2
 801605a:	42a6      	cmp	r6, r4
 801605c:	d105      	bne.n	801606a <__libc_init_array+0x2e>
 801605e:	bd70      	pop	{r4, r5, r6, pc}
 8016060:	f855 3b04 	ldr.w	r3, [r5], #4
 8016064:	3601      	adds	r6, #1
 8016066:	4798      	blx	r3
 8016068:	e7ee      	b.n	8016048 <__libc_init_array+0xc>
 801606a:	f855 3b04 	ldr.w	r3, [r5], #4
 801606e:	3601      	adds	r6, #1
 8016070:	4798      	blx	r3
 8016072:	e7f2      	b.n	801605a <__libc_init_array+0x1e>
 8016074:	0802e8bc 	.word	0x0802e8bc
 8016078:	0802e8bc 	.word	0x0802e8bc
 801607c:	0802e8bc 	.word	0x0802e8bc
 8016080:	0802e8c0 	.word	0x0802e8c0

08016084 <__retarget_lock_init_recursive>:
 8016084:	4770      	bx	lr

08016086 <__retarget_lock_acquire_recursive>:
 8016086:	4770      	bx	lr

08016088 <__retarget_lock_release_recursive>:
 8016088:	4770      	bx	lr

0801608a <memchr>:
 801608a:	b2c9      	uxtb	r1, r1
 801608c:	4603      	mov	r3, r0
 801608e:	4402      	add	r2, r0
 8016090:	b510      	push	{r4, lr}
 8016092:	4293      	cmp	r3, r2
 8016094:	4618      	mov	r0, r3
 8016096:	d101      	bne.n	801609c <memchr+0x12>
 8016098:	2000      	movs	r0, #0
 801609a:	e003      	b.n	80160a4 <memchr+0x1a>
 801609c:	7804      	ldrb	r4, [r0, #0]
 801609e:	3301      	adds	r3, #1
 80160a0:	428c      	cmp	r4, r1
 80160a2:	d1f6      	bne.n	8016092 <memchr+0x8>
 80160a4:	bd10      	pop	{r4, pc}

080160a6 <memcpy>:
 80160a6:	440a      	add	r2, r1
 80160a8:	1e43      	subs	r3, r0, #1
 80160aa:	4291      	cmp	r1, r2
 80160ac:	d100      	bne.n	80160b0 <memcpy+0xa>
 80160ae:	4770      	bx	lr
 80160b0:	b510      	push	{r4, lr}
 80160b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80160b6:	4291      	cmp	r1, r2
 80160b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80160bc:	d1f9      	bne.n	80160b2 <memcpy+0xc>
 80160be:	bd10      	pop	{r4, pc}

080160c0 <quorem>:
 80160c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160c4:	6903      	ldr	r3, [r0, #16]
 80160c6:	4607      	mov	r7, r0
 80160c8:	690c      	ldr	r4, [r1, #16]
 80160ca:	42a3      	cmp	r3, r4
 80160cc:	f2c0 8083 	blt.w	80161d6 <quorem+0x116>
 80160d0:	3c01      	subs	r4, #1
 80160d2:	f100 0514 	add.w	r5, r0, #20
 80160d6:	f101 0814 	add.w	r8, r1, #20
 80160da:	00a3      	lsls	r3, r4, #2
 80160dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80160e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80160e4:	9300      	str	r3, [sp, #0]
 80160e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80160ea:	9301      	str	r3, [sp, #4]
 80160ec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80160f0:	3301      	adds	r3, #1
 80160f2:	429a      	cmp	r2, r3
 80160f4:	fbb2 f6f3 	udiv	r6, r2, r3
 80160f8:	d331      	bcc.n	801615e <quorem+0x9e>
 80160fa:	f04f 0a00 	mov.w	sl, #0
 80160fe:	46c4      	mov	ip, r8
 8016100:	46ae      	mov	lr, r5
 8016102:	46d3      	mov	fp, sl
 8016104:	f85c 3b04 	ldr.w	r3, [ip], #4
 8016108:	b298      	uxth	r0, r3
 801610a:	45e1      	cmp	r9, ip
 801610c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8016110:	fb06 a000 	mla	r0, r6, r0, sl
 8016114:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8016118:	b280      	uxth	r0, r0
 801611a:	fb06 2303 	mla	r3, r6, r3, r2
 801611e:	f8de 2000 	ldr.w	r2, [lr]
 8016122:	b292      	uxth	r2, r2
 8016124:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016128:	eba2 0200 	sub.w	r2, r2, r0
 801612c:	b29b      	uxth	r3, r3
 801612e:	f8de 0000 	ldr.w	r0, [lr]
 8016132:	445a      	add	r2, fp
 8016134:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8016138:	b292      	uxth	r2, r2
 801613a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801613e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8016142:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8016146:	f84e 2b04 	str.w	r2, [lr], #4
 801614a:	d2db      	bcs.n	8016104 <quorem+0x44>
 801614c:	9b00      	ldr	r3, [sp, #0]
 801614e:	58eb      	ldr	r3, [r5, r3]
 8016150:	b92b      	cbnz	r3, 801615e <quorem+0x9e>
 8016152:	9b01      	ldr	r3, [sp, #4]
 8016154:	3b04      	subs	r3, #4
 8016156:	429d      	cmp	r5, r3
 8016158:	461a      	mov	r2, r3
 801615a:	d330      	bcc.n	80161be <quorem+0xfe>
 801615c:	613c      	str	r4, [r7, #16]
 801615e:	4638      	mov	r0, r7
 8016160:	f001 f986 	bl	8017470 <__mcmp>
 8016164:	2800      	cmp	r0, #0
 8016166:	db26      	blt.n	80161b6 <quorem+0xf6>
 8016168:	4629      	mov	r1, r5
 801616a:	2000      	movs	r0, #0
 801616c:	f858 2b04 	ldr.w	r2, [r8], #4
 8016170:	f8d1 c000 	ldr.w	ip, [r1]
 8016174:	fa1f fe82 	uxth.w	lr, r2
 8016178:	45c1      	cmp	r9, r8
 801617a:	fa1f f38c 	uxth.w	r3, ip
 801617e:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8016182:	eba3 030e 	sub.w	r3, r3, lr
 8016186:	4403      	add	r3, r0
 8016188:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801618c:	b29b      	uxth	r3, r3
 801618e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8016192:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016196:	ea4f 4022 	mov.w	r0, r2, asr #16
 801619a:	f841 3b04 	str.w	r3, [r1], #4
 801619e:	d2e5      	bcs.n	801616c <quorem+0xac>
 80161a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80161a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80161a8:	b922      	cbnz	r2, 80161b4 <quorem+0xf4>
 80161aa:	3b04      	subs	r3, #4
 80161ac:	429d      	cmp	r5, r3
 80161ae:	461a      	mov	r2, r3
 80161b0:	d30b      	bcc.n	80161ca <quorem+0x10a>
 80161b2:	613c      	str	r4, [r7, #16]
 80161b4:	3601      	adds	r6, #1
 80161b6:	4630      	mov	r0, r6
 80161b8:	b003      	add	sp, #12
 80161ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80161be:	6812      	ldr	r2, [r2, #0]
 80161c0:	3b04      	subs	r3, #4
 80161c2:	2a00      	cmp	r2, #0
 80161c4:	d1ca      	bne.n	801615c <quorem+0x9c>
 80161c6:	3c01      	subs	r4, #1
 80161c8:	e7c5      	b.n	8016156 <quorem+0x96>
 80161ca:	6812      	ldr	r2, [r2, #0]
 80161cc:	3b04      	subs	r3, #4
 80161ce:	2a00      	cmp	r2, #0
 80161d0:	d1ef      	bne.n	80161b2 <quorem+0xf2>
 80161d2:	3c01      	subs	r4, #1
 80161d4:	e7ea      	b.n	80161ac <quorem+0xec>
 80161d6:	2000      	movs	r0, #0
 80161d8:	e7ee      	b.n	80161b8 <quorem+0xf8>
 80161da:	0000      	movs	r0, r0
 80161dc:	0000      	movs	r0, r0
	...

080161e0 <_dtoa_r>:
 80161e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161e4:	69c7      	ldr	r7, [r0, #28]
 80161e6:	b097      	sub	sp, #92	@ 0x5c
 80161e8:	4681      	mov	r9, r0
 80161ea:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80161ec:	9107      	str	r1, [sp, #28]
 80161ee:	920c      	str	r2, [sp, #48]	@ 0x30
 80161f0:	9311      	str	r3, [sp, #68]	@ 0x44
 80161f2:	ec55 4b10 	vmov	r4, r5, d0
 80161f6:	ed8d 0b04 	vstr	d0, [sp, #16]
 80161fa:	b97f      	cbnz	r7, 801621c <_dtoa_r+0x3c>
 80161fc:	2010      	movs	r0, #16
 80161fe:	f000 fe0b 	bl	8016e18 <malloc>
 8016202:	4602      	mov	r2, r0
 8016204:	f8c9 001c 	str.w	r0, [r9, #28]
 8016208:	b920      	cbnz	r0, 8016214 <_dtoa_r+0x34>
 801620a:	4ba9      	ldr	r3, [pc, #676]	@ (80164b0 <_dtoa_r+0x2d0>)
 801620c:	21ef      	movs	r1, #239	@ 0xef
 801620e:	48a9      	ldr	r0, [pc, #676]	@ (80164b4 <_dtoa_r+0x2d4>)
 8016210:	f001 fd82 	bl	8017d18 <__assert_func>
 8016214:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8016218:	6007      	str	r7, [r0, #0]
 801621a:	60c7      	str	r7, [r0, #12]
 801621c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8016220:	6819      	ldr	r1, [r3, #0]
 8016222:	b159      	cbz	r1, 801623c <_dtoa_r+0x5c>
 8016224:	685a      	ldr	r2, [r3, #4]
 8016226:	2301      	movs	r3, #1
 8016228:	4648      	mov	r0, r9
 801622a:	4093      	lsls	r3, r2
 801622c:	604a      	str	r2, [r1, #4]
 801622e:	608b      	str	r3, [r1, #8]
 8016230:	f000 fee8 	bl	8017004 <_Bfree>
 8016234:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8016238:	2200      	movs	r2, #0
 801623a:	601a      	str	r2, [r3, #0]
 801623c:	1e2b      	subs	r3, r5, #0
 801623e:	bfb7      	itett	lt
 8016240:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8016244:	2300      	movge	r3, #0
 8016246:	2201      	movlt	r2, #1
 8016248:	9305      	strlt	r3, [sp, #20]
 801624a:	bfa8      	it	ge
 801624c:	6033      	strge	r3, [r6, #0]
 801624e:	9f05      	ldr	r7, [sp, #20]
 8016250:	4b99      	ldr	r3, [pc, #612]	@ (80164b8 <_dtoa_r+0x2d8>)
 8016252:	bfb8      	it	lt
 8016254:	6032      	strlt	r2, [r6, #0]
 8016256:	43bb      	bics	r3, r7
 8016258:	d112      	bne.n	8016280 <_dtoa_r+0xa0>
 801625a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801625e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8016260:	6013      	str	r3, [r2, #0]
 8016262:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8016266:	4323      	orrs	r3, r4
 8016268:	f000 855a 	beq.w	8016d20 <_dtoa_r+0xb40>
 801626c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801626e:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80164cc <_dtoa_r+0x2ec>
 8016272:	2b00      	cmp	r3, #0
 8016274:	f000 855c 	beq.w	8016d30 <_dtoa_r+0xb50>
 8016278:	f10a 0303 	add.w	r3, sl, #3
 801627c:	f000 bd56 	b.w	8016d2c <_dtoa_r+0xb4c>
 8016280:	ed9d 7b04 	vldr	d7, [sp, #16]
 8016284:	2200      	movs	r2, #0
 8016286:	2300      	movs	r3, #0
 8016288:	ec51 0b17 	vmov	r0, r1, d7
 801628c:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8016290:	f7ea fd3c 	bl	8000d0c <__aeabi_dcmpeq>
 8016294:	4680      	mov	r8, r0
 8016296:	b158      	cbz	r0, 80162b0 <_dtoa_r+0xd0>
 8016298:	2301      	movs	r3, #1
 801629a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801629c:	6013      	str	r3, [r2, #0]
 801629e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80162a0:	b113      	cbz	r3, 80162a8 <_dtoa_r+0xc8>
 80162a2:	4b86      	ldr	r3, [pc, #536]	@ (80164bc <_dtoa_r+0x2dc>)
 80162a4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80162a6:	6013      	str	r3, [r2, #0]
 80162a8:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80164d0 <_dtoa_r+0x2f0>
 80162ac:	f000 bd40 	b.w	8016d30 <_dtoa_r+0xb50>
 80162b0:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80162b4:	aa14      	add	r2, sp, #80	@ 0x50
 80162b6:	a915      	add	r1, sp, #84	@ 0x54
 80162b8:	4648      	mov	r0, r9
 80162ba:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80162be:	f001 f98b 	bl	80175d8 <__d2b>
 80162c2:	9002      	str	r0, [sp, #8]
 80162c4:	2e00      	cmp	r6, #0
 80162c6:	d076      	beq.n	80163b6 <_dtoa_r+0x1d6>
 80162c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80162ca:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80162ce:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80162d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80162d6:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80162da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80162de:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80162e2:	4619      	mov	r1, r3
 80162e4:	2200      	movs	r2, #0
 80162e6:	4b76      	ldr	r3, [pc, #472]	@ (80164c0 <_dtoa_r+0x2e0>)
 80162e8:	f7ea f8f0 	bl	80004cc <__aeabi_dsub>
 80162ec:	a36a      	add	r3, pc, #424	@ (adr r3, 8016498 <_dtoa_r+0x2b8>)
 80162ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162f2:	f7ea faa3 	bl	800083c <__aeabi_dmul>
 80162f6:	a36a      	add	r3, pc, #424	@ (adr r3, 80164a0 <_dtoa_r+0x2c0>)
 80162f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162fc:	f7ea f8e8 	bl	80004d0 <__adddf3>
 8016300:	4604      	mov	r4, r0
 8016302:	460d      	mov	r5, r1
 8016304:	4630      	mov	r0, r6
 8016306:	f7ea fa2f 	bl	8000768 <__aeabi_i2d>
 801630a:	a367      	add	r3, pc, #412	@ (adr r3, 80164a8 <_dtoa_r+0x2c8>)
 801630c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016310:	f7ea fa94 	bl	800083c <__aeabi_dmul>
 8016314:	4602      	mov	r2, r0
 8016316:	460b      	mov	r3, r1
 8016318:	4620      	mov	r0, r4
 801631a:	4629      	mov	r1, r5
 801631c:	f7ea f8d8 	bl	80004d0 <__adddf3>
 8016320:	4604      	mov	r4, r0
 8016322:	460d      	mov	r5, r1
 8016324:	f7ea fd3a 	bl	8000d9c <__aeabi_d2iz>
 8016328:	2200      	movs	r2, #0
 801632a:	4607      	mov	r7, r0
 801632c:	2300      	movs	r3, #0
 801632e:	4620      	mov	r0, r4
 8016330:	4629      	mov	r1, r5
 8016332:	f7ea fcf5 	bl	8000d20 <__aeabi_dcmplt>
 8016336:	b140      	cbz	r0, 801634a <_dtoa_r+0x16a>
 8016338:	4638      	mov	r0, r7
 801633a:	f7ea fa15 	bl	8000768 <__aeabi_i2d>
 801633e:	4622      	mov	r2, r4
 8016340:	462b      	mov	r3, r5
 8016342:	f7ea fce3 	bl	8000d0c <__aeabi_dcmpeq>
 8016346:	b900      	cbnz	r0, 801634a <_dtoa_r+0x16a>
 8016348:	3f01      	subs	r7, #1
 801634a:	2f16      	cmp	r7, #22
 801634c:	d852      	bhi.n	80163f4 <_dtoa_r+0x214>
 801634e:	4b5d      	ldr	r3, [pc, #372]	@ (80164c4 <_dtoa_r+0x2e4>)
 8016350:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8016354:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8016358:	e9d3 2300 	ldrd	r2, r3, [r3]
 801635c:	f7ea fce0 	bl	8000d20 <__aeabi_dcmplt>
 8016360:	2800      	cmp	r0, #0
 8016362:	d049      	beq.n	80163f8 <_dtoa_r+0x218>
 8016364:	3f01      	subs	r7, #1
 8016366:	2300      	movs	r3, #0
 8016368:	9310      	str	r3, [sp, #64]	@ 0x40
 801636a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801636c:	1b9b      	subs	r3, r3, r6
 801636e:	1e5a      	subs	r2, r3, #1
 8016370:	bf4c      	ite	mi
 8016372:	f1c3 0301 	rsbmi	r3, r3, #1
 8016376:	2300      	movpl	r3, #0
 8016378:	9206      	str	r2, [sp, #24]
 801637a:	bf45      	ittet	mi
 801637c:	9300      	strmi	r3, [sp, #0]
 801637e:	2300      	movmi	r3, #0
 8016380:	9300      	strpl	r3, [sp, #0]
 8016382:	9306      	strmi	r3, [sp, #24]
 8016384:	2f00      	cmp	r7, #0
 8016386:	db39      	blt.n	80163fc <_dtoa_r+0x21c>
 8016388:	9b06      	ldr	r3, [sp, #24]
 801638a:	970d      	str	r7, [sp, #52]	@ 0x34
 801638c:	443b      	add	r3, r7
 801638e:	9306      	str	r3, [sp, #24]
 8016390:	2300      	movs	r3, #0
 8016392:	9308      	str	r3, [sp, #32]
 8016394:	9b07      	ldr	r3, [sp, #28]
 8016396:	2b09      	cmp	r3, #9
 8016398:	d863      	bhi.n	8016462 <_dtoa_r+0x282>
 801639a:	2b05      	cmp	r3, #5
 801639c:	bfc5      	ittet	gt
 801639e:	3b04      	subgt	r3, #4
 80163a0:	2400      	movgt	r4, #0
 80163a2:	2401      	movle	r4, #1
 80163a4:	9307      	strgt	r3, [sp, #28]
 80163a6:	9b07      	ldr	r3, [sp, #28]
 80163a8:	3b02      	subs	r3, #2
 80163aa:	2b03      	cmp	r3, #3
 80163ac:	d865      	bhi.n	801647a <_dtoa_r+0x29a>
 80163ae:	e8df f003 	tbb	[pc, r3]
 80163b2:	5654      	.short	0x5654
 80163b4:	2d39      	.short	0x2d39
 80163b6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80163ba:	441e      	add	r6, r3
 80163bc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80163c0:	2b20      	cmp	r3, #32
 80163c2:	bfc9      	itett	gt
 80163c4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80163c8:	f1c3 0320 	rsble	r3, r3, #32
 80163cc:	409f      	lslgt	r7, r3
 80163ce:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80163d2:	bfd8      	it	le
 80163d4:	fa04 f003 	lslle.w	r0, r4, r3
 80163d8:	f106 36ff 	add.w	r6, r6, #4294967295	@ 0xffffffff
 80163dc:	bfc4      	itt	gt
 80163de:	fa24 f303 	lsrgt.w	r3, r4, r3
 80163e2:	ea47 0003 	orrgt.w	r0, r7, r3
 80163e6:	f7ea f9af 	bl	8000748 <__aeabi_ui2d>
 80163ea:	2201      	movs	r2, #1
 80163ec:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80163f0:	9212      	str	r2, [sp, #72]	@ 0x48
 80163f2:	e776      	b.n	80162e2 <_dtoa_r+0x102>
 80163f4:	2301      	movs	r3, #1
 80163f6:	e7b7      	b.n	8016368 <_dtoa_r+0x188>
 80163f8:	9010      	str	r0, [sp, #64]	@ 0x40
 80163fa:	e7b6      	b.n	801636a <_dtoa_r+0x18a>
 80163fc:	9b00      	ldr	r3, [sp, #0]
 80163fe:	1bdb      	subs	r3, r3, r7
 8016400:	9300      	str	r3, [sp, #0]
 8016402:	427b      	negs	r3, r7
 8016404:	9308      	str	r3, [sp, #32]
 8016406:	2300      	movs	r3, #0
 8016408:	930d      	str	r3, [sp, #52]	@ 0x34
 801640a:	e7c3      	b.n	8016394 <_dtoa_r+0x1b4>
 801640c:	2301      	movs	r3, #1
 801640e:	9309      	str	r3, [sp, #36]	@ 0x24
 8016410:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016412:	eb07 0b03 	add.w	fp, r7, r3
 8016416:	f10b 0301 	add.w	r3, fp, #1
 801641a:	2b01      	cmp	r3, #1
 801641c:	9303      	str	r3, [sp, #12]
 801641e:	bfb8      	it	lt
 8016420:	2301      	movlt	r3, #1
 8016422:	e006      	b.n	8016432 <_dtoa_r+0x252>
 8016424:	2301      	movs	r3, #1
 8016426:	9309      	str	r3, [sp, #36]	@ 0x24
 8016428:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801642a:	2b00      	cmp	r3, #0
 801642c:	dd28      	ble.n	8016480 <_dtoa_r+0x2a0>
 801642e:	469b      	mov	fp, r3
 8016430:	9303      	str	r3, [sp, #12]
 8016432:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8016436:	2100      	movs	r1, #0
 8016438:	2204      	movs	r2, #4
 801643a:	f102 0514 	add.w	r5, r2, #20
 801643e:	429d      	cmp	r5, r3
 8016440:	d926      	bls.n	8016490 <_dtoa_r+0x2b0>
 8016442:	6041      	str	r1, [r0, #4]
 8016444:	4648      	mov	r0, r9
 8016446:	f000 fd9d 	bl	8016f84 <_Balloc>
 801644a:	4682      	mov	sl, r0
 801644c:	2800      	cmp	r0, #0
 801644e:	d141      	bne.n	80164d4 <_dtoa_r+0x2f4>
 8016450:	4b1d      	ldr	r3, [pc, #116]	@ (80164c8 <_dtoa_r+0x2e8>)
 8016452:	4602      	mov	r2, r0
 8016454:	f240 11af 	movw	r1, #431	@ 0x1af
 8016458:	e6d9      	b.n	801620e <_dtoa_r+0x2e>
 801645a:	2300      	movs	r3, #0
 801645c:	e7e3      	b.n	8016426 <_dtoa_r+0x246>
 801645e:	2300      	movs	r3, #0
 8016460:	e7d5      	b.n	801640e <_dtoa_r+0x22e>
 8016462:	2401      	movs	r4, #1
 8016464:	2300      	movs	r3, #0
 8016466:	9409      	str	r4, [sp, #36]	@ 0x24
 8016468:	9307      	str	r3, [sp, #28]
 801646a:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 801646e:	2200      	movs	r2, #0
 8016470:	2312      	movs	r3, #18
 8016472:	f8cd b00c 	str.w	fp, [sp, #12]
 8016476:	920c      	str	r2, [sp, #48]	@ 0x30
 8016478:	e7db      	b.n	8016432 <_dtoa_r+0x252>
 801647a:	2301      	movs	r3, #1
 801647c:	9309      	str	r3, [sp, #36]	@ 0x24
 801647e:	e7f4      	b.n	801646a <_dtoa_r+0x28a>
 8016480:	f04f 0b01 	mov.w	fp, #1
 8016484:	465b      	mov	r3, fp
 8016486:	f8cd b00c 	str.w	fp, [sp, #12]
 801648a:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801648e:	e7d0      	b.n	8016432 <_dtoa_r+0x252>
 8016490:	3101      	adds	r1, #1
 8016492:	0052      	lsls	r2, r2, #1
 8016494:	e7d1      	b.n	801643a <_dtoa_r+0x25a>
 8016496:	bf00      	nop
 8016498:	636f4361 	.word	0x636f4361
 801649c:	3fd287a7 	.word	0x3fd287a7
 80164a0:	8b60c8b3 	.word	0x8b60c8b3
 80164a4:	3fc68a28 	.word	0x3fc68a28
 80164a8:	509f79fb 	.word	0x509f79fb
 80164ac:	3fd34413 	.word	0x3fd34413
 80164b0:	0802e581 	.word	0x0802e581
 80164b4:	0802e598 	.word	0x0802e598
 80164b8:	7ff00000 	.word	0x7ff00000
 80164bc:	0802e551 	.word	0x0802e551
 80164c0:	3ff80000 	.word	0x3ff80000
 80164c4:	0802e6e8 	.word	0x0802e6e8
 80164c8:	0802e5f0 	.word	0x0802e5f0
 80164cc:	0802e57d 	.word	0x0802e57d
 80164d0:	0802e550 	.word	0x0802e550
 80164d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80164d8:	6018      	str	r0, [r3, #0]
 80164da:	9b03      	ldr	r3, [sp, #12]
 80164dc:	2b0e      	cmp	r3, #14
 80164de:	f200 80a1 	bhi.w	8016624 <_dtoa_r+0x444>
 80164e2:	2c00      	cmp	r4, #0
 80164e4:	f000 809e 	beq.w	8016624 <_dtoa_r+0x444>
 80164e8:	2f00      	cmp	r7, #0
 80164ea:	dd33      	ble.n	8016554 <_dtoa_r+0x374>
 80164ec:	f007 020f 	and.w	r2, r7, #15
 80164f0:	4b9b      	ldr	r3, [pc, #620]	@ (8016760 <_dtoa_r+0x580>)
 80164f2:	05f8      	lsls	r0, r7, #23
 80164f4:	ea4f 1427 	mov.w	r4, r7, asr #4
 80164f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80164fc:	ed93 7b00 	vldr	d7, [r3]
 8016500:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8016504:	d516      	bpl.n	8016534 <_dtoa_r+0x354>
 8016506:	4b97      	ldr	r3, [pc, #604]	@ (8016764 <_dtoa_r+0x584>)
 8016508:	f004 040f 	and.w	r4, r4, #15
 801650c:	2603      	movs	r6, #3
 801650e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8016512:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8016516:	f7ea fabb 	bl	8000a90 <__aeabi_ddiv>
 801651a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801651e:	4d91      	ldr	r5, [pc, #580]	@ (8016764 <_dtoa_r+0x584>)
 8016520:	b954      	cbnz	r4, 8016538 <_dtoa_r+0x358>
 8016522:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8016526:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801652a:	f7ea fab1 	bl	8000a90 <__aeabi_ddiv>
 801652e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016532:	e028      	b.n	8016586 <_dtoa_r+0x3a6>
 8016534:	2602      	movs	r6, #2
 8016536:	e7f2      	b.n	801651e <_dtoa_r+0x33e>
 8016538:	07e1      	lsls	r1, r4, #31
 801653a:	d508      	bpl.n	801654e <_dtoa_r+0x36e>
 801653c:	3601      	adds	r6, #1
 801653e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8016542:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016546:	f7ea f979 	bl	800083c <__aeabi_dmul>
 801654a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801654e:	1064      	asrs	r4, r4, #1
 8016550:	3508      	adds	r5, #8
 8016552:	e7e5      	b.n	8016520 <_dtoa_r+0x340>
 8016554:	f000 80af 	beq.w	80166b6 <_dtoa_r+0x4d6>
 8016558:	427c      	negs	r4, r7
 801655a:	4b81      	ldr	r3, [pc, #516]	@ (8016760 <_dtoa_r+0x580>)
 801655c:	4d81      	ldr	r5, [pc, #516]	@ (8016764 <_dtoa_r+0x584>)
 801655e:	2602      	movs	r6, #2
 8016560:	f004 020f 	and.w	r2, r4, #15
 8016564:	1124      	asrs	r4, r4, #4
 8016566:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801656a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801656e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016572:	f7ea f963 	bl	800083c <__aeabi_dmul>
 8016576:	2300      	movs	r3, #0
 8016578:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801657c:	2c00      	cmp	r4, #0
 801657e:	f040 808f 	bne.w	80166a0 <_dtoa_r+0x4c0>
 8016582:	2b00      	cmp	r3, #0
 8016584:	d1d3      	bne.n	801652e <_dtoa_r+0x34e>
 8016586:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016588:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801658c:	2b00      	cmp	r3, #0
 801658e:	f000 8094 	beq.w	80166ba <_dtoa_r+0x4da>
 8016592:	2200      	movs	r2, #0
 8016594:	4b74      	ldr	r3, [pc, #464]	@ (8016768 <_dtoa_r+0x588>)
 8016596:	4620      	mov	r0, r4
 8016598:	4629      	mov	r1, r5
 801659a:	f7ea fbc1 	bl	8000d20 <__aeabi_dcmplt>
 801659e:	2800      	cmp	r0, #0
 80165a0:	f000 808b 	beq.w	80166ba <_dtoa_r+0x4da>
 80165a4:	9b03      	ldr	r3, [sp, #12]
 80165a6:	2b00      	cmp	r3, #0
 80165a8:	f000 8087 	beq.w	80166ba <_dtoa_r+0x4da>
 80165ac:	f1bb 0f00 	cmp.w	fp, #0
 80165b0:	dd34      	ble.n	801661c <_dtoa_r+0x43c>
 80165b2:	4620      	mov	r0, r4
 80165b4:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80165b8:	3601      	adds	r6, #1
 80165ba:	465c      	mov	r4, fp
 80165bc:	2200      	movs	r2, #0
 80165be:	4b6b      	ldr	r3, [pc, #428]	@ (801676c <_dtoa_r+0x58c>)
 80165c0:	4629      	mov	r1, r5
 80165c2:	f7ea f93b 	bl	800083c <__aeabi_dmul>
 80165c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80165ca:	4630      	mov	r0, r6
 80165cc:	f7ea f8cc 	bl	8000768 <__aeabi_i2d>
 80165d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80165d4:	f7ea f932 	bl	800083c <__aeabi_dmul>
 80165d8:	2200      	movs	r2, #0
 80165da:	4b65      	ldr	r3, [pc, #404]	@ (8016770 <_dtoa_r+0x590>)
 80165dc:	f7e9 ff78 	bl	80004d0 <__adddf3>
 80165e0:	4605      	mov	r5, r0
 80165e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80165e6:	2c00      	cmp	r4, #0
 80165e8:	d16a      	bne.n	80166c0 <_dtoa_r+0x4e0>
 80165ea:	2200      	movs	r2, #0
 80165ec:	4b61      	ldr	r3, [pc, #388]	@ (8016774 <_dtoa_r+0x594>)
 80165ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80165f2:	f7e9 ff6b 	bl	80004cc <__aeabi_dsub>
 80165f6:	4602      	mov	r2, r0
 80165f8:	460b      	mov	r3, r1
 80165fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80165fe:	462a      	mov	r2, r5
 8016600:	4633      	mov	r3, r6
 8016602:	f7ea fbab 	bl	8000d5c <__aeabi_dcmpgt>
 8016606:	2800      	cmp	r0, #0
 8016608:	f040 8298 	bne.w	8016b3c <_dtoa_r+0x95c>
 801660c:	462a      	mov	r2, r5
 801660e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8016612:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016616:	f7ea fb83 	bl	8000d20 <__aeabi_dcmplt>
 801661a:	bb38      	cbnz	r0, 801666c <_dtoa_r+0x48c>
 801661c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8016620:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8016624:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8016626:	2b00      	cmp	r3, #0
 8016628:	f2c0 8157 	blt.w	80168da <_dtoa_r+0x6fa>
 801662c:	2f0e      	cmp	r7, #14
 801662e:	f300 8154 	bgt.w	80168da <_dtoa_r+0x6fa>
 8016632:	4b4b      	ldr	r3, [pc, #300]	@ (8016760 <_dtoa_r+0x580>)
 8016634:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8016638:	ed93 7b00 	vldr	d7, [r3]
 801663c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801663e:	2b00      	cmp	r3, #0
 8016640:	ed8d 7b00 	vstr	d7, [sp]
 8016644:	f280 80e5 	bge.w	8016812 <_dtoa_r+0x632>
 8016648:	9b03      	ldr	r3, [sp, #12]
 801664a:	2b00      	cmp	r3, #0
 801664c:	f300 80e1 	bgt.w	8016812 <_dtoa_r+0x632>
 8016650:	d10c      	bne.n	801666c <_dtoa_r+0x48c>
 8016652:	2200      	movs	r2, #0
 8016654:	4b47      	ldr	r3, [pc, #284]	@ (8016774 <_dtoa_r+0x594>)
 8016656:	ec51 0b17 	vmov	r0, r1, d7
 801665a:	f7ea f8ef 	bl	800083c <__aeabi_dmul>
 801665e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016662:	f7ea fb71 	bl	8000d48 <__aeabi_dcmpge>
 8016666:	2800      	cmp	r0, #0
 8016668:	f000 8266 	beq.w	8016b38 <_dtoa_r+0x958>
 801666c:	2400      	movs	r4, #0
 801666e:	4625      	mov	r5, r4
 8016670:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016672:	4656      	mov	r6, sl
 8016674:	ea6f 0803 	mvn.w	r8, r3
 8016678:	2700      	movs	r7, #0
 801667a:	4621      	mov	r1, r4
 801667c:	4648      	mov	r0, r9
 801667e:	f000 fcc1 	bl	8017004 <_Bfree>
 8016682:	2d00      	cmp	r5, #0
 8016684:	f000 80bd 	beq.w	8016802 <_dtoa_r+0x622>
 8016688:	b12f      	cbz	r7, 8016696 <_dtoa_r+0x4b6>
 801668a:	42af      	cmp	r7, r5
 801668c:	d003      	beq.n	8016696 <_dtoa_r+0x4b6>
 801668e:	4639      	mov	r1, r7
 8016690:	4648      	mov	r0, r9
 8016692:	f000 fcb7 	bl	8017004 <_Bfree>
 8016696:	4629      	mov	r1, r5
 8016698:	4648      	mov	r0, r9
 801669a:	f000 fcb3 	bl	8017004 <_Bfree>
 801669e:	e0b0      	b.n	8016802 <_dtoa_r+0x622>
 80166a0:	07e2      	lsls	r2, r4, #31
 80166a2:	d505      	bpl.n	80166b0 <_dtoa_r+0x4d0>
 80166a4:	3601      	adds	r6, #1
 80166a6:	e9d5 2300 	ldrd	r2, r3, [r5]
 80166aa:	f7ea f8c7 	bl	800083c <__aeabi_dmul>
 80166ae:	2301      	movs	r3, #1
 80166b0:	1064      	asrs	r4, r4, #1
 80166b2:	3508      	adds	r5, #8
 80166b4:	e762      	b.n	801657c <_dtoa_r+0x39c>
 80166b6:	2602      	movs	r6, #2
 80166b8:	e765      	b.n	8016586 <_dtoa_r+0x3a6>
 80166ba:	46b8      	mov	r8, r7
 80166bc:	9c03      	ldr	r4, [sp, #12]
 80166be:	e784      	b.n	80165ca <_dtoa_r+0x3ea>
 80166c0:	4b27      	ldr	r3, [pc, #156]	@ (8016760 <_dtoa_r+0x580>)
 80166c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80166c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80166c8:	4454      	add	r4, sl
 80166ca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80166ce:	2900      	cmp	r1, #0
 80166d0:	d054      	beq.n	801677c <_dtoa_r+0x59c>
 80166d2:	2000      	movs	r0, #0
 80166d4:	4928      	ldr	r1, [pc, #160]	@ (8016778 <_dtoa_r+0x598>)
 80166d6:	f7ea f9db 	bl	8000a90 <__aeabi_ddiv>
 80166da:	4633      	mov	r3, r6
 80166dc:	4656      	mov	r6, sl
 80166de:	462a      	mov	r2, r5
 80166e0:	f7e9 fef4 	bl	80004cc <__aeabi_dsub>
 80166e4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80166e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80166ec:	f7ea fb56 	bl	8000d9c <__aeabi_d2iz>
 80166f0:	4605      	mov	r5, r0
 80166f2:	f7ea f839 	bl	8000768 <__aeabi_i2d>
 80166f6:	4602      	mov	r2, r0
 80166f8:	460b      	mov	r3, r1
 80166fa:	3530      	adds	r5, #48	@ 0x30
 80166fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016700:	f7e9 fee4 	bl	80004cc <__aeabi_dsub>
 8016704:	4602      	mov	r2, r0
 8016706:	460b      	mov	r3, r1
 8016708:	f806 5b01 	strb.w	r5, [r6], #1
 801670c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016710:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8016714:	f7ea fb04 	bl	8000d20 <__aeabi_dcmplt>
 8016718:	2800      	cmp	r0, #0
 801671a:	d172      	bne.n	8016802 <_dtoa_r+0x622>
 801671c:	2000      	movs	r0, #0
 801671e:	4912      	ldr	r1, [pc, #72]	@ (8016768 <_dtoa_r+0x588>)
 8016720:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016724:	f7e9 fed2 	bl	80004cc <__aeabi_dsub>
 8016728:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801672c:	f7ea faf8 	bl	8000d20 <__aeabi_dcmplt>
 8016730:	2800      	cmp	r0, #0
 8016732:	f040 80b4 	bne.w	801689e <_dtoa_r+0x6be>
 8016736:	42a6      	cmp	r6, r4
 8016738:	f43f af70 	beq.w	801661c <_dtoa_r+0x43c>
 801673c:	2200      	movs	r2, #0
 801673e:	4b0b      	ldr	r3, [pc, #44]	@ (801676c <_dtoa_r+0x58c>)
 8016740:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8016744:	f7ea f87a 	bl	800083c <__aeabi_dmul>
 8016748:	2200      	movs	r2, #0
 801674a:	4b08      	ldr	r3, [pc, #32]	@ (801676c <_dtoa_r+0x58c>)
 801674c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8016750:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016754:	f7ea f872 	bl	800083c <__aeabi_dmul>
 8016758:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801675c:	e7c4      	b.n	80166e8 <_dtoa_r+0x508>
 801675e:	bf00      	nop
 8016760:	0802e6e8 	.word	0x0802e6e8
 8016764:	0802e6c0 	.word	0x0802e6c0
 8016768:	3ff00000 	.word	0x3ff00000
 801676c:	40240000 	.word	0x40240000
 8016770:	401c0000 	.word	0x401c0000
 8016774:	40140000 	.word	0x40140000
 8016778:	3fe00000 	.word	0x3fe00000
 801677c:	4631      	mov	r1, r6
 801677e:	4656      	mov	r6, sl
 8016780:	4628      	mov	r0, r5
 8016782:	f7ea f85b 	bl	800083c <__aeabi_dmul>
 8016786:	9413      	str	r4, [sp, #76]	@ 0x4c
 8016788:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801678c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016790:	f7ea fb04 	bl	8000d9c <__aeabi_d2iz>
 8016794:	4605      	mov	r5, r0
 8016796:	f7e9 ffe7 	bl	8000768 <__aeabi_i2d>
 801679a:	4602      	mov	r2, r0
 801679c:	3530      	adds	r5, #48	@ 0x30
 801679e:	460b      	mov	r3, r1
 80167a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80167a4:	f7e9 fe92 	bl	80004cc <__aeabi_dsub>
 80167a8:	f806 5b01 	strb.w	r5, [r6], #1
 80167ac:	4602      	mov	r2, r0
 80167ae:	460b      	mov	r3, r1
 80167b0:	42a6      	cmp	r6, r4
 80167b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80167b6:	f04f 0200 	mov.w	r2, #0
 80167ba:	d124      	bne.n	8016806 <_dtoa_r+0x626>
 80167bc:	4baf      	ldr	r3, [pc, #700]	@ (8016a7c <_dtoa_r+0x89c>)
 80167be:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80167c2:	f7e9 fe85 	bl	80004d0 <__adddf3>
 80167c6:	4602      	mov	r2, r0
 80167c8:	460b      	mov	r3, r1
 80167ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80167ce:	f7ea fac5 	bl	8000d5c <__aeabi_dcmpgt>
 80167d2:	2800      	cmp	r0, #0
 80167d4:	d163      	bne.n	801689e <_dtoa_r+0x6be>
 80167d6:	2000      	movs	r0, #0
 80167d8:	49a8      	ldr	r1, [pc, #672]	@ (8016a7c <_dtoa_r+0x89c>)
 80167da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80167de:	f7e9 fe75 	bl	80004cc <__aeabi_dsub>
 80167e2:	4602      	mov	r2, r0
 80167e4:	460b      	mov	r3, r1
 80167e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80167ea:	f7ea fa99 	bl	8000d20 <__aeabi_dcmplt>
 80167ee:	2800      	cmp	r0, #0
 80167f0:	f43f af14 	beq.w	801661c <_dtoa_r+0x43c>
 80167f4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80167f6:	1e73      	subs	r3, r6, #1
 80167f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80167fa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80167fe:	2b30      	cmp	r3, #48	@ 0x30
 8016800:	d0f8      	beq.n	80167f4 <_dtoa_r+0x614>
 8016802:	4647      	mov	r7, r8
 8016804:	e03b      	b.n	801687e <_dtoa_r+0x69e>
 8016806:	4b9e      	ldr	r3, [pc, #632]	@ (8016a80 <_dtoa_r+0x8a0>)
 8016808:	f7ea f818 	bl	800083c <__aeabi_dmul>
 801680c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016810:	e7bc      	b.n	801678c <_dtoa_r+0x5ac>
 8016812:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8016816:	4656      	mov	r6, sl
 8016818:	4620      	mov	r0, r4
 801681a:	4629      	mov	r1, r5
 801681c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016820:	f7ea f936 	bl	8000a90 <__aeabi_ddiv>
 8016824:	f7ea faba 	bl	8000d9c <__aeabi_d2iz>
 8016828:	4680      	mov	r8, r0
 801682a:	f7e9 ff9d 	bl	8000768 <__aeabi_i2d>
 801682e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016832:	f7ea f803 	bl	800083c <__aeabi_dmul>
 8016836:	4602      	mov	r2, r0
 8016838:	4620      	mov	r0, r4
 801683a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801683e:	460b      	mov	r3, r1
 8016840:	4629      	mov	r1, r5
 8016842:	f7e9 fe43 	bl	80004cc <__aeabi_dsub>
 8016846:	9d03      	ldr	r5, [sp, #12]
 8016848:	f806 4b01 	strb.w	r4, [r6], #1
 801684c:	eba6 040a 	sub.w	r4, r6, sl
 8016850:	4602      	mov	r2, r0
 8016852:	460b      	mov	r3, r1
 8016854:	42a5      	cmp	r5, r4
 8016856:	d133      	bne.n	80168c0 <_dtoa_r+0x6e0>
 8016858:	f7e9 fe3a 	bl	80004d0 <__adddf3>
 801685c:	4604      	mov	r4, r0
 801685e:	460d      	mov	r5, r1
 8016860:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016864:	f7ea fa7a 	bl	8000d5c <__aeabi_dcmpgt>
 8016868:	b9c0      	cbnz	r0, 801689c <_dtoa_r+0x6bc>
 801686a:	4620      	mov	r0, r4
 801686c:	4629      	mov	r1, r5
 801686e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016872:	f7ea fa4b 	bl	8000d0c <__aeabi_dcmpeq>
 8016876:	b110      	cbz	r0, 801687e <_dtoa_r+0x69e>
 8016878:	f018 0f01 	tst.w	r8, #1
 801687c:	d10e      	bne.n	801689c <_dtoa_r+0x6bc>
 801687e:	9902      	ldr	r1, [sp, #8]
 8016880:	4648      	mov	r0, r9
 8016882:	f000 fbbf 	bl	8017004 <_Bfree>
 8016886:	2300      	movs	r3, #0
 8016888:	3701      	adds	r7, #1
 801688a:	7033      	strb	r3, [r6, #0]
 801688c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801688e:	601f      	str	r7, [r3, #0]
 8016890:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016892:	2b00      	cmp	r3, #0
 8016894:	f000 824c 	beq.w	8016d30 <_dtoa_r+0xb50>
 8016898:	601e      	str	r6, [r3, #0]
 801689a:	e249      	b.n	8016d30 <_dtoa_r+0xb50>
 801689c:	46b8      	mov	r8, r7
 801689e:	4633      	mov	r3, r6
 80168a0:	461e      	mov	r6, r3
 80168a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80168a6:	2a39      	cmp	r2, #57	@ 0x39
 80168a8:	d106      	bne.n	80168b8 <_dtoa_r+0x6d8>
 80168aa:	459a      	cmp	sl, r3
 80168ac:	d1f8      	bne.n	80168a0 <_dtoa_r+0x6c0>
 80168ae:	2230      	movs	r2, #48	@ 0x30
 80168b0:	f108 0801 	add.w	r8, r8, #1
 80168b4:	f88a 2000 	strb.w	r2, [sl]
 80168b8:	781a      	ldrb	r2, [r3, #0]
 80168ba:	3201      	adds	r2, #1
 80168bc:	701a      	strb	r2, [r3, #0]
 80168be:	e7a0      	b.n	8016802 <_dtoa_r+0x622>
 80168c0:	2200      	movs	r2, #0
 80168c2:	4b6f      	ldr	r3, [pc, #444]	@ (8016a80 <_dtoa_r+0x8a0>)
 80168c4:	f7e9 ffba 	bl	800083c <__aeabi_dmul>
 80168c8:	2200      	movs	r2, #0
 80168ca:	2300      	movs	r3, #0
 80168cc:	4604      	mov	r4, r0
 80168ce:	460d      	mov	r5, r1
 80168d0:	f7ea fa1c 	bl	8000d0c <__aeabi_dcmpeq>
 80168d4:	2800      	cmp	r0, #0
 80168d6:	d09f      	beq.n	8016818 <_dtoa_r+0x638>
 80168d8:	e7d1      	b.n	801687e <_dtoa_r+0x69e>
 80168da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80168dc:	2a00      	cmp	r2, #0
 80168de:	f000 80ea 	beq.w	8016ab6 <_dtoa_r+0x8d6>
 80168e2:	9a07      	ldr	r2, [sp, #28]
 80168e4:	2a01      	cmp	r2, #1
 80168e6:	f300 80cd 	bgt.w	8016a84 <_dtoa_r+0x8a4>
 80168ea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80168ec:	2a00      	cmp	r2, #0
 80168ee:	f000 80c1 	beq.w	8016a74 <_dtoa_r+0x894>
 80168f2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80168f6:	9c08      	ldr	r4, [sp, #32]
 80168f8:	9e00      	ldr	r6, [sp, #0]
 80168fa:	9a00      	ldr	r2, [sp, #0]
 80168fc:	2101      	movs	r1, #1
 80168fe:	4648      	mov	r0, r9
 8016900:	441a      	add	r2, r3
 8016902:	9200      	str	r2, [sp, #0]
 8016904:	9a06      	ldr	r2, [sp, #24]
 8016906:	441a      	add	r2, r3
 8016908:	9206      	str	r2, [sp, #24]
 801690a:	f000 fc31 	bl	8017170 <__i2b>
 801690e:	4605      	mov	r5, r0
 8016910:	b166      	cbz	r6, 801692c <_dtoa_r+0x74c>
 8016912:	9b06      	ldr	r3, [sp, #24]
 8016914:	2b00      	cmp	r3, #0
 8016916:	dd09      	ble.n	801692c <_dtoa_r+0x74c>
 8016918:	42b3      	cmp	r3, r6
 801691a:	9a00      	ldr	r2, [sp, #0]
 801691c:	bfa8      	it	ge
 801691e:	4633      	movge	r3, r6
 8016920:	1ad2      	subs	r2, r2, r3
 8016922:	1af6      	subs	r6, r6, r3
 8016924:	9200      	str	r2, [sp, #0]
 8016926:	9a06      	ldr	r2, [sp, #24]
 8016928:	1ad3      	subs	r3, r2, r3
 801692a:	9306      	str	r3, [sp, #24]
 801692c:	9b08      	ldr	r3, [sp, #32]
 801692e:	b30b      	cbz	r3, 8016974 <_dtoa_r+0x794>
 8016930:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016932:	2b00      	cmp	r3, #0
 8016934:	f000 80c6 	beq.w	8016ac4 <_dtoa_r+0x8e4>
 8016938:	2c00      	cmp	r4, #0
 801693a:	f000 80c0 	beq.w	8016abe <_dtoa_r+0x8de>
 801693e:	4629      	mov	r1, r5
 8016940:	4622      	mov	r2, r4
 8016942:	4648      	mov	r0, r9
 8016944:	f000 fcce 	bl	80172e4 <__pow5mult>
 8016948:	9a02      	ldr	r2, [sp, #8]
 801694a:	4601      	mov	r1, r0
 801694c:	4605      	mov	r5, r0
 801694e:	4648      	mov	r0, r9
 8016950:	f000 fc24 	bl	801719c <__multiply>
 8016954:	9902      	ldr	r1, [sp, #8]
 8016956:	4680      	mov	r8, r0
 8016958:	4648      	mov	r0, r9
 801695a:	f000 fb53 	bl	8017004 <_Bfree>
 801695e:	9b08      	ldr	r3, [sp, #32]
 8016960:	1b1b      	subs	r3, r3, r4
 8016962:	9308      	str	r3, [sp, #32]
 8016964:	f000 80b1 	beq.w	8016aca <_dtoa_r+0x8ea>
 8016968:	9a08      	ldr	r2, [sp, #32]
 801696a:	4641      	mov	r1, r8
 801696c:	4648      	mov	r0, r9
 801696e:	f000 fcb9 	bl	80172e4 <__pow5mult>
 8016972:	9002      	str	r0, [sp, #8]
 8016974:	2101      	movs	r1, #1
 8016976:	4648      	mov	r0, r9
 8016978:	f000 fbfa 	bl	8017170 <__i2b>
 801697c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801697e:	4604      	mov	r4, r0
 8016980:	2b00      	cmp	r3, #0
 8016982:	f000 81d9 	beq.w	8016d38 <_dtoa_r+0xb58>
 8016986:	461a      	mov	r2, r3
 8016988:	4601      	mov	r1, r0
 801698a:	4648      	mov	r0, r9
 801698c:	f000 fcaa 	bl	80172e4 <__pow5mult>
 8016990:	9b07      	ldr	r3, [sp, #28]
 8016992:	4604      	mov	r4, r0
 8016994:	2b01      	cmp	r3, #1
 8016996:	f300 809f 	bgt.w	8016ad8 <_dtoa_r+0x8f8>
 801699a:	9b04      	ldr	r3, [sp, #16]
 801699c:	2b00      	cmp	r3, #0
 801699e:	f040 8097 	bne.w	8016ad0 <_dtoa_r+0x8f0>
 80169a2:	9b05      	ldr	r3, [sp, #20]
 80169a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80169a8:	2b00      	cmp	r3, #0
 80169aa:	f040 8093 	bne.w	8016ad4 <_dtoa_r+0x8f4>
 80169ae:	9b05      	ldr	r3, [sp, #20]
 80169b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80169b4:	0d1b      	lsrs	r3, r3, #20
 80169b6:	051b      	lsls	r3, r3, #20
 80169b8:	b133      	cbz	r3, 80169c8 <_dtoa_r+0x7e8>
 80169ba:	9b00      	ldr	r3, [sp, #0]
 80169bc:	3301      	adds	r3, #1
 80169be:	9300      	str	r3, [sp, #0]
 80169c0:	9b06      	ldr	r3, [sp, #24]
 80169c2:	3301      	adds	r3, #1
 80169c4:	9306      	str	r3, [sp, #24]
 80169c6:	2301      	movs	r3, #1
 80169c8:	9308      	str	r3, [sp, #32]
 80169ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80169cc:	2b00      	cmp	r3, #0
 80169ce:	f000 81b9 	beq.w	8016d44 <_dtoa_r+0xb64>
 80169d2:	6923      	ldr	r3, [r4, #16]
 80169d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80169d8:	6918      	ldr	r0, [r3, #16]
 80169da:	f000 fb7d 	bl	80170d8 <__hi0bits>
 80169de:	f1c0 0020 	rsb	r0, r0, #32
 80169e2:	9b06      	ldr	r3, [sp, #24]
 80169e4:	4418      	add	r0, r3
 80169e6:	f010 001f 	ands.w	r0, r0, #31
 80169ea:	f000 8082 	beq.w	8016af2 <_dtoa_r+0x912>
 80169ee:	f1c0 0320 	rsb	r3, r0, #32
 80169f2:	2b04      	cmp	r3, #4
 80169f4:	dd73      	ble.n	8016ade <_dtoa_r+0x8fe>
 80169f6:	f1c0 001c 	rsb	r0, r0, #28
 80169fa:	9b00      	ldr	r3, [sp, #0]
 80169fc:	4403      	add	r3, r0
 80169fe:	4406      	add	r6, r0
 8016a00:	9300      	str	r3, [sp, #0]
 8016a02:	9b06      	ldr	r3, [sp, #24]
 8016a04:	4403      	add	r3, r0
 8016a06:	9306      	str	r3, [sp, #24]
 8016a08:	9b00      	ldr	r3, [sp, #0]
 8016a0a:	2b00      	cmp	r3, #0
 8016a0c:	dd05      	ble.n	8016a1a <_dtoa_r+0x83a>
 8016a0e:	461a      	mov	r2, r3
 8016a10:	9902      	ldr	r1, [sp, #8]
 8016a12:	4648      	mov	r0, r9
 8016a14:	f000 fcc0 	bl	8017398 <__lshift>
 8016a18:	9002      	str	r0, [sp, #8]
 8016a1a:	9b06      	ldr	r3, [sp, #24]
 8016a1c:	2b00      	cmp	r3, #0
 8016a1e:	dd05      	ble.n	8016a2c <_dtoa_r+0x84c>
 8016a20:	4621      	mov	r1, r4
 8016a22:	461a      	mov	r2, r3
 8016a24:	4648      	mov	r0, r9
 8016a26:	f000 fcb7 	bl	8017398 <__lshift>
 8016a2a:	4604      	mov	r4, r0
 8016a2c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016a2e:	2b00      	cmp	r3, #0
 8016a30:	d061      	beq.n	8016af6 <_dtoa_r+0x916>
 8016a32:	4621      	mov	r1, r4
 8016a34:	9802      	ldr	r0, [sp, #8]
 8016a36:	f000 fd1b 	bl	8017470 <__mcmp>
 8016a3a:	2800      	cmp	r0, #0
 8016a3c:	da5b      	bge.n	8016af6 <_dtoa_r+0x916>
 8016a3e:	2300      	movs	r3, #0
 8016a40:	220a      	movs	r2, #10
 8016a42:	9902      	ldr	r1, [sp, #8]
 8016a44:	4648      	mov	r0, r9
 8016a46:	f000 faff 	bl	8017048 <__multadd>
 8016a4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016a4c:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8016a50:	9002      	str	r0, [sp, #8]
 8016a52:	2b00      	cmp	r3, #0
 8016a54:	f000 8178 	beq.w	8016d48 <_dtoa_r+0xb68>
 8016a58:	4629      	mov	r1, r5
 8016a5a:	2300      	movs	r3, #0
 8016a5c:	220a      	movs	r2, #10
 8016a5e:	4648      	mov	r0, r9
 8016a60:	f000 faf2 	bl	8017048 <__multadd>
 8016a64:	f1bb 0f00 	cmp.w	fp, #0
 8016a68:	4605      	mov	r5, r0
 8016a6a:	dc6f      	bgt.n	8016b4c <_dtoa_r+0x96c>
 8016a6c:	9b07      	ldr	r3, [sp, #28]
 8016a6e:	2b02      	cmp	r3, #2
 8016a70:	dc49      	bgt.n	8016b06 <_dtoa_r+0x926>
 8016a72:	e06b      	b.n	8016b4c <_dtoa_r+0x96c>
 8016a74:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8016a76:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8016a7a:	e73c      	b.n	80168f6 <_dtoa_r+0x716>
 8016a7c:	3fe00000 	.word	0x3fe00000
 8016a80:	40240000 	.word	0x40240000
 8016a84:	9b03      	ldr	r3, [sp, #12]
 8016a86:	1e5c      	subs	r4, r3, #1
 8016a88:	9b08      	ldr	r3, [sp, #32]
 8016a8a:	42a3      	cmp	r3, r4
 8016a8c:	db09      	blt.n	8016aa2 <_dtoa_r+0x8c2>
 8016a8e:	1b1c      	subs	r4, r3, r4
 8016a90:	9b03      	ldr	r3, [sp, #12]
 8016a92:	2b00      	cmp	r3, #0
 8016a94:	f6bf af30 	bge.w	80168f8 <_dtoa_r+0x718>
 8016a98:	9b00      	ldr	r3, [sp, #0]
 8016a9a:	9a03      	ldr	r2, [sp, #12]
 8016a9c:	1a9e      	subs	r6, r3, r2
 8016a9e:	2300      	movs	r3, #0
 8016aa0:	e72b      	b.n	80168fa <_dtoa_r+0x71a>
 8016aa2:	9b08      	ldr	r3, [sp, #32]
 8016aa4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8016aa6:	1ae3      	subs	r3, r4, r3
 8016aa8:	9408      	str	r4, [sp, #32]
 8016aaa:	9e00      	ldr	r6, [sp, #0]
 8016aac:	2400      	movs	r4, #0
 8016aae:	441a      	add	r2, r3
 8016ab0:	9b03      	ldr	r3, [sp, #12]
 8016ab2:	920d      	str	r2, [sp, #52]	@ 0x34
 8016ab4:	e721      	b.n	80168fa <_dtoa_r+0x71a>
 8016ab6:	9c08      	ldr	r4, [sp, #32]
 8016ab8:	9e00      	ldr	r6, [sp, #0]
 8016aba:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8016abc:	e728      	b.n	8016910 <_dtoa_r+0x730>
 8016abe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8016ac2:	e751      	b.n	8016968 <_dtoa_r+0x788>
 8016ac4:	9a08      	ldr	r2, [sp, #32]
 8016ac6:	9902      	ldr	r1, [sp, #8]
 8016ac8:	e750      	b.n	801696c <_dtoa_r+0x78c>
 8016aca:	f8cd 8008 	str.w	r8, [sp, #8]
 8016ace:	e751      	b.n	8016974 <_dtoa_r+0x794>
 8016ad0:	2300      	movs	r3, #0
 8016ad2:	e779      	b.n	80169c8 <_dtoa_r+0x7e8>
 8016ad4:	9b04      	ldr	r3, [sp, #16]
 8016ad6:	e777      	b.n	80169c8 <_dtoa_r+0x7e8>
 8016ad8:	2300      	movs	r3, #0
 8016ada:	9308      	str	r3, [sp, #32]
 8016adc:	e779      	b.n	80169d2 <_dtoa_r+0x7f2>
 8016ade:	d093      	beq.n	8016a08 <_dtoa_r+0x828>
 8016ae0:	331c      	adds	r3, #28
 8016ae2:	9a00      	ldr	r2, [sp, #0]
 8016ae4:	441a      	add	r2, r3
 8016ae6:	441e      	add	r6, r3
 8016ae8:	9200      	str	r2, [sp, #0]
 8016aea:	9a06      	ldr	r2, [sp, #24]
 8016aec:	441a      	add	r2, r3
 8016aee:	9206      	str	r2, [sp, #24]
 8016af0:	e78a      	b.n	8016a08 <_dtoa_r+0x828>
 8016af2:	4603      	mov	r3, r0
 8016af4:	e7f4      	b.n	8016ae0 <_dtoa_r+0x900>
 8016af6:	9b03      	ldr	r3, [sp, #12]
 8016af8:	46b8      	mov	r8, r7
 8016afa:	2b00      	cmp	r3, #0
 8016afc:	dc20      	bgt.n	8016b40 <_dtoa_r+0x960>
 8016afe:	469b      	mov	fp, r3
 8016b00:	9b07      	ldr	r3, [sp, #28]
 8016b02:	2b02      	cmp	r3, #2
 8016b04:	dd1e      	ble.n	8016b44 <_dtoa_r+0x964>
 8016b06:	f1bb 0f00 	cmp.w	fp, #0
 8016b0a:	f47f adb1 	bne.w	8016670 <_dtoa_r+0x490>
 8016b0e:	4621      	mov	r1, r4
 8016b10:	465b      	mov	r3, fp
 8016b12:	2205      	movs	r2, #5
 8016b14:	4648      	mov	r0, r9
 8016b16:	f000 fa97 	bl	8017048 <__multadd>
 8016b1a:	4601      	mov	r1, r0
 8016b1c:	4604      	mov	r4, r0
 8016b1e:	9802      	ldr	r0, [sp, #8]
 8016b20:	f000 fca6 	bl	8017470 <__mcmp>
 8016b24:	2800      	cmp	r0, #0
 8016b26:	f77f ada3 	ble.w	8016670 <_dtoa_r+0x490>
 8016b2a:	4656      	mov	r6, sl
 8016b2c:	2331      	movs	r3, #49	@ 0x31
 8016b2e:	f108 0801 	add.w	r8, r8, #1
 8016b32:	f806 3b01 	strb.w	r3, [r6], #1
 8016b36:	e59f      	b.n	8016678 <_dtoa_r+0x498>
 8016b38:	46b8      	mov	r8, r7
 8016b3a:	9c03      	ldr	r4, [sp, #12]
 8016b3c:	4625      	mov	r5, r4
 8016b3e:	e7f4      	b.n	8016b2a <_dtoa_r+0x94a>
 8016b40:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8016b44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016b46:	2b00      	cmp	r3, #0
 8016b48:	f000 8102 	beq.w	8016d50 <_dtoa_r+0xb70>
 8016b4c:	2e00      	cmp	r6, #0
 8016b4e:	dd05      	ble.n	8016b5c <_dtoa_r+0x97c>
 8016b50:	4629      	mov	r1, r5
 8016b52:	4632      	mov	r2, r6
 8016b54:	4648      	mov	r0, r9
 8016b56:	f000 fc1f 	bl	8017398 <__lshift>
 8016b5a:	4605      	mov	r5, r0
 8016b5c:	9b08      	ldr	r3, [sp, #32]
 8016b5e:	2b00      	cmp	r3, #0
 8016b60:	d05c      	beq.n	8016c1c <_dtoa_r+0xa3c>
 8016b62:	6869      	ldr	r1, [r5, #4]
 8016b64:	4648      	mov	r0, r9
 8016b66:	f000 fa0d 	bl	8016f84 <_Balloc>
 8016b6a:	4606      	mov	r6, r0
 8016b6c:	b928      	cbnz	r0, 8016b7a <_dtoa_r+0x99a>
 8016b6e:	4b83      	ldr	r3, [pc, #524]	@ (8016d7c <_dtoa_r+0xb9c>)
 8016b70:	4602      	mov	r2, r0
 8016b72:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8016b76:	f7ff bb4a 	b.w	801620e <_dtoa_r+0x2e>
 8016b7a:	692a      	ldr	r2, [r5, #16]
 8016b7c:	f105 010c 	add.w	r1, r5, #12
 8016b80:	300c      	adds	r0, #12
 8016b82:	3202      	adds	r2, #2
 8016b84:	0092      	lsls	r2, r2, #2
 8016b86:	f7ff fa8e 	bl	80160a6 <memcpy>
 8016b8a:	2201      	movs	r2, #1
 8016b8c:	4631      	mov	r1, r6
 8016b8e:	4648      	mov	r0, r9
 8016b90:	f000 fc02 	bl	8017398 <__lshift>
 8016b94:	f10a 0301 	add.w	r3, sl, #1
 8016b98:	462f      	mov	r7, r5
 8016b9a:	4605      	mov	r5, r0
 8016b9c:	9300      	str	r3, [sp, #0]
 8016b9e:	eb0a 030b 	add.w	r3, sl, fp
 8016ba2:	9308      	str	r3, [sp, #32]
 8016ba4:	9b04      	ldr	r3, [sp, #16]
 8016ba6:	f003 0301 	and.w	r3, r3, #1
 8016baa:	9306      	str	r3, [sp, #24]
 8016bac:	9b00      	ldr	r3, [sp, #0]
 8016bae:	4621      	mov	r1, r4
 8016bb0:	9802      	ldr	r0, [sp, #8]
 8016bb2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8016bb6:	f7ff fa83 	bl	80160c0 <quorem>
 8016bba:	4603      	mov	r3, r0
 8016bbc:	4639      	mov	r1, r7
 8016bbe:	9003      	str	r0, [sp, #12]
 8016bc0:	3330      	adds	r3, #48	@ 0x30
 8016bc2:	9802      	ldr	r0, [sp, #8]
 8016bc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8016bc6:	f000 fc53 	bl	8017470 <__mcmp>
 8016bca:	462a      	mov	r2, r5
 8016bcc:	9004      	str	r0, [sp, #16]
 8016bce:	4621      	mov	r1, r4
 8016bd0:	4648      	mov	r0, r9
 8016bd2:	f000 fc69 	bl	80174a8 <__mdiff>
 8016bd6:	68c2      	ldr	r2, [r0, #12]
 8016bd8:	4606      	mov	r6, r0
 8016bda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016bdc:	bb02      	cbnz	r2, 8016c20 <_dtoa_r+0xa40>
 8016bde:	4601      	mov	r1, r0
 8016be0:	9802      	ldr	r0, [sp, #8]
 8016be2:	f000 fc45 	bl	8017470 <__mcmp>
 8016be6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016be8:	4602      	mov	r2, r0
 8016bea:	4631      	mov	r1, r6
 8016bec:	4648      	mov	r0, r9
 8016bee:	920c      	str	r2, [sp, #48]	@ 0x30
 8016bf0:	9309      	str	r3, [sp, #36]	@ 0x24
 8016bf2:	f000 fa07 	bl	8017004 <_Bfree>
 8016bf6:	9b07      	ldr	r3, [sp, #28]
 8016bf8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8016bfa:	9e00      	ldr	r6, [sp, #0]
 8016bfc:	ea42 0103 	orr.w	r1, r2, r3
 8016c00:	9b06      	ldr	r3, [sp, #24]
 8016c02:	4319      	orrs	r1, r3
 8016c04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016c06:	d10d      	bne.n	8016c24 <_dtoa_r+0xa44>
 8016c08:	2b39      	cmp	r3, #57	@ 0x39
 8016c0a:	d027      	beq.n	8016c5c <_dtoa_r+0xa7c>
 8016c0c:	9a04      	ldr	r2, [sp, #16]
 8016c0e:	2a00      	cmp	r2, #0
 8016c10:	dd01      	ble.n	8016c16 <_dtoa_r+0xa36>
 8016c12:	9b03      	ldr	r3, [sp, #12]
 8016c14:	3331      	adds	r3, #49	@ 0x31
 8016c16:	f88b 3000 	strb.w	r3, [fp]
 8016c1a:	e52e      	b.n	801667a <_dtoa_r+0x49a>
 8016c1c:	4628      	mov	r0, r5
 8016c1e:	e7b9      	b.n	8016b94 <_dtoa_r+0x9b4>
 8016c20:	2201      	movs	r2, #1
 8016c22:	e7e2      	b.n	8016bea <_dtoa_r+0xa0a>
 8016c24:	9904      	ldr	r1, [sp, #16]
 8016c26:	2900      	cmp	r1, #0
 8016c28:	db04      	blt.n	8016c34 <_dtoa_r+0xa54>
 8016c2a:	9807      	ldr	r0, [sp, #28]
 8016c2c:	4301      	orrs	r1, r0
 8016c2e:	9806      	ldr	r0, [sp, #24]
 8016c30:	4301      	orrs	r1, r0
 8016c32:	d120      	bne.n	8016c76 <_dtoa_r+0xa96>
 8016c34:	2a00      	cmp	r2, #0
 8016c36:	ddee      	ble.n	8016c16 <_dtoa_r+0xa36>
 8016c38:	2201      	movs	r2, #1
 8016c3a:	9902      	ldr	r1, [sp, #8]
 8016c3c:	4648      	mov	r0, r9
 8016c3e:	9300      	str	r3, [sp, #0]
 8016c40:	f000 fbaa 	bl	8017398 <__lshift>
 8016c44:	4621      	mov	r1, r4
 8016c46:	9002      	str	r0, [sp, #8]
 8016c48:	f000 fc12 	bl	8017470 <__mcmp>
 8016c4c:	2800      	cmp	r0, #0
 8016c4e:	9b00      	ldr	r3, [sp, #0]
 8016c50:	dc02      	bgt.n	8016c58 <_dtoa_r+0xa78>
 8016c52:	d1e0      	bne.n	8016c16 <_dtoa_r+0xa36>
 8016c54:	07da      	lsls	r2, r3, #31
 8016c56:	d5de      	bpl.n	8016c16 <_dtoa_r+0xa36>
 8016c58:	2b39      	cmp	r3, #57	@ 0x39
 8016c5a:	d1da      	bne.n	8016c12 <_dtoa_r+0xa32>
 8016c5c:	2339      	movs	r3, #57	@ 0x39
 8016c5e:	f88b 3000 	strb.w	r3, [fp]
 8016c62:	4633      	mov	r3, r6
 8016c64:	461e      	mov	r6, r3
 8016c66:	3b01      	subs	r3, #1
 8016c68:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8016c6c:	2a39      	cmp	r2, #57	@ 0x39
 8016c6e:	d04f      	beq.n	8016d10 <_dtoa_r+0xb30>
 8016c70:	3201      	adds	r2, #1
 8016c72:	701a      	strb	r2, [r3, #0]
 8016c74:	e501      	b.n	801667a <_dtoa_r+0x49a>
 8016c76:	2a00      	cmp	r2, #0
 8016c78:	dd03      	ble.n	8016c82 <_dtoa_r+0xaa2>
 8016c7a:	2b39      	cmp	r3, #57	@ 0x39
 8016c7c:	d0ee      	beq.n	8016c5c <_dtoa_r+0xa7c>
 8016c7e:	3301      	adds	r3, #1
 8016c80:	e7c9      	b.n	8016c16 <_dtoa_r+0xa36>
 8016c82:	9a00      	ldr	r2, [sp, #0]
 8016c84:	9908      	ldr	r1, [sp, #32]
 8016c86:	f802 3c01 	strb.w	r3, [r2, #-1]
 8016c8a:	428a      	cmp	r2, r1
 8016c8c:	d029      	beq.n	8016ce2 <_dtoa_r+0xb02>
 8016c8e:	2300      	movs	r3, #0
 8016c90:	220a      	movs	r2, #10
 8016c92:	9902      	ldr	r1, [sp, #8]
 8016c94:	4648      	mov	r0, r9
 8016c96:	f000 f9d7 	bl	8017048 <__multadd>
 8016c9a:	42af      	cmp	r7, r5
 8016c9c:	9002      	str	r0, [sp, #8]
 8016c9e:	f04f 0300 	mov.w	r3, #0
 8016ca2:	f04f 020a 	mov.w	r2, #10
 8016ca6:	4639      	mov	r1, r7
 8016ca8:	4648      	mov	r0, r9
 8016caa:	d107      	bne.n	8016cbc <_dtoa_r+0xadc>
 8016cac:	f000 f9cc 	bl	8017048 <__multadd>
 8016cb0:	4607      	mov	r7, r0
 8016cb2:	4605      	mov	r5, r0
 8016cb4:	9b00      	ldr	r3, [sp, #0]
 8016cb6:	3301      	adds	r3, #1
 8016cb8:	9300      	str	r3, [sp, #0]
 8016cba:	e777      	b.n	8016bac <_dtoa_r+0x9cc>
 8016cbc:	f000 f9c4 	bl	8017048 <__multadd>
 8016cc0:	4629      	mov	r1, r5
 8016cc2:	4607      	mov	r7, r0
 8016cc4:	2300      	movs	r3, #0
 8016cc6:	220a      	movs	r2, #10
 8016cc8:	4648      	mov	r0, r9
 8016cca:	f000 f9bd 	bl	8017048 <__multadd>
 8016cce:	4605      	mov	r5, r0
 8016cd0:	e7f0      	b.n	8016cb4 <_dtoa_r+0xad4>
 8016cd2:	f1bb 0f00 	cmp.w	fp, #0
 8016cd6:	f04f 0700 	mov.w	r7, #0
 8016cda:	bfcc      	ite	gt
 8016cdc:	465e      	movgt	r6, fp
 8016cde:	2601      	movle	r6, #1
 8016ce0:	4456      	add	r6, sl
 8016ce2:	2201      	movs	r2, #1
 8016ce4:	9902      	ldr	r1, [sp, #8]
 8016ce6:	4648      	mov	r0, r9
 8016ce8:	9300      	str	r3, [sp, #0]
 8016cea:	f000 fb55 	bl	8017398 <__lshift>
 8016cee:	4621      	mov	r1, r4
 8016cf0:	9002      	str	r0, [sp, #8]
 8016cf2:	f000 fbbd 	bl	8017470 <__mcmp>
 8016cf6:	2800      	cmp	r0, #0
 8016cf8:	dcb3      	bgt.n	8016c62 <_dtoa_r+0xa82>
 8016cfa:	d102      	bne.n	8016d02 <_dtoa_r+0xb22>
 8016cfc:	9b00      	ldr	r3, [sp, #0]
 8016cfe:	07db      	lsls	r3, r3, #31
 8016d00:	d4af      	bmi.n	8016c62 <_dtoa_r+0xa82>
 8016d02:	4633      	mov	r3, r6
 8016d04:	461e      	mov	r6, r3
 8016d06:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016d0a:	2a30      	cmp	r2, #48	@ 0x30
 8016d0c:	d0fa      	beq.n	8016d04 <_dtoa_r+0xb24>
 8016d0e:	e4b4      	b.n	801667a <_dtoa_r+0x49a>
 8016d10:	459a      	cmp	sl, r3
 8016d12:	d1a7      	bne.n	8016c64 <_dtoa_r+0xa84>
 8016d14:	2331      	movs	r3, #49	@ 0x31
 8016d16:	f108 0801 	add.w	r8, r8, #1
 8016d1a:	f88a 3000 	strb.w	r3, [sl]
 8016d1e:	e4ac      	b.n	801667a <_dtoa_r+0x49a>
 8016d20:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016d22:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8016d80 <_dtoa_r+0xba0>
 8016d26:	b11b      	cbz	r3, 8016d30 <_dtoa_r+0xb50>
 8016d28:	f10a 0308 	add.w	r3, sl, #8
 8016d2c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8016d2e:	6013      	str	r3, [r2, #0]
 8016d30:	4650      	mov	r0, sl
 8016d32:	b017      	add	sp, #92	@ 0x5c
 8016d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016d38:	9b07      	ldr	r3, [sp, #28]
 8016d3a:	2b01      	cmp	r3, #1
 8016d3c:	f77f ae2d 	ble.w	801699a <_dtoa_r+0x7ba>
 8016d40:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016d42:	9308      	str	r3, [sp, #32]
 8016d44:	2001      	movs	r0, #1
 8016d46:	e64c      	b.n	80169e2 <_dtoa_r+0x802>
 8016d48:	f1bb 0f00 	cmp.w	fp, #0
 8016d4c:	f77f aed8 	ble.w	8016b00 <_dtoa_r+0x920>
 8016d50:	4656      	mov	r6, sl
 8016d52:	4621      	mov	r1, r4
 8016d54:	9802      	ldr	r0, [sp, #8]
 8016d56:	f7ff f9b3 	bl	80160c0 <quorem>
 8016d5a:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8016d5e:	f806 3b01 	strb.w	r3, [r6], #1
 8016d62:	eba6 020a 	sub.w	r2, r6, sl
 8016d66:	4593      	cmp	fp, r2
 8016d68:	ddb3      	ble.n	8016cd2 <_dtoa_r+0xaf2>
 8016d6a:	2300      	movs	r3, #0
 8016d6c:	220a      	movs	r2, #10
 8016d6e:	9902      	ldr	r1, [sp, #8]
 8016d70:	4648      	mov	r0, r9
 8016d72:	f000 f969 	bl	8017048 <__multadd>
 8016d76:	9002      	str	r0, [sp, #8]
 8016d78:	e7eb      	b.n	8016d52 <_dtoa_r+0xb72>
 8016d7a:	bf00      	nop
 8016d7c:	0802e5f0 	.word	0x0802e5f0
 8016d80:	0802e574 	.word	0x0802e574

08016d84 <_free_r>:
 8016d84:	b538      	push	{r3, r4, r5, lr}
 8016d86:	4605      	mov	r5, r0
 8016d88:	2900      	cmp	r1, #0
 8016d8a:	d041      	beq.n	8016e10 <_free_r+0x8c>
 8016d8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016d90:	1f0c      	subs	r4, r1, #4
 8016d92:	2b00      	cmp	r3, #0
 8016d94:	bfb8      	it	lt
 8016d96:	18e4      	addlt	r4, r4, r3
 8016d98:	f000 f8e8 	bl	8016f6c <__malloc_lock>
 8016d9c:	4a1d      	ldr	r2, [pc, #116]	@ (8016e14 <_free_r+0x90>)
 8016d9e:	6813      	ldr	r3, [r2, #0]
 8016da0:	b933      	cbnz	r3, 8016db0 <_free_r+0x2c>
 8016da2:	6063      	str	r3, [r4, #4]
 8016da4:	6014      	str	r4, [r2, #0]
 8016da6:	4628      	mov	r0, r5
 8016da8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016dac:	f000 b8e4 	b.w	8016f78 <__malloc_unlock>
 8016db0:	42a3      	cmp	r3, r4
 8016db2:	d908      	bls.n	8016dc6 <_free_r+0x42>
 8016db4:	6820      	ldr	r0, [r4, #0]
 8016db6:	1821      	adds	r1, r4, r0
 8016db8:	428b      	cmp	r3, r1
 8016dba:	bf01      	itttt	eq
 8016dbc:	6819      	ldreq	r1, [r3, #0]
 8016dbe:	685b      	ldreq	r3, [r3, #4]
 8016dc0:	1809      	addeq	r1, r1, r0
 8016dc2:	6021      	streq	r1, [r4, #0]
 8016dc4:	e7ed      	b.n	8016da2 <_free_r+0x1e>
 8016dc6:	461a      	mov	r2, r3
 8016dc8:	685b      	ldr	r3, [r3, #4]
 8016dca:	b10b      	cbz	r3, 8016dd0 <_free_r+0x4c>
 8016dcc:	42a3      	cmp	r3, r4
 8016dce:	d9fa      	bls.n	8016dc6 <_free_r+0x42>
 8016dd0:	6811      	ldr	r1, [r2, #0]
 8016dd2:	1850      	adds	r0, r2, r1
 8016dd4:	42a0      	cmp	r0, r4
 8016dd6:	d10b      	bne.n	8016df0 <_free_r+0x6c>
 8016dd8:	6820      	ldr	r0, [r4, #0]
 8016dda:	4401      	add	r1, r0
 8016ddc:	1850      	adds	r0, r2, r1
 8016dde:	6011      	str	r1, [r2, #0]
 8016de0:	4283      	cmp	r3, r0
 8016de2:	d1e0      	bne.n	8016da6 <_free_r+0x22>
 8016de4:	6818      	ldr	r0, [r3, #0]
 8016de6:	685b      	ldr	r3, [r3, #4]
 8016de8:	4408      	add	r0, r1
 8016dea:	6053      	str	r3, [r2, #4]
 8016dec:	6010      	str	r0, [r2, #0]
 8016dee:	e7da      	b.n	8016da6 <_free_r+0x22>
 8016df0:	d902      	bls.n	8016df8 <_free_r+0x74>
 8016df2:	230c      	movs	r3, #12
 8016df4:	602b      	str	r3, [r5, #0]
 8016df6:	e7d6      	b.n	8016da6 <_free_r+0x22>
 8016df8:	6820      	ldr	r0, [r4, #0]
 8016dfa:	1821      	adds	r1, r4, r0
 8016dfc:	428b      	cmp	r3, r1
 8016dfe:	bf02      	ittt	eq
 8016e00:	6819      	ldreq	r1, [r3, #0]
 8016e02:	685b      	ldreq	r3, [r3, #4]
 8016e04:	1809      	addeq	r1, r1, r0
 8016e06:	6063      	str	r3, [r4, #4]
 8016e08:	bf08      	it	eq
 8016e0a:	6021      	streq	r1, [r4, #0]
 8016e0c:	6054      	str	r4, [r2, #4]
 8016e0e:	e7ca      	b.n	8016da6 <_free_r+0x22>
 8016e10:	bd38      	pop	{r3, r4, r5, pc}
 8016e12:	bf00      	nop
 8016e14:	2000ab2c 	.word	0x2000ab2c

08016e18 <malloc>:
 8016e18:	4b02      	ldr	r3, [pc, #8]	@ (8016e24 <malloc+0xc>)
 8016e1a:	4601      	mov	r1, r0
 8016e1c:	6818      	ldr	r0, [r3, #0]
 8016e1e:	f000 b825 	b.w	8016e6c <_malloc_r>
 8016e22:	bf00      	nop
 8016e24:	20000024 	.word	0x20000024

08016e28 <sbrk_aligned>:
 8016e28:	b570      	push	{r4, r5, r6, lr}
 8016e2a:	4e0f      	ldr	r6, [pc, #60]	@ (8016e68 <sbrk_aligned+0x40>)
 8016e2c:	460c      	mov	r4, r1
 8016e2e:	4605      	mov	r5, r0
 8016e30:	6831      	ldr	r1, [r6, #0]
 8016e32:	b911      	cbnz	r1, 8016e3a <sbrk_aligned+0x12>
 8016e34:	f000 ff60 	bl	8017cf8 <_sbrk_r>
 8016e38:	6030      	str	r0, [r6, #0]
 8016e3a:	4621      	mov	r1, r4
 8016e3c:	4628      	mov	r0, r5
 8016e3e:	f000 ff5b 	bl	8017cf8 <_sbrk_r>
 8016e42:	1c43      	adds	r3, r0, #1
 8016e44:	d103      	bne.n	8016e4e <sbrk_aligned+0x26>
 8016e46:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8016e4a:	4620      	mov	r0, r4
 8016e4c:	bd70      	pop	{r4, r5, r6, pc}
 8016e4e:	1cc4      	adds	r4, r0, #3
 8016e50:	f024 0403 	bic.w	r4, r4, #3
 8016e54:	42a0      	cmp	r0, r4
 8016e56:	d0f8      	beq.n	8016e4a <sbrk_aligned+0x22>
 8016e58:	1a21      	subs	r1, r4, r0
 8016e5a:	4628      	mov	r0, r5
 8016e5c:	f000 ff4c 	bl	8017cf8 <_sbrk_r>
 8016e60:	3001      	adds	r0, #1
 8016e62:	d1f2      	bne.n	8016e4a <sbrk_aligned+0x22>
 8016e64:	e7ef      	b.n	8016e46 <sbrk_aligned+0x1e>
 8016e66:	bf00      	nop
 8016e68:	2000ab28 	.word	0x2000ab28

08016e6c <_malloc_r>:
 8016e6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016e70:	1ccd      	adds	r5, r1, #3
 8016e72:	4606      	mov	r6, r0
 8016e74:	f025 0503 	bic.w	r5, r5, #3
 8016e78:	3508      	adds	r5, #8
 8016e7a:	2d0c      	cmp	r5, #12
 8016e7c:	bf38      	it	cc
 8016e7e:	250c      	movcc	r5, #12
 8016e80:	2d00      	cmp	r5, #0
 8016e82:	db01      	blt.n	8016e88 <_malloc_r+0x1c>
 8016e84:	42a9      	cmp	r1, r5
 8016e86:	d904      	bls.n	8016e92 <_malloc_r+0x26>
 8016e88:	230c      	movs	r3, #12
 8016e8a:	6033      	str	r3, [r6, #0]
 8016e8c:	2000      	movs	r0, #0
 8016e8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016e92:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8016f68 <_malloc_r+0xfc>
 8016e96:	f000 f869 	bl	8016f6c <__malloc_lock>
 8016e9a:	f8d8 3000 	ldr.w	r3, [r8]
 8016e9e:	461c      	mov	r4, r3
 8016ea0:	bb44      	cbnz	r4, 8016ef4 <_malloc_r+0x88>
 8016ea2:	4629      	mov	r1, r5
 8016ea4:	4630      	mov	r0, r6
 8016ea6:	f7ff ffbf 	bl	8016e28 <sbrk_aligned>
 8016eaa:	1c43      	adds	r3, r0, #1
 8016eac:	4604      	mov	r4, r0
 8016eae:	d158      	bne.n	8016f62 <_malloc_r+0xf6>
 8016eb0:	f8d8 4000 	ldr.w	r4, [r8]
 8016eb4:	4627      	mov	r7, r4
 8016eb6:	2f00      	cmp	r7, #0
 8016eb8:	d143      	bne.n	8016f42 <_malloc_r+0xd6>
 8016eba:	2c00      	cmp	r4, #0
 8016ebc:	d04b      	beq.n	8016f56 <_malloc_r+0xea>
 8016ebe:	6823      	ldr	r3, [r4, #0]
 8016ec0:	4639      	mov	r1, r7
 8016ec2:	4630      	mov	r0, r6
 8016ec4:	eb04 0903 	add.w	r9, r4, r3
 8016ec8:	f000 ff16 	bl	8017cf8 <_sbrk_r>
 8016ecc:	4581      	cmp	r9, r0
 8016ece:	d142      	bne.n	8016f56 <_malloc_r+0xea>
 8016ed0:	6821      	ldr	r1, [r4, #0]
 8016ed2:	4630      	mov	r0, r6
 8016ed4:	1a6d      	subs	r5, r5, r1
 8016ed6:	4629      	mov	r1, r5
 8016ed8:	f7ff ffa6 	bl	8016e28 <sbrk_aligned>
 8016edc:	3001      	adds	r0, #1
 8016ede:	d03a      	beq.n	8016f56 <_malloc_r+0xea>
 8016ee0:	6823      	ldr	r3, [r4, #0]
 8016ee2:	442b      	add	r3, r5
 8016ee4:	6023      	str	r3, [r4, #0]
 8016ee6:	f8d8 3000 	ldr.w	r3, [r8]
 8016eea:	685a      	ldr	r2, [r3, #4]
 8016eec:	bb62      	cbnz	r2, 8016f48 <_malloc_r+0xdc>
 8016eee:	f8c8 7000 	str.w	r7, [r8]
 8016ef2:	e00f      	b.n	8016f14 <_malloc_r+0xa8>
 8016ef4:	6822      	ldr	r2, [r4, #0]
 8016ef6:	1b52      	subs	r2, r2, r5
 8016ef8:	d420      	bmi.n	8016f3c <_malloc_r+0xd0>
 8016efa:	2a0b      	cmp	r2, #11
 8016efc:	d917      	bls.n	8016f2e <_malloc_r+0xc2>
 8016efe:	1961      	adds	r1, r4, r5
 8016f00:	42a3      	cmp	r3, r4
 8016f02:	6025      	str	r5, [r4, #0]
 8016f04:	bf18      	it	ne
 8016f06:	6059      	strne	r1, [r3, #4]
 8016f08:	6863      	ldr	r3, [r4, #4]
 8016f0a:	bf08      	it	eq
 8016f0c:	f8c8 1000 	streq.w	r1, [r8]
 8016f10:	5162      	str	r2, [r4, r5]
 8016f12:	604b      	str	r3, [r1, #4]
 8016f14:	4630      	mov	r0, r6
 8016f16:	f000 f82f 	bl	8016f78 <__malloc_unlock>
 8016f1a:	f104 000b 	add.w	r0, r4, #11
 8016f1e:	1d23      	adds	r3, r4, #4
 8016f20:	f020 0007 	bic.w	r0, r0, #7
 8016f24:	1ac2      	subs	r2, r0, r3
 8016f26:	bf1c      	itt	ne
 8016f28:	1a1b      	subne	r3, r3, r0
 8016f2a:	50a3      	strne	r3, [r4, r2]
 8016f2c:	e7af      	b.n	8016e8e <_malloc_r+0x22>
 8016f2e:	6862      	ldr	r2, [r4, #4]
 8016f30:	42a3      	cmp	r3, r4
 8016f32:	bf0c      	ite	eq
 8016f34:	f8c8 2000 	streq.w	r2, [r8]
 8016f38:	605a      	strne	r2, [r3, #4]
 8016f3a:	e7eb      	b.n	8016f14 <_malloc_r+0xa8>
 8016f3c:	4623      	mov	r3, r4
 8016f3e:	6864      	ldr	r4, [r4, #4]
 8016f40:	e7ae      	b.n	8016ea0 <_malloc_r+0x34>
 8016f42:	463c      	mov	r4, r7
 8016f44:	687f      	ldr	r7, [r7, #4]
 8016f46:	e7b6      	b.n	8016eb6 <_malloc_r+0x4a>
 8016f48:	461a      	mov	r2, r3
 8016f4a:	685b      	ldr	r3, [r3, #4]
 8016f4c:	42a3      	cmp	r3, r4
 8016f4e:	d1fb      	bne.n	8016f48 <_malloc_r+0xdc>
 8016f50:	2300      	movs	r3, #0
 8016f52:	6053      	str	r3, [r2, #4]
 8016f54:	e7de      	b.n	8016f14 <_malloc_r+0xa8>
 8016f56:	230c      	movs	r3, #12
 8016f58:	4630      	mov	r0, r6
 8016f5a:	6033      	str	r3, [r6, #0]
 8016f5c:	f000 f80c 	bl	8016f78 <__malloc_unlock>
 8016f60:	e794      	b.n	8016e8c <_malloc_r+0x20>
 8016f62:	6005      	str	r5, [r0, #0]
 8016f64:	e7d6      	b.n	8016f14 <_malloc_r+0xa8>
 8016f66:	bf00      	nop
 8016f68:	2000ab2c 	.word	0x2000ab2c

08016f6c <__malloc_lock>:
 8016f6c:	4801      	ldr	r0, [pc, #4]	@ (8016f74 <__malloc_lock+0x8>)
 8016f6e:	f7ff b88a 	b.w	8016086 <__retarget_lock_acquire_recursive>
 8016f72:	bf00      	nop
 8016f74:	2000ab24 	.word	0x2000ab24

08016f78 <__malloc_unlock>:
 8016f78:	4801      	ldr	r0, [pc, #4]	@ (8016f80 <__malloc_unlock+0x8>)
 8016f7a:	f7ff b885 	b.w	8016088 <__retarget_lock_release_recursive>
 8016f7e:	bf00      	nop
 8016f80:	2000ab24 	.word	0x2000ab24

08016f84 <_Balloc>:
 8016f84:	b570      	push	{r4, r5, r6, lr}
 8016f86:	69c6      	ldr	r6, [r0, #28]
 8016f88:	4604      	mov	r4, r0
 8016f8a:	460d      	mov	r5, r1
 8016f8c:	b976      	cbnz	r6, 8016fac <_Balloc+0x28>
 8016f8e:	2010      	movs	r0, #16
 8016f90:	f7ff ff42 	bl	8016e18 <malloc>
 8016f94:	4602      	mov	r2, r0
 8016f96:	61e0      	str	r0, [r4, #28]
 8016f98:	b920      	cbnz	r0, 8016fa4 <_Balloc+0x20>
 8016f9a:	4b18      	ldr	r3, [pc, #96]	@ (8016ffc <_Balloc+0x78>)
 8016f9c:	216b      	movs	r1, #107	@ 0x6b
 8016f9e:	4818      	ldr	r0, [pc, #96]	@ (8017000 <_Balloc+0x7c>)
 8016fa0:	f000 feba 	bl	8017d18 <__assert_func>
 8016fa4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016fa8:	6006      	str	r6, [r0, #0]
 8016faa:	60c6      	str	r6, [r0, #12]
 8016fac:	69e6      	ldr	r6, [r4, #28]
 8016fae:	68f3      	ldr	r3, [r6, #12]
 8016fb0:	b183      	cbz	r3, 8016fd4 <_Balloc+0x50>
 8016fb2:	69e3      	ldr	r3, [r4, #28]
 8016fb4:	68db      	ldr	r3, [r3, #12]
 8016fb6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016fba:	b9b8      	cbnz	r0, 8016fec <_Balloc+0x68>
 8016fbc:	2101      	movs	r1, #1
 8016fbe:	4620      	mov	r0, r4
 8016fc0:	fa01 f605 	lsl.w	r6, r1, r5
 8016fc4:	1d72      	adds	r2, r6, #5
 8016fc6:	0092      	lsls	r2, r2, #2
 8016fc8:	f000 fec4 	bl	8017d54 <_calloc_r>
 8016fcc:	b160      	cbz	r0, 8016fe8 <_Balloc+0x64>
 8016fce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8016fd2:	e00e      	b.n	8016ff2 <_Balloc+0x6e>
 8016fd4:	2221      	movs	r2, #33	@ 0x21
 8016fd6:	2104      	movs	r1, #4
 8016fd8:	4620      	mov	r0, r4
 8016fda:	f000 febb 	bl	8017d54 <_calloc_r>
 8016fde:	69e3      	ldr	r3, [r4, #28]
 8016fe0:	60f0      	str	r0, [r6, #12]
 8016fe2:	68db      	ldr	r3, [r3, #12]
 8016fe4:	2b00      	cmp	r3, #0
 8016fe6:	d1e4      	bne.n	8016fb2 <_Balloc+0x2e>
 8016fe8:	2000      	movs	r0, #0
 8016fea:	bd70      	pop	{r4, r5, r6, pc}
 8016fec:	6802      	ldr	r2, [r0, #0]
 8016fee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016ff2:	2300      	movs	r3, #0
 8016ff4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016ff8:	e7f7      	b.n	8016fea <_Balloc+0x66>
 8016ffa:	bf00      	nop
 8016ffc:	0802e581 	.word	0x0802e581
 8017000:	0802e601 	.word	0x0802e601

08017004 <_Bfree>:
 8017004:	b570      	push	{r4, r5, r6, lr}
 8017006:	69c6      	ldr	r6, [r0, #28]
 8017008:	4605      	mov	r5, r0
 801700a:	460c      	mov	r4, r1
 801700c:	b976      	cbnz	r6, 801702c <_Bfree+0x28>
 801700e:	2010      	movs	r0, #16
 8017010:	f7ff ff02 	bl	8016e18 <malloc>
 8017014:	4602      	mov	r2, r0
 8017016:	61e8      	str	r0, [r5, #28]
 8017018:	b920      	cbnz	r0, 8017024 <_Bfree+0x20>
 801701a:	4b09      	ldr	r3, [pc, #36]	@ (8017040 <_Bfree+0x3c>)
 801701c:	218f      	movs	r1, #143	@ 0x8f
 801701e:	4809      	ldr	r0, [pc, #36]	@ (8017044 <_Bfree+0x40>)
 8017020:	f000 fe7a 	bl	8017d18 <__assert_func>
 8017024:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017028:	6006      	str	r6, [r0, #0]
 801702a:	60c6      	str	r6, [r0, #12]
 801702c:	b13c      	cbz	r4, 801703e <_Bfree+0x3a>
 801702e:	69eb      	ldr	r3, [r5, #28]
 8017030:	6862      	ldr	r2, [r4, #4]
 8017032:	68db      	ldr	r3, [r3, #12]
 8017034:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8017038:	6021      	str	r1, [r4, #0]
 801703a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801703e:	bd70      	pop	{r4, r5, r6, pc}
 8017040:	0802e581 	.word	0x0802e581
 8017044:	0802e601 	.word	0x0802e601

08017048 <__multadd>:
 8017048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801704c:	f101 0c14 	add.w	ip, r1, #20
 8017050:	4607      	mov	r7, r0
 8017052:	460c      	mov	r4, r1
 8017054:	461e      	mov	r6, r3
 8017056:	690d      	ldr	r5, [r1, #16]
 8017058:	2000      	movs	r0, #0
 801705a:	f8dc 3000 	ldr.w	r3, [ip]
 801705e:	3001      	adds	r0, #1
 8017060:	b299      	uxth	r1, r3
 8017062:	4285      	cmp	r5, r0
 8017064:	fb02 6101 	mla	r1, r2, r1, r6
 8017068:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801706c:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8017070:	b289      	uxth	r1, r1
 8017072:	fb02 3306 	mla	r3, r2, r6, r3
 8017076:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801707a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801707e:	f84c 1b04 	str.w	r1, [ip], #4
 8017082:	dcea      	bgt.n	801705a <__multadd+0x12>
 8017084:	b30e      	cbz	r6, 80170ca <__multadd+0x82>
 8017086:	68a3      	ldr	r3, [r4, #8]
 8017088:	42ab      	cmp	r3, r5
 801708a:	dc19      	bgt.n	80170c0 <__multadd+0x78>
 801708c:	6861      	ldr	r1, [r4, #4]
 801708e:	4638      	mov	r0, r7
 8017090:	3101      	adds	r1, #1
 8017092:	f7ff ff77 	bl	8016f84 <_Balloc>
 8017096:	4680      	mov	r8, r0
 8017098:	b928      	cbnz	r0, 80170a6 <__multadd+0x5e>
 801709a:	4602      	mov	r2, r0
 801709c:	4b0c      	ldr	r3, [pc, #48]	@ (80170d0 <__multadd+0x88>)
 801709e:	21ba      	movs	r1, #186	@ 0xba
 80170a0:	480c      	ldr	r0, [pc, #48]	@ (80170d4 <__multadd+0x8c>)
 80170a2:	f000 fe39 	bl	8017d18 <__assert_func>
 80170a6:	6922      	ldr	r2, [r4, #16]
 80170a8:	f104 010c 	add.w	r1, r4, #12
 80170ac:	300c      	adds	r0, #12
 80170ae:	3202      	adds	r2, #2
 80170b0:	0092      	lsls	r2, r2, #2
 80170b2:	f7fe fff8 	bl	80160a6 <memcpy>
 80170b6:	4621      	mov	r1, r4
 80170b8:	4644      	mov	r4, r8
 80170ba:	4638      	mov	r0, r7
 80170bc:	f7ff ffa2 	bl	8017004 <_Bfree>
 80170c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80170c4:	3501      	adds	r5, #1
 80170c6:	615e      	str	r6, [r3, #20]
 80170c8:	6125      	str	r5, [r4, #16]
 80170ca:	4620      	mov	r0, r4
 80170cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80170d0:	0802e5f0 	.word	0x0802e5f0
 80170d4:	0802e601 	.word	0x0802e601

080170d8 <__hi0bits>:
 80170d8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80170dc:	4603      	mov	r3, r0
 80170de:	bf36      	itet	cc
 80170e0:	0403      	lslcc	r3, r0, #16
 80170e2:	2000      	movcs	r0, #0
 80170e4:	2010      	movcc	r0, #16
 80170e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80170ea:	bf3c      	itt	cc
 80170ec:	021b      	lslcc	r3, r3, #8
 80170ee:	3008      	addcc	r0, #8
 80170f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80170f4:	bf3c      	itt	cc
 80170f6:	011b      	lslcc	r3, r3, #4
 80170f8:	3004      	addcc	r0, #4
 80170fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80170fe:	bf3c      	itt	cc
 8017100:	009b      	lslcc	r3, r3, #2
 8017102:	3002      	addcc	r0, #2
 8017104:	2b00      	cmp	r3, #0
 8017106:	db05      	blt.n	8017114 <__hi0bits+0x3c>
 8017108:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801710c:	f100 0001 	add.w	r0, r0, #1
 8017110:	bf08      	it	eq
 8017112:	2020      	moveq	r0, #32
 8017114:	4770      	bx	lr

08017116 <__lo0bits>:
 8017116:	6803      	ldr	r3, [r0, #0]
 8017118:	4602      	mov	r2, r0
 801711a:	f013 0007 	ands.w	r0, r3, #7
 801711e:	d00b      	beq.n	8017138 <__lo0bits+0x22>
 8017120:	07d9      	lsls	r1, r3, #31
 8017122:	d421      	bmi.n	8017168 <__lo0bits+0x52>
 8017124:	0798      	lsls	r0, r3, #30
 8017126:	bf47      	ittee	mi
 8017128:	085b      	lsrmi	r3, r3, #1
 801712a:	2001      	movmi	r0, #1
 801712c:	089b      	lsrpl	r3, r3, #2
 801712e:	2002      	movpl	r0, #2
 8017130:	bf4c      	ite	mi
 8017132:	6013      	strmi	r3, [r2, #0]
 8017134:	6013      	strpl	r3, [r2, #0]
 8017136:	4770      	bx	lr
 8017138:	b299      	uxth	r1, r3
 801713a:	b909      	cbnz	r1, 8017140 <__lo0bits+0x2a>
 801713c:	0c1b      	lsrs	r3, r3, #16
 801713e:	2010      	movs	r0, #16
 8017140:	b2d9      	uxtb	r1, r3
 8017142:	b909      	cbnz	r1, 8017148 <__lo0bits+0x32>
 8017144:	3008      	adds	r0, #8
 8017146:	0a1b      	lsrs	r3, r3, #8
 8017148:	0719      	lsls	r1, r3, #28
 801714a:	bf04      	itt	eq
 801714c:	091b      	lsreq	r3, r3, #4
 801714e:	3004      	addeq	r0, #4
 8017150:	0799      	lsls	r1, r3, #30
 8017152:	bf04      	itt	eq
 8017154:	089b      	lsreq	r3, r3, #2
 8017156:	3002      	addeq	r0, #2
 8017158:	07d9      	lsls	r1, r3, #31
 801715a:	d403      	bmi.n	8017164 <__lo0bits+0x4e>
 801715c:	085b      	lsrs	r3, r3, #1
 801715e:	f100 0001 	add.w	r0, r0, #1
 8017162:	d003      	beq.n	801716c <__lo0bits+0x56>
 8017164:	6013      	str	r3, [r2, #0]
 8017166:	4770      	bx	lr
 8017168:	2000      	movs	r0, #0
 801716a:	4770      	bx	lr
 801716c:	2020      	movs	r0, #32
 801716e:	4770      	bx	lr

08017170 <__i2b>:
 8017170:	b510      	push	{r4, lr}
 8017172:	460c      	mov	r4, r1
 8017174:	2101      	movs	r1, #1
 8017176:	f7ff ff05 	bl	8016f84 <_Balloc>
 801717a:	4602      	mov	r2, r0
 801717c:	b928      	cbnz	r0, 801718a <__i2b+0x1a>
 801717e:	4b05      	ldr	r3, [pc, #20]	@ (8017194 <__i2b+0x24>)
 8017180:	f240 1145 	movw	r1, #325	@ 0x145
 8017184:	4804      	ldr	r0, [pc, #16]	@ (8017198 <__i2b+0x28>)
 8017186:	f000 fdc7 	bl	8017d18 <__assert_func>
 801718a:	2301      	movs	r3, #1
 801718c:	6144      	str	r4, [r0, #20]
 801718e:	6103      	str	r3, [r0, #16]
 8017190:	bd10      	pop	{r4, pc}
 8017192:	bf00      	nop
 8017194:	0802e5f0 	.word	0x0802e5f0
 8017198:	0802e601 	.word	0x0802e601

0801719c <__multiply>:
 801719c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171a0:	4617      	mov	r7, r2
 80171a2:	690a      	ldr	r2, [r1, #16]
 80171a4:	4689      	mov	r9, r1
 80171a6:	b085      	sub	sp, #20
 80171a8:	693b      	ldr	r3, [r7, #16]
 80171aa:	429a      	cmp	r2, r3
 80171ac:	bfa2      	ittt	ge
 80171ae:	463b      	movge	r3, r7
 80171b0:	460f      	movge	r7, r1
 80171b2:	4699      	movge	r9, r3
 80171b4:	693d      	ldr	r5, [r7, #16]
 80171b6:	68bb      	ldr	r3, [r7, #8]
 80171b8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80171bc:	6879      	ldr	r1, [r7, #4]
 80171be:	eb05 060a 	add.w	r6, r5, sl
 80171c2:	42b3      	cmp	r3, r6
 80171c4:	bfb8      	it	lt
 80171c6:	3101      	addlt	r1, #1
 80171c8:	f7ff fedc 	bl	8016f84 <_Balloc>
 80171cc:	b930      	cbnz	r0, 80171dc <__multiply+0x40>
 80171ce:	4602      	mov	r2, r0
 80171d0:	4b42      	ldr	r3, [pc, #264]	@ (80172dc <__multiply+0x140>)
 80171d2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80171d6:	4842      	ldr	r0, [pc, #264]	@ (80172e0 <__multiply+0x144>)
 80171d8:	f000 fd9e 	bl	8017d18 <__assert_func>
 80171dc:	f100 0414 	add.w	r4, r0, #20
 80171e0:	2200      	movs	r2, #0
 80171e2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80171e6:	4623      	mov	r3, r4
 80171e8:	4573      	cmp	r3, lr
 80171ea:	d320      	bcc.n	801722e <__multiply+0x92>
 80171ec:	f107 0814 	add.w	r8, r7, #20
 80171f0:	f109 0114 	add.w	r1, r9, #20
 80171f4:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80171f8:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80171fc:	9302      	str	r3, [sp, #8]
 80171fe:	1beb      	subs	r3, r5, r7
 8017200:	3715      	adds	r7, #21
 8017202:	3b15      	subs	r3, #21
 8017204:	f023 0303 	bic.w	r3, r3, #3
 8017208:	3304      	adds	r3, #4
 801720a:	42bd      	cmp	r5, r7
 801720c:	bf38      	it	cc
 801720e:	2304      	movcc	r3, #4
 8017210:	9301      	str	r3, [sp, #4]
 8017212:	9b02      	ldr	r3, [sp, #8]
 8017214:	9103      	str	r1, [sp, #12]
 8017216:	428b      	cmp	r3, r1
 8017218:	d80c      	bhi.n	8017234 <__multiply+0x98>
 801721a:	2e00      	cmp	r6, #0
 801721c:	dd03      	ble.n	8017226 <__multiply+0x8a>
 801721e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8017222:	2b00      	cmp	r3, #0
 8017224:	d057      	beq.n	80172d6 <__multiply+0x13a>
 8017226:	6106      	str	r6, [r0, #16]
 8017228:	b005      	add	sp, #20
 801722a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801722e:	f843 2b04 	str.w	r2, [r3], #4
 8017232:	e7d9      	b.n	80171e8 <__multiply+0x4c>
 8017234:	f8b1 a000 	ldrh.w	sl, [r1]
 8017238:	f1ba 0f00 	cmp.w	sl, #0
 801723c:	d021      	beq.n	8017282 <__multiply+0xe6>
 801723e:	46c4      	mov	ip, r8
 8017240:	46a1      	mov	r9, r4
 8017242:	2700      	movs	r7, #0
 8017244:	f85c 2b04 	ldr.w	r2, [ip], #4
 8017248:	f8d9 3000 	ldr.w	r3, [r9]
 801724c:	fa1f fb82 	uxth.w	fp, r2
 8017250:	4565      	cmp	r5, ip
 8017252:	b29b      	uxth	r3, r3
 8017254:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8017258:	fb0a 330b 	mla	r3, sl, fp, r3
 801725c:	443b      	add	r3, r7
 801725e:	f8d9 7000 	ldr.w	r7, [r9]
 8017262:	ea4f 4717 	mov.w	r7, r7, lsr #16
 8017266:	fb0a 7202 	mla	r2, sl, r2, r7
 801726a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801726e:	b29b      	uxth	r3, r3
 8017270:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8017274:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017278:	f849 3b04 	str.w	r3, [r9], #4
 801727c:	d8e2      	bhi.n	8017244 <__multiply+0xa8>
 801727e:	9b01      	ldr	r3, [sp, #4]
 8017280:	50e7      	str	r7, [r4, r3]
 8017282:	9b03      	ldr	r3, [sp, #12]
 8017284:	3104      	adds	r1, #4
 8017286:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801728a:	f1b9 0f00 	cmp.w	r9, #0
 801728e:	d020      	beq.n	80172d2 <__multiply+0x136>
 8017290:	6823      	ldr	r3, [r4, #0]
 8017292:	4647      	mov	r7, r8
 8017294:	46a4      	mov	ip, r4
 8017296:	f04f 0a00 	mov.w	sl, #0
 801729a:	f8b7 b000 	ldrh.w	fp, [r7]
 801729e:	b29b      	uxth	r3, r3
 80172a0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80172a4:	fb09 220b 	mla	r2, r9, fp, r2
 80172a8:	4452      	add	r2, sl
 80172aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80172ae:	f84c 3b04 	str.w	r3, [ip], #4
 80172b2:	f857 3b04 	ldr.w	r3, [r7], #4
 80172b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80172ba:	f8bc 3000 	ldrh.w	r3, [ip]
 80172be:	42bd      	cmp	r5, r7
 80172c0:	fb09 330a 	mla	r3, r9, sl, r3
 80172c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80172c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80172cc:	d8e5      	bhi.n	801729a <__multiply+0xfe>
 80172ce:	9a01      	ldr	r2, [sp, #4]
 80172d0:	50a3      	str	r3, [r4, r2]
 80172d2:	3404      	adds	r4, #4
 80172d4:	e79d      	b.n	8017212 <__multiply+0x76>
 80172d6:	3e01      	subs	r6, #1
 80172d8:	e79f      	b.n	801721a <__multiply+0x7e>
 80172da:	bf00      	nop
 80172dc:	0802e5f0 	.word	0x0802e5f0
 80172e0:	0802e601 	.word	0x0802e601

080172e4 <__pow5mult>:
 80172e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80172e8:	4615      	mov	r5, r2
 80172ea:	f012 0203 	ands.w	r2, r2, #3
 80172ee:	4607      	mov	r7, r0
 80172f0:	460e      	mov	r6, r1
 80172f2:	d007      	beq.n	8017304 <__pow5mult+0x20>
 80172f4:	3a01      	subs	r2, #1
 80172f6:	4c25      	ldr	r4, [pc, #148]	@ (801738c <__pow5mult+0xa8>)
 80172f8:	2300      	movs	r3, #0
 80172fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80172fe:	f7ff fea3 	bl	8017048 <__multadd>
 8017302:	4606      	mov	r6, r0
 8017304:	10ad      	asrs	r5, r5, #2
 8017306:	d03d      	beq.n	8017384 <__pow5mult+0xa0>
 8017308:	69fc      	ldr	r4, [r7, #28]
 801730a:	b97c      	cbnz	r4, 801732c <__pow5mult+0x48>
 801730c:	2010      	movs	r0, #16
 801730e:	f7ff fd83 	bl	8016e18 <malloc>
 8017312:	4602      	mov	r2, r0
 8017314:	61f8      	str	r0, [r7, #28]
 8017316:	b928      	cbnz	r0, 8017324 <__pow5mult+0x40>
 8017318:	4b1d      	ldr	r3, [pc, #116]	@ (8017390 <__pow5mult+0xac>)
 801731a:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801731e:	481d      	ldr	r0, [pc, #116]	@ (8017394 <__pow5mult+0xb0>)
 8017320:	f000 fcfa 	bl	8017d18 <__assert_func>
 8017324:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8017328:	6004      	str	r4, [r0, #0]
 801732a:	60c4      	str	r4, [r0, #12]
 801732c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8017330:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8017334:	b94c      	cbnz	r4, 801734a <__pow5mult+0x66>
 8017336:	f240 2171 	movw	r1, #625	@ 0x271
 801733a:	4638      	mov	r0, r7
 801733c:	f7ff ff18 	bl	8017170 <__i2b>
 8017340:	2300      	movs	r3, #0
 8017342:	4604      	mov	r4, r0
 8017344:	f8c8 0008 	str.w	r0, [r8, #8]
 8017348:	6003      	str	r3, [r0, #0]
 801734a:	f04f 0900 	mov.w	r9, #0
 801734e:	07eb      	lsls	r3, r5, #31
 8017350:	d50a      	bpl.n	8017368 <__pow5mult+0x84>
 8017352:	4631      	mov	r1, r6
 8017354:	4622      	mov	r2, r4
 8017356:	4638      	mov	r0, r7
 8017358:	f7ff ff20 	bl	801719c <__multiply>
 801735c:	4680      	mov	r8, r0
 801735e:	4631      	mov	r1, r6
 8017360:	4638      	mov	r0, r7
 8017362:	4646      	mov	r6, r8
 8017364:	f7ff fe4e 	bl	8017004 <_Bfree>
 8017368:	106d      	asrs	r5, r5, #1
 801736a:	d00b      	beq.n	8017384 <__pow5mult+0xa0>
 801736c:	6820      	ldr	r0, [r4, #0]
 801736e:	b938      	cbnz	r0, 8017380 <__pow5mult+0x9c>
 8017370:	4622      	mov	r2, r4
 8017372:	4621      	mov	r1, r4
 8017374:	4638      	mov	r0, r7
 8017376:	f7ff ff11 	bl	801719c <__multiply>
 801737a:	6020      	str	r0, [r4, #0]
 801737c:	f8c0 9000 	str.w	r9, [r0]
 8017380:	4604      	mov	r4, r0
 8017382:	e7e4      	b.n	801734e <__pow5mult+0x6a>
 8017384:	4630      	mov	r0, r6
 8017386:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801738a:	bf00      	nop
 801738c:	0802e6b4 	.word	0x0802e6b4
 8017390:	0802e581 	.word	0x0802e581
 8017394:	0802e601 	.word	0x0802e601

08017398 <__lshift>:
 8017398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801739c:	460c      	mov	r4, r1
 801739e:	4607      	mov	r7, r0
 80173a0:	4691      	mov	r9, r2
 80173a2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80173a6:	6923      	ldr	r3, [r4, #16]
 80173a8:	6849      	ldr	r1, [r1, #4]
 80173aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80173ae:	68a3      	ldr	r3, [r4, #8]
 80173b0:	f108 0601 	add.w	r6, r8, #1
 80173b4:	42b3      	cmp	r3, r6
 80173b6:	db0b      	blt.n	80173d0 <__lshift+0x38>
 80173b8:	4638      	mov	r0, r7
 80173ba:	f7ff fde3 	bl	8016f84 <_Balloc>
 80173be:	4605      	mov	r5, r0
 80173c0:	b948      	cbnz	r0, 80173d6 <__lshift+0x3e>
 80173c2:	4602      	mov	r2, r0
 80173c4:	4b28      	ldr	r3, [pc, #160]	@ (8017468 <__lshift+0xd0>)
 80173c6:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80173ca:	4828      	ldr	r0, [pc, #160]	@ (801746c <__lshift+0xd4>)
 80173cc:	f000 fca4 	bl	8017d18 <__assert_func>
 80173d0:	3101      	adds	r1, #1
 80173d2:	005b      	lsls	r3, r3, #1
 80173d4:	e7ee      	b.n	80173b4 <__lshift+0x1c>
 80173d6:	2300      	movs	r3, #0
 80173d8:	f100 0114 	add.w	r1, r0, #20
 80173dc:	f100 0210 	add.w	r2, r0, #16
 80173e0:	4618      	mov	r0, r3
 80173e2:	4553      	cmp	r3, sl
 80173e4:	db33      	blt.n	801744e <__lshift+0xb6>
 80173e6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80173ea:	f104 0314 	add.w	r3, r4, #20
 80173ee:	6920      	ldr	r0, [r4, #16]
 80173f0:	f019 091f 	ands.w	r9, r9, #31
 80173f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80173f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80173fc:	d02b      	beq.n	8017456 <__lshift+0xbe>
 80173fe:	f1c9 0e20 	rsb	lr, r9, #32
 8017402:	468a      	mov	sl, r1
 8017404:	2200      	movs	r2, #0
 8017406:	6818      	ldr	r0, [r3, #0]
 8017408:	fa00 f009 	lsl.w	r0, r0, r9
 801740c:	4310      	orrs	r0, r2
 801740e:	f84a 0b04 	str.w	r0, [sl], #4
 8017412:	f853 2b04 	ldr.w	r2, [r3], #4
 8017416:	459c      	cmp	ip, r3
 8017418:	fa22 f20e 	lsr.w	r2, r2, lr
 801741c:	d8f3      	bhi.n	8017406 <__lshift+0x6e>
 801741e:	ebac 0304 	sub.w	r3, ip, r4
 8017422:	f104 0015 	add.w	r0, r4, #21
 8017426:	3b15      	subs	r3, #21
 8017428:	f023 0303 	bic.w	r3, r3, #3
 801742c:	3304      	adds	r3, #4
 801742e:	4560      	cmp	r0, ip
 8017430:	bf88      	it	hi
 8017432:	2304      	movhi	r3, #4
 8017434:	50ca      	str	r2, [r1, r3]
 8017436:	b10a      	cbz	r2, 801743c <__lshift+0xa4>
 8017438:	f108 0602 	add.w	r6, r8, #2
 801743c:	3e01      	subs	r6, #1
 801743e:	4638      	mov	r0, r7
 8017440:	4621      	mov	r1, r4
 8017442:	612e      	str	r6, [r5, #16]
 8017444:	f7ff fdde 	bl	8017004 <_Bfree>
 8017448:	4628      	mov	r0, r5
 801744a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801744e:	3301      	adds	r3, #1
 8017450:	f842 0f04 	str.w	r0, [r2, #4]!
 8017454:	e7c5      	b.n	80173e2 <__lshift+0x4a>
 8017456:	3904      	subs	r1, #4
 8017458:	f853 2b04 	ldr.w	r2, [r3], #4
 801745c:	459c      	cmp	ip, r3
 801745e:	f841 2f04 	str.w	r2, [r1, #4]!
 8017462:	d8f9      	bhi.n	8017458 <__lshift+0xc0>
 8017464:	e7ea      	b.n	801743c <__lshift+0xa4>
 8017466:	bf00      	nop
 8017468:	0802e5f0 	.word	0x0802e5f0
 801746c:	0802e601 	.word	0x0802e601

08017470 <__mcmp>:
 8017470:	4603      	mov	r3, r0
 8017472:	690a      	ldr	r2, [r1, #16]
 8017474:	6900      	ldr	r0, [r0, #16]
 8017476:	1a80      	subs	r0, r0, r2
 8017478:	b530      	push	{r4, r5, lr}
 801747a:	d10e      	bne.n	801749a <__mcmp+0x2a>
 801747c:	3314      	adds	r3, #20
 801747e:	3114      	adds	r1, #20
 8017480:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8017484:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8017488:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801748c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8017490:	4295      	cmp	r5, r2
 8017492:	d003      	beq.n	801749c <__mcmp+0x2c>
 8017494:	d205      	bcs.n	80174a2 <__mcmp+0x32>
 8017496:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801749a:	bd30      	pop	{r4, r5, pc}
 801749c:	42a3      	cmp	r3, r4
 801749e:	d3f3      	bcc.n	8017488 <__mcmp+0x18>
 80174a0:	e7fb      	b.n	801749a <__mcmp+0x2a>
 80174a2:	2001      	movs	r0, #1
 80174a4:	e7f9      	b.n	801749a <__mcmp+0x2a>
	...

080174a8 <__mdiff>:
 80174a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80174ac:	4689      	mov	r9, r1
 80174ae:	4606      	mov	r6, r0
 80174b0:	4611      	mov	r1, r2
 80174b2:	4614      	mov	r4, r2
 80174b4:	4648      	mov	r0, r9
 80174b6:	f7ff ffdb 	bl	8017470 <__mcmp>
 80174ba:	1e05      	subs	r5, r0, #0
 80174bc:	d112      	bne.n	80174e4 <__mdiff+0x3c>
 80174be:	4629      	mov	r1, r5
 80174c0:	4630      	mov	r0, r6
 80174c2:	f7ff fd5f 	bl	8016f84 <_Balloc>
 80174c6:	4602      	mov	r2, r0
 80174c8:	b928      	cbnz	r0, 80174d6 <__mdiff+0x2e>
 80174ca:	4b41      	ldr	r3, [pc, #260]	@ (80175d0 <__mdiff+0x128>)
 80174cc:	f240 2137 	movw	r1, #567	@ 0x237
 80174d0:	4840      	ldr	r0, [pc, #256]	@ (80175d4 <__mdiff+0x12c>)
 80174d2:	f000 fc21 	bl	8017d18 <__assert_func>
 80174d6:	2301      	movs	r3, #1
 80174d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80174dc:	4610      	mov	r0, r2
 80174de:	b003      	add	sp, #12
 80174e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80174e4:	bfbc      	itt	lt
 80174e6:	464b      	movlt	r3, r9
 80174e8:	46a1      	movlt	r9, r4
 80174ea:	4630      	mov	r0, r6
 80174ec:	bfb8      	it	lt
 80174ee:	2501      	movlt	r5, #1
 80174f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80174f4:	bfb4      	ite	lt
 80174f6:	461c      	movlt	r4, r3
 80174f8:	2500      	movge	r5, #0
 80174fa:	f7ff fd43 	bl	8016f84 <_Balloc>
 80174fe:	4602      	mov	r2, r0
 8017500:	b918      	cbnz	r0, 801750a <__mdiff+0x62>
 8017502:	4b33      	ldr	r3, [pc, #204]	@ (80175d0 <__mdiff+0x128>)
 8017504:	f240 2145 	movw	r1, #581	@ 0x245
 8017508:	e7e2      	b.n	80174d0 <__mdiff+0x28>
 801750a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801750e:	f104 0e14 	add.w	lr, r4, #20
 8017512:	6926      	ldr	r6, [r4, #16]
 8017514:	f100 0b14 	add.w	fp, r0, #20
 8017518:	60c5      	str	r5, [r0, #12]
 801751a:	f109 0514 	add.w	r5, r9, #20
 801751e:	f109 0310 	add.w	r3, r9, #16
 8017522:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8017526:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801752a:	46d9      	mov	r9, fp
 801752c:	f04f 0c00 	mov.w	ip, #0
 8017530:	9301      	str	r3, [sp, #4]
 8017532:	9b01      	ldr	r3, [sp, #4]
 8017534:	f85e 0b04 	ldr.w	r0, [lr], #4
 8017538:	f853 af04 	ldr.w	sl, [r3, #4]!
 801753c:	4576      	cmp	r6, lr
 801753e:	9301      	str	r3, [sp, #4]
 8017540:	fa1f f38a 	uxth.w	r3, sl
 8017544:	4619      	mov	r1, r3
 8017546:	b283      	uxth	r3, r0
 8017548:	ea4f 4010 	mov.w	r0, r0, lsr #16
 801754c:	eba1 0303 	sub.w	r3, r1, r3
 8017550:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8017554:	4463      	add	r3, ip
 8017556:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801755a:	b29b      	uxth	r3, r3
 801755c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8017560:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8017564:	f849 3b04 	str.w	r3, [r9], #4
 8017568:	d8e3      	bhi.n	8017532 <__mdiff+0x8a>
 801756a:	1b33      	subs	r3, r6, r4
 801756c:	3415      	adds	r4, #21
 801756e:	3b15      	subs	r3, #21
 8017570:	f023 0303 	bic.w	r3, r3, #3
 8017574:	3304      	adds	r3, #4
 8017576:	42a6      	cmp	r6, r4
 8017578:	bf38      	it	cc
 801757a:	2304      	movcc	r3, #4
 801757c:	441d      	add	r5, r3
 801757e:	445b      	add	r3, fp
 8017580:	462c      	mov	r4, r5
 8017582:	461e      	mov	r6, r3
 8017584:	4544      	cmp	r4, r8
 8017586:	d30e      	bcc.n	80175a6 <__mdiff+0xfe>
 8017588:	f108 0103 	add.w	r1, r8, #3
 801758c:	1b49      	subs	r1, r1, r5
 801758e:	3d03      	subs	r5, #3
 8017590:	f021 0103 	bic.w	r1, r1, #3
 8017594:	45a8      	cmp	r8, r5
 8017596:	bf38      	it	cc
 8017598:	2100      	movcc	r1, #0
 801759a:	440b      	add	r3, r1
 801759c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80175a0:	b199      	cbz	r1, 80175ca <__mdiff+0x122>
 80175a2:	6117      	str	r7, [r2, #16]
 80175a4:	e79a      	b.n	80174dc <__mdiff+0x34>
 80175a6:	f854 1b04 	ldr.w	r1, [r4], #4
 80175aa:	46e6      	mov	lr, ip
 80175ac:	fa1f fc81 	uxth.w	ip, r1
 80175b0:	0c08      	lsrs	r0, r1, #16
 80175b2:	4471      	add	r1, lr
 80175b4:	44f4      	add	ip, lr
 80175b6:	b289      	uxth	r1, r1
 80175b8:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80175bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80175c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80175c4:	f846 1b04 	str.w	r1, [r6], #4
 80175c8:	e7dc      	b.n	8017584 <__mdiff+0xdc>
 80175ca:	3f01      	subs	r7, #1
 80175cc:	e7e6      	b.n	801759c <__mdiff+0xf4>
 80175ce:	bf00      	nop
 80175d0:	0802e5f0 	.word	0x0802e5f0
 80175d4:	0802e601 	.word	0x0802e601

080175d8 <__d2b>:
 80175d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80175dc:	460f      	mov	r7, r1
 80175de:	2101      	movs	r1, #1
 80175e0:	4616      	mov	r6, r2
 80175e2:	ec59 8b10 	vmov	r8, r9, d0
 80175e6:	f7ff fccd 	bl	8016f84 <_Balloc>
 80175ea:	4604      	mov	r4, r0
 80175ec:	b930      	cbnz	r0, 80175fc <__d2b+0x24>
 80175ee:	4602      	mov	r2, r0
 80175f0:	4b23      	ldr	r3, [pc, #140]	@ (8017680 <__d2b+0xa8>)
 80175f2:	f240 310f 	movw	r1, #783	@ 0x30f
 80175f6:	4823      	ldr	r0, [pc, #140]	@ (8017684 <__d2b+0xac>)
 80175f8:	f000 fb8e 	bl	8017d18 <__assert_func>
 80175fc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8017600:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017604:	b10d      	cbz	r5, 801760a <__d2b+0x32>
 8017606:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801760a:	9301      	str	r3, [sp, #4]
 801760c:	f1b8 0300 	subs.w	r3, r8, #0
 8017610:	d023      	beq.n	801765a <__d2b+0x82>
 8017612:	4668      	mov	r0, sp
 8017614:	9300      	str	r3, [sp, #0]
 8017616:	f7ff fd7e 	bl	8017116 <__lo0bits>
 801761a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801761e:	b1d0      	cbz	r0, 8017656 <__d2b+0x7e>
 8017620:	f1c0 0320 	rsb	r3, r0, #32
 8017624:	fa02 f303 	lsl.w	r3, r2, r3
 8017628:	40c2      	lsrs	r2, r0
 801762a:	430b      	orrs	r3, r1
 801762c:	9201      	str	r2, [sp, #4]
 801762e:	6163      	str	r3, [r4, #20]
 8017630:	9b01      	ldr	r3, [sp, #4]
 8017632:	2b00      	cmp	r3, #0
 8017634:	61a3      	str	r3, [r4, #24]
 8017636:	bf0c      	ite	eq
 8017638:	2201      	moveq	r2, #1
 801763a:	2202      	movne	r2, #2
 801763c:	6122      	str	r2, [r4, #16]
 801763e:	b1a5      	cbz	r5, 801766a <__d2b+0x92>
 8017640:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8017644:	4405      	add	r5, r0
 8017646:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801764a:	603d      	str	r5, [r7, #0]
 801764c:	6030      	str	r0, [r6, #0]
 801764e:	4620      	mov	r0, r4
 8017650:	b003      	add	sp, #12
 8017652:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017656:	6161      	str	r1, [r4, #20]
 8017658:	e7ea      	b.n	8017630 <__d2b+0x58>
 801765a:	a801      	add	r0, sp, #4
 801765c:	f7ff fd5b 	bl	8017116 <__lo0bits>
 8017660:	9b01      	ldr	r3, [sp, #4]
 8017662:	3020      	adds	r0, #32
 8017664:	2201      	movs	r2, #1
 8017666:	6163      	str	r3, [r4, #20]
 8017668:	e7e8      	b.n	801763c <__d2b+0x64>
 801766a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801766e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8017672:	6038      	str	r0, [r7, #0]
 8017674:	6918      	ldr	r0, [r3, #16]
 8017676:	f7ff fd2f 	bl	80170d8 <__hi0bits>
 801767a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801767e:	e7e5      	b.n	801764c <__d2b+0x74>
 8017680:	0802e5f0 	.word	0x0802e5f0
 8017684:	0802e601 	.word	0x0802e601

08017688 <__ssputs_r>:
 8017688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801768c:	461f      	mov	r7, r3
 801768e:	688e      	ldr	r6, [r1, #8]
 8017690:	4682      	mov	sl, r0
 8017692:	460c      	mov	r4, r1
 8017694:	42be      	cmp	r6, r7
 8017696:	4690      	mov	r8, r2
 8017698:	680b      	ldr	r3, [r1, #0]
 801769a:	d82d      	bhi.n	80176f8 <__ssputs_r+0x70>
 801769c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80176a0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80176a4:	d026      	beq.n	80176f4 <__ssputs_r+0x6c>
 80176a6:	6965      	ldr	r5, [r4, #20]
 80176a8:	6909      	ldr	r1, [r1, #16]
 80176aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80176ae:	eba3 0901 	sub.w	r9, r3, r1
 80176b2:	1c7b      	adds	r3, r7, #1
 80176b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80176b8:	444b      	add	r3, r9
 80176ba:	106d      	asrs	r5, r5, #1
 80176bc:	429d      	cmp	r5, r3
 80176be:	bf38      	it	cc
 80176c0:	461d      	movcc	r5, r3
 80176c2:	0553      	lsls	r3, r2, #21
 80176c4:	d527      	bpl.n	8017716 <__ssputs_r+0x8e>
 80176c6:	4629      	mov	r1, r5
 80176c8:	f7ff fbd0 	bl	8016e6c <_malloc_r>
 80176cc:	4606      	mov	r6, r0
 80176ce:	b360      	cbz	r0, 801772a <__ssputs_r+0xa2>
 80176d0:	464a      	mov	r2, r9
 80176d2:	6921      	ldr	r1, [r4, #16]
 80176d4:	f7fe fce7 	bl	80160a6 <memcpy>
 80176d8:	89a3      	ldrh	r3, [r4, #12]
 80176da:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80176de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80176e2:	81a3      	strh	r3, [r4, #12]
 80176e4:	6126      	str	r6, [r4, #16]
 80176e6:	444e      	add	r6, r9
 80176e8:	6165      	str	r5, [r4, #20]
 80176ea:	eba5 0509 	sub.w	r5, r5, r9
 80176ee:	6026      	str	r6, [r4, #0]
 80176f0:	463e      	mov	r6, r7
 80176f2:	60a5      	str	r5, [r4, #8]
 80176f4:	42be      	cmp	r6, r7
 80176f6:	d900      	bls.n	80176fa <__ssputs_r+0x72>
 80176f8:	463e      	mov	r6, r7
 80176fa:	4632      	mov	r2, r6
 80176fc:	4641      	mov	r1, r8
 80176fe:	6820      	ldr	r0, [r4, #0]
 8017700:	f000 fabd 	bl	8017c7e <memmove>
 8017704:	68a3      	ldr	r3, [r4, #8]
 8017706:	2000      	movs	r0, #0
 8017708:	1b9b      	subs	r3, r3, r6
 801770a:	60a3      	str	r3, [r4, #8]
 801770c:	6823      	ldr	r3, [r4, #0]
 801770e:	4433      	add	r3, r6
 8017710:	6023      	str	r3, [r4, #0]
 8017712:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017716:	462a      	mov	r2, r5
 8017718:	f000 fb42 	bl	8017da0 <_realloc_r>
 801771c:	4606      	mov	r6, r0
 801771e:	2800      	cmp	r0, #0
 8017720:	d1e0      	bne.n	80176e4 <__ssputs_r+0x5c>
 8017722:	6921      	ldr	r1, [r4, #16]
 8017724:	4650      	mov	r0, sl
 8017726:	f7ff fb2d 	bl	8016d84 <_free_r>
 801772a:	230c      	movs	r3, #12
 801772c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017730:	f8ca 3000 	str.w	r3, [sl]
 8017734:	89a3      	ldrh	r3, [r4, #12]
 8017736:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801773a:	81a3      	strh	r3, [r4, #12]
 801773c:	e7e9      	b.n	8017712 <__ssputs_r+0x8a>
	...

08017740 <_svfiprintf_r>:
 8017740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017744:	4698      	mov	r8, r3
 8017746:	898b      	ldrh	r3, [r1, #12]
 8017748:	b09d      	sub	sp, #116	@ 0x74
 801774a:	4607      	mov	r7, r0
 801774c:	061b      	lsls	r3, r3, #24
 801774e:	460d      	mov	r5, r1
 8017750:	4614      	mov	r4, r2
 8017752:	d510      	bpl.n	8017776 <_svfiprintf_r+0x36>
 8017754:	690b      	ldr	r3, [r1, #16]
 8017756:	b973      	cbnz	r3, 8017776 <_svfiprintf_r+0x36>
 8017758:	2140      	movs	r1, #64	@ 0x40
 801775a:	f7ff fb87 	bl	8016e6c <_malloc_r>
 801775e:	6028      	str	r0, [r5, #0]
 8017760:	6128      	str	r0, [r5, #16]
 8017762:	b930      	cbnz	r0, 8017772 <_svfiprintf_r+0x32>
 8017764:	230c      	movs	r3, #12
 8017766:	603b      	str	r3, [r7, #0]
 8017768:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801776c:	b01d      	add	sp, #116	@ 0x74
 801776e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017772:	2340      	movs	r3, #64	@ 0x40
 8017774:	616b      	str	r3, [r5, #20]
 8017776:	2300      	movs	r3, #0
 8017778:	f8cd 800c 	str.w	r8, [sp, #12]
 801777c:	f04f 0901 	mov.w	r9, #1
 8017780:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8017924 <_svfiprintf_r+0x1e4>
 8017784:	9309      	str	r3, [sp, #36]	@ 0x24
 8017786:	2320      	movs	r3, #32
 8017788:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801778c:	2330      	movs	r3, #48	@ 0x30
 801778e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017792:	4623      	mov	r3, r4
 8017794:	469a      	mov	sl, r3
 8017796:	f813 2b01 	ldrb.w	r2, [r3], #1
 801779a:	b10a      	cbz	r2, 80177a0 <_svfiprintf_r+0x60>
 801779c:	2a25      	cmp	r2, #37	@ 0x25
 801779e:	d1f9      	bne.n	8017794 <_svfiprintf_r+0x54>
 80177a0:	ebba 0b04 	subs.w	fp, sl, r4
 80177a4:	d00b      	beq.n	80177be <_svfiprintf_r+0x7e>
 80177a6:	465b      	mov	r3, fp
 80177a8:	4622      	mov	r2, r4
 80177aa:	4629      	mov	r1, r5
 80177ac:	4638      	mov	r0, r7
 80177ae:	f7ff ff6b 	bl	8017688 <__ssputs_r>
 80177b2:	3001      	adds	r0, #1
 80177b4:	f000 80a7 	beq.w	8017906 <_svfiprintf_r+0x1c6>
 80177b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80177ba:	445a      	add	r2, fp
 80177bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80177be:	f89a 3000 	ldrb.w	r3, [sl]
 80177c2:	2b00      	cmp	r3, #0
 80177c4:	f000 809f 	beq.w	8017906 <_svfiprintf_r+0x1c6>
 80177c8:	2300      	movs	r3, #0
 80177ca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80177ce:	f10a 0a01 	add.w	sl, sl, #1
 80177d2:	9304      	str	r3, [sp, #16]
 80177d4:	9307      	str	r3, [sp, #28]
 80177d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80177da:	931a      	str	r3, [sp, #104]	@ 0x68
 80177dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80177e0:	4654      	mov	r4, sl
 80177e2:	2205      	movs	r2, #5
 80177e4:	484f      	ldr	r0, [pc, #316]	@ (8017924 <_svfiprintf_r+0x1e4>)
 80177e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80177ea:	f7fe fc4e 	bl	801608a <memchr>
 80177ee:	9a04      	ldr	r2, [sp, #16]
 80177f0:	b9d8      	cbnz	r0, 801782a <_svfiprintf_r+0xea>
 80177f2:	06d0      	lsls	r0, r2, #27
 80177f4:	bf44      	itt	mi
 80177f6:	2320      	movmi	r3, #32
 80177f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80177fc:	0711      	lsls	r1, r2, #28
 80177fe:	bf44      	itt	mi
 8017800:	232b      	movmi	r3, #43	@ 0x2b
 8017802:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017806:	f89a 3000 	ldrb.w	r3, [sl]
 801780a:	2b2a      	cmp	r3, #42	@ 0x2a
 801780c:	d015      	beq.n	801783a <_svfiprintf_r+0xfa>
 801780e:	9a07      	ldr	r2, [sp, #28]
 8017810:	4654      	mov	r4, sl
 8017812:	2000      	movs	r0, #0
 8017814:	f04f 0c0a 	mov.w	ip, #10
 8017818:	4621      	mov	r1, r4
 801781a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801781e:	3b30      	subs	r3, #48	@ 0x30
 8017820:	2b09      	cmp	r3, #9
 8017822:	d94b      	bls.n	80178bc <_svfiprintf_r+0x17c>
 8017824:	b1b0      	cbz	r0, 8017854 <_svfiprintf_r+0x114>
 8017826:	9207      	str	r2, [sp, #28]
 8017828:	e014      	b.n	8017854 <_svfiprintf_r+0x114>
 801782a:	eba0 0308 	sub.w	r3, r0, r8
 801782e:	46a2      	mov	sl, r4
 8017830:	fa09 f303 	lsl.w	r3, r9, r3
 8017834:	4313      	orrs	r3, r2
 8017836:	9304      	str	r3, [sp, #16]
 8017838:	e7d2      	b.n	80177e0 <_svfiprintf_r+0xa0>
 801783a:	9b03      	ldr	r3, [sp, #12]
 801783c:	1d19      	adds	r1, r3, #4
 801783e:	681b      	ldr	r3, [r3, #0]
 8017840:	2b00      	cmp	r3, #0
 8017842:	9103      	str	r1, [sp, #12]
 8017844:	bfbb      	ittet	lt
 8017846:	425b      	neglt	r3, r3
 8017848:	f042 0202 	orrlt.w	r2, r2, #2
 801784c:	9307      	strge	r3, [sp, #28]
 801784e:	9307      	strlt	r3, [sp, #28]
 8017850:	bfb8      	it	lt
 8017852:	9204      	strlt	r2, [sp, #16]
 8017854:	7823      	ldrb	r3, [r4, #0]
 8017856:	2b2e      	cmp	r3, #46	@ 0x2e
 8017858:	d10a      	bne.n	8017870 <_svfiprintf_r+0x130>
 801785a:	7863      	ldrb	r3, [r4, #1]
 801785c:	2b2a      	cmp	r3, #42	@ 0x2a
 801785e:	d132      	bne.n	80178c6 <_svfiprintf_r+0x186>
 8017860:	9b03      	ldr	r3, [sp, #12]
 8017862:	3402      	adds	r4, #2
 8017864:	1d1a      	adds	r2, r3, #4
 8017866:	681b      	ldr	r3, [r3, #0]
 8017868:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801786c:	9203      	str	r2, [sp, #12]
 801786e:	9305      	str	r3, [sp, #20]
 8017870:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8017934 <_svfiprintf_r+0x1f4>
 8017874:	2203      	movs	r2, #3
 8017876:	7821      	ldrb	r1, [r4, #0]
 8017878:	4650      	mov	r0, sl
 801787a:	f7fe fc06 	bl	801608a <memchr>
 801787e:	b138      	cbz	r0, 8017890 <_svfiprintf_r+0x150>
 8017880:	eba0 000a 	sub.w	r0, r0, sl
 8017884:	2240      	movs	r2, #64	@ 0x40
 8017886:	9b04      	ldr	r3, [sp, #16]
 8017888:	3401      	adds	r4, #1
 801788a:	4082      	lsls	r2, r0
 801788c:	4313      	orrs	r3, r2
 801788e:	9304      	str	r3, [sp, #16]
 8017890:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017894:	2206      	movs	r2, #6
 8017896:	4824      	ldr	r0, [pc, #144]	@ (8017928 <_svfiprintf_r+0x1e8>)
 8017898:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801789c:	f7fe fbf5 	bl	801608a <memchr>
 80178a0:	2800      	cmp	r0, #0
 80178a2:	d036      	beq.n	8017912 <_svfiprintf_r+0x1d2>
 80178a4:	4b21      	ldr	r3, [pc, #132]	@ (801792c <_svfiprintf_r+0x1ec>)
 80178a6:	bb1b      	cbnz	r3, 80178f0 <_svfiprintf_r+0x1b0>
 80178a8:	9b03      	ldr	r3, [sp, #12]
 80178aa:	3307      	adds	r3, #7
 80178ac:	f023 0307 	bic.w	r3, r3, #7
 80178b0:	3308      	adds	r3, #8
 80178b2:	9303      	str	r3, [sp, #12]
 80178b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80178b6:	4433      	add	r3, r6
 80178b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80178ba:	e76a      	b.n	8017792 <_svfiprintf_r+0x52>
 80178bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80178c0:	460c      	mov	r4, r1
 80178c2:	2001      	movs	r0, #1
 80178c4:	e7a8      	b.n	8017818 <_svfiprintf_r+0xd8>
 80178c6:	2300      	movs	r3, #0
 80178c8:	3401      	adds	r4, #1
 80178ca:	f04f 0c0a 	mov.w	ip, #10
 80178ce:	4619      	mov	r1, r3
 80178d0:	9305      	str	r3, [sp, #20]
 80178d2:	4620      	mov	r0, r4
 80178d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80178d8:	3a30      	subs	r2, #48	@ 0x30
 80178da:	2a09      	cmp	r2, #9
 80178dc:	d903      	bls.n	80178e6 <_svfiprintf_r+0x1a6>
 80178de:	2b00      	cmp	r3, #0
 80178e0:	d0c6      	beq.n	8017870 <_svfiprintf_r+0x130>
 80178e2:	9105      	str	r1, [sp, #20]
 80178e4:	e7c4      	b.n	8017870 <_svfiprintf_r+0x130>
 80178e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80178ea:	4604      	mov	r4, r0
 80178ec:	2301      	movs	r3, #1
 80178ee:	e7f0      	b.n	80178d2 <_svfiprintf_r+0x192>
 80178f0:	ab03      	add	r3, sp, #12
 80178f2:	462a      	mov	r2, r5
 80178f4:	a904      	add	r1, sp, #16
 80178f6:	4638      	mov	r0, r7
 80178f8:	9300      	str	r3, [sp, #0]
 80178fa:	4b0d      	ldr	r3, [pc, #52]	@ (8017930 <_svfiprintf_r+0x1f0>)
 80178fc:	f7fd fca0 	bl	8015240 <_printf_float>
 8017900:	1c42      	adds	r2, r0, #1
 8017902:	4606      	mov	r6, r0
 8017904:	d1d6      	bne.n	80178b4 <_svfiprintf_r+0x174>
 8017906:	89ab      	ldrh	r3, [r5, #12]
 8017908:	065b      	lsls	r3, r3, #25
 801790a:	f53f af2d 	bmi.w	8017768 <_svfiprintf_r+0x28>
 801790e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017910:	e72c      	b.n	801776c <_svfiprintf_r+0x2c>
 8017912:	ab03      	add	r3, sp, #12
 8017914:	462a      	mov	r2, r5
 8017916:	a904      	add	r1, sp, #16
 8017918:	4638      	mov	r0, r7
 801791a:	9300      	str	r3, [sp, #0]
 801791c:	4b04      	ldr	r3, [pc, #16]	@ (8017930 <_svfiprintf_r+0x1f0>)
 801791e:	f7fd ff2b 	bl	8015778 <_printf_i>
 8017922:	e7ed      	b.n	8017900 <_svfiprintf_r+0x1c0>
 8017924:	0802e65a 	.word	0x0802e65a
 8017928:	0802e664 	.word	0x0802e664
 801792c:	08015241 	.word	0x08015241
 8017930:	08017689 	.word	0x08017689
 8017934:	0802e660 	.word	0x0802e660

08017938 <__sfputc_r>:
 8017938:	6893      	ldr	r3, [r2, #8]
 801793a:	3b01      	subs	r3, #1
 801793c:	2b00      	cmp	r3, #0
 801793e:	b410      	push	{r4}
 8017940:	6093      	str	r3, [r2, #8]
 8017942:	da08      	bge.n	8017956 <__sfputc_r+0x1e>
 8017944:	6994      	ldr	r4, [r2, #24]
 8017946:	42a3      	cmp	r3, r4
 8017948:	db01      	blt.n	801794e <__sfputc_r+0x16>
 801794a:	290a      	cmp	r1, #10
 801794c:	d103      	bne.n	8017956 <__sfputc_r+0x1e>
 801794e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017952:	f7fe ba86 	b.w	8015e62 <__swbuf_r>
 8017956:	6813      	ldr	r3, [r2, #0]
 8017958:	1c58      	adds	r0, r3, #1
 801795a:	6010      	str	r0, [r2, #0]
 801795c:	4608      	mov	r0, r1
 801795e:	7019      	strb	r1, [r3, #0]
 8017960:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017964:	4770      	bx	lr

08017966 <__sfputs_r>:
 8017966:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017968:	4606      	mov	r6, r0
 801796a:	460f      	mov	r7, r1
 801796c:	4614      	mov	r4, r2
 801796e:	18d5      	adds	r5, r2, r3
 8017970:	42ac      	cmp	r4, r5
 8017972:	d101      	bne.n	8017978 <__sfputs_r+0x12>
 8017974:	2000      	movs	r0, #0
 8017976:	e007      	b.n	8017988 <__sfputs_r+0x22>
 8017978:	463a      	mov	r2, r7
 801797a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801797e:	4630      	mov	r0, r6
 8017980:	f7ff ffda 	bl	8017938 <__sfputc_r>
 8017984:	1c43      	adds	r3, r0, #1
 8017986:	d1f3      	bne.n	8017970 <__sfputs_r+0xa>
 8017988:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801798c <_vfiprintf_r>:
 801798c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017990:	460d      	mov	r5, r1
 8017992:	b09d      	sub	sp, #116	@ 0x74
 8017994:	4614      	mov	r4, r2
 8017996:	4698      	mov	r8, r3
 8017998:	4606      	mov	r6, r0
 801799a:	b118      	cbz	r0, 80179a4 <_vfiprintf_r+0x18>
 801799c:	6a03      	ldr	r3, [r0, #32]
 801799e:	b90b      	cbnz	r3, 80179a4 <_vfiprintf_r+0x18>
 80179a0:	f7fe f940 	bl	8015c24 <__sinit>
 80179a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80179a6:	07d9      	lsls	r1, r3, #31
 80179a8:	d405      	bmi.n	80179b6 <_vfiprintf_r+0x2a>
 80179aa:	89ab      	ldrh	r3, [r5, #12]
 80179ac:	059a      	lsls	r2, r3, #22
 80179ae:	d402      	bmi.n	80179b6 <_vfiprintf_r+0x2a>
 80179b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80179b2:	f7fe fb68 	bl	8016086 <__retarget_lock_acquire_recursive>
 80179b6:	89ab      	ldrh	r3, [r5, #12]
 80179b8:	071b      	lsls	r3, r3, #28
 80179ba:	d501      	bpl.n	80179c0 <_vfiprintf_r+0x34>
 80179bc:	692b      	ldr	r3, [r5, #16]
 80179be:	b99b      	cbnz	r3, 80179e8 <_vfiprintf_r+0x5c>
 80179c0:	4629      	mov	r1, r5
 80179c2:	4630      	mov	r0, r6
 80179c4:	f7fe fa8c 	bl	8015ee0 <__swsetup_r>
 80179c8:	b170      	cbz	r0, 80179e8 <_vfiprintf_r+0x5c>
 80179ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80179cc:	07dc      	lsls	r4, r3, #31
 80179ce:	d504      	bpl.n	80179da <_vfiprintf_r+0x4e>
 80179d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80179d4:	b01d      	add	sp, #116	@ 0x74
 80179d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80179da:	89ab      	ldrh	r3, [r5, #12]
 80179dc:	0598      	lsls	r0, r3, #22
 80179de:	d4f7      	bmi.n	80179d0 <_vfiprintf_r+0x44>
 80179e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80179e2:	f7fe fb51 	bl	8016088 <__retarget_lock_release_recursive>
 80179e6:	e7f3      	b.n	80179d0 <_vfiprintf_r+0x44>
 80179e8:	2300      	movs	r3, #0
 80179ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80179ee:	f04f 0901 	mov.w	r9, #1
 80179f2:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8017ba8 <_vfiprintf_r+0x21c>
 80179f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80179f8:	2320      	movs	r3, #32
 80179fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80179fe:	2330      	movs	r3, #48	@ 0x30
 8017a00:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017a04:	4623      	mov	r3, r4
 8017a06:	469a      	mov	sl, r3
 8017a08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017a0c:	b10a      	cbz	r2, 8017a12 <_vfiprintf_r+0x86>
 8017a0e:	2a25      	cmp	r2, #37	@ 0x25
 8017a10:	d1f9      	bne.n	8017a06 <_vfiprintf_r+0x7a>
 8017a12:	ebba 0b04 	subs.w	fp, sl, r4
 8017a16:	d00b      	beq.n	8017a30 <_vfiprintf_r+0xa4>
 8017a18:	465b      	mov	r3, fp
 8017a1a:	4622      	mov	r2, r4
 8017a1c:	4629      	mov	r1, r5
 8017a1e:	4630      	mov	r0, r6
 8017a20:	f7ff ffa1 	bl	8017966 <__sfputs_r>
 8017a24:	3001      	adds	r0, #1
 8017a26:	f000 80a7 	beq.w	8017b78 <_vfiprintf_r+0x1ec>
 8017a2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017a2c:	445a      	add	r2, fp
 8017a2e:	9209      	str	r2, [sp, #36]	@ 0x24
 8017a30:	f89a 3000 	ldrb.w	r3, [sl]
 8017a34:	2b00      	cmp	r3, #0
 8017a36:	f000 809f 	beq.w	8017b78 <_vfiprintf_r+0x1ec>
 8017a3a:	2300      	movs	r3, #0
 8017a3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8017a40:	f10a 0a01 	add.w	sl, sl, #1
 8017a44:	9304      	str	r3, [sp, #16]
 8017a46:	9307      	str	r3, [sp, #28]
 8017a48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017a4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8017a4e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017a52:	4654      	mov	r4, sl
 8017a54:	2205      	movs	r2, #5
 8017a56:	4854      	ldr	r0, [pc, #336]	@ (8017ba8 <_vfiprintf_r+0x21c>)
 8017a58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017a5c:	f7fe fb15 	bl	801608a <memchr>
 8017a60:	9a04      	ldr	r2, [sp, #16]
 8017a62:	b9d8      	cbnz	r0, 8017a9c <_vfiprintf_r+0x110>
 8017a64:	06d1      	lsls	r1, r2, #27
 8017a66:	bf44      	itt	mi
 8017a68:	2320      	movmi	r3, #32
 8017a6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017a6e:	0713      	lsls	r3, r2, #28
 8017a70:	bf44      	itt	mi
 8017a72:	232b      	movmi	r3, #43	@ 0x2b
 8017a74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017a78:	f89a 3000 	ldrb.w	r3, [sl]
 8017a7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8017a7e:	d015      	beq.n	8017aac <_vfiprintf_r+0x120>
 8017a80:	9a07      	ldr	r2, [sp, #28]
 8017a82:	4654      	mov	r4, sl
 8017a84:	2000      	movs	r0, #0
 8017a86:	f04f 0c0a 	mov.w	ip, #10
 8017a8a:	4621      	mov	r1, r4
 8017a8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017a90:	3b30      	subs	r3, #48	@ 0x30
 8017a92:	2b09      	cmp	r3, #9
 8017a94:	d94b      	bls.n	8017b2e <_vfiprintf_r+0x1a2>
 8017a96:	b1b0      	cbz	r0, 8017ac6 <_vfiprintf_r+0x13a>
 8017a98:	9207      	str	r2, [sp, #28]
 8017a9a:	e014      	b.n	8017ac6 <_vfiprintf_r+0x13a>
 8017a9c:	eba0 0308 	sub.w	r3, r0, r8
 8017aa0:	46a2      	mov	sl, r4
 8017aa2:	fa09 f303 	lsl.w	r3, r9, r3
 8017aa6:	4313      	orrs	r3, r2
 8017aa8:	9304      	str	r3, [sp, #16]
 8017aaa:	e7d2      	b.n	8017a52 <_vfiprintf_r+0xc6>
 8017aac:	9b03      	ldr	r3, [sp, #12]
 8017aae:	1d19      	adds	r1, r3, #4
 8017ab0:	681b      	ldr	r3, [r3, #0]
 8017ab2:	2b00      	cmp	r3, #0
 8017ab4:	9103      	str	r1, [sp, #12]
 8017ab6:	bfbb      	ittet	lt
 8017ab8:	425b      	neglt	r3, r3
 8017aba:	f042 0202 	orrlt.w	r2, r2, #2
 8017abe:	9307      	strge	r3, [sp, #28]
 8017ac0:	9307      	strlt	r3, [sp, #28]
 8017ac2:	bfb8      	it	lt
 8017ac4:	9204      	strlt	r2, [sp, #16]
 8017ac6:	7823      	ldrb	r3, [r4, #0]
 8017ac8:	2b2e      	cmp	r3, #46	@ 0x2e
 8017aca:	d10a      	bne.n	8017ae2 <_vfiprintf_r+0x156>
 8017acc:	7863      	ldrb	r3, [r4, #1]
 8017ace:	2b2a      	cmp	r3, #42	@ 0x2a
 8017ad0:	d132      	bne.n	8017b38 <_vfiprintf_r+0x1ac>
 8017ad2:	9b03      	ldr	r3, [sp, #12]
 8017ad4:	3402      	adds	r4, #2
 8017ad6:	1d1a      	adds	r2, r3, #4
 8017ad8:	681b      	ldr	r3, [r3, #0]
 8017ada:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017ade:	9203      	str	r2, [sp, #12]
 8017ae0:	9305      	str	r3, [sp, #20]
 8017ae2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8017bb8 <_vfiprintf_r+0x22c>
 8017ae6:	2203      	movs	r2, #3
 8017ae8:	7821      	ldrb	r1, [r4, #0]
 8017aea:	4650      	mov	r0, sl
 8017aec:	f7fe facd 	bl	801608a <memchr>
 8017af0:	b138      	cbz	r0, 8017b02 <_vfiprintf_r+0x176>
 8017af2:	eba0 000a 	sub.w	r0, r0, sl
 8017af6:	2240      	movs	r2, #64	@ 0x40
 8017af8:	9b04      	ldr	r3, [sp, #16]
 8017afa:	3401      	adds	r4, #1
 8017afc:	4082      	lsls	r2, r0
 8017afe:	4313      	orrs	r3, r2
 8017b00:	9304      	str	r3, [sp, #16]
 8017b02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017b06:	2206      	movs	r2, #6
 8017b08:	4828      	ldr	r0, [pc, #160]	@ (8017bac <_vfiprintf_r+0x220>)
 8017b0a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017b0e:	f7fe fabc 	bl	801608a <memchr>
 8017b12:	2800      	cmp	r0, #0
 8017b14:	d03f      	beq.n	8017b96 <_vfiprintf_r+0x20a>
 8017b16:	4b26      	ldr	r3, [pc, #152]	@ (8017bb0 <_vfiprintf_r+0x224>)
 8017b18:	bb1b      	cbnz	r3, 8017b62 <_vfiprintf_r+0x1d6>
 8017b1a:	9b03      	ldr	r3, [sp, #12]
 8017b1c:	3307      	adds	r3, #7
 8017b1e:	f023 0307 	bic.w	r3, r3, #7
 8017b22:	3308      	adds	r3, #8
 8017b24:	9303      	str	r3, [sp, #12]
 8017b26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017b28:	443b      	add	r3, r7
 8017b2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8017b2c:	e76a      	b.n	8017a04 <_vfiprintf_r+0x78>
 8017b2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8017b32:	460c      	mov	r4, r1
 8017b34:	2001      	movs	r0, #1
 8017b36:	e7a8      	b.n	8017a8a <_vfiprintf_r+0xfe>
 8017b38:	2300      	movs	r3, #0
 8017b3a:	3401      	adds	r4, #1
 8017b3c:	f04f 0c0a 	mov.w	ip, #10
 8017b40:	4619      	mov	r1, r3
 8017b42:	9305      	str	r3, [sp, #20]
 8017b44:	4620      	mov	r0, r4
 8017b46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017b4a:	3a30      	subs	r2, #48	@ 0x30
 8017b4c:	2a09      	cmp	r2, #9
 8017b4e:	d903      	bls.n	8017b58 <_vfiprintf_r+0x1cc>
 8017b50:	2b00      	cmp	r3, #0
 8017b52:	d0c6      	beq.n	8017ae2 <_vfiprintf_r+0x156>
 8017b54:	9105      	str	r1, [sp, #20]
 8017b56:	e7c4      	b.n	8017ae2 <_vfiprintf_r+0x156>
 8017b58:	fb0c 2101 	mla	r1, ip, r1, r2
 8017b5c:	4604      	mov	r4, r0
 8017b5e:	2301      	movs	r3, #1
 8017b60:	e7f0      	b.n	8017b44 <_vfiprintf_r+0x1b8>
 8017b62:	ab03      	add	r3, sp, #12
 8017b64:	462a      	mov	r2, r5
 8017b66:	a904      	add	r1, sp, #16
 8017b68:	4630      	mov	r0, r6
 8017b6a:	9300      	str	r3, [sp, #0]
 8017b6c:	4b11      	ldr	r3, [pc, #68]	@ (8017bb4 <_vfiprintf_r+0x228>)
 8017b6e:	f7fd fb67 	bl	8015240 <_printf_float>
 8017b72:	4607      	mov	r7, r0
 8017b74:	1c78      	adds	r0, r7, #1
 8017b76:	d1d6      	bne.n	8017b26 <_vfiprintf_r+0x19a>
 8017b78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017b7a:	07d9      	lsls	r1, r3, #31
 8017b7c:	d405      	bmi.n	8017b8a <_vfiprintf_r+0x1fe>
 8017b7e:	89ab      	ldrh	r3, [r5, #12]
 8017b80:	059a      	lsls	r2, r3, #22
 8017b82:	d402      	bmi.n	8017b8a <_vfiprintf_r+0x1fe>
 8017b84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017b86:	f7fe fa7f 	bl	8016088 <__retarget_lock_release_recursive>
 8017b8a:	89ab      	ldrh	r3, [r5, #12]
 8017b8c:	065b      	lsls	r3, r3, #25
 8017b8e:	f53f af1f 	bmi.w	80179d0 <_vfiprintf_r+0x44>
 8017b92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017b94:	e71e      	b.n	80179d4 <_vfiprintf_r+0x48>
 8017b96:	ab03      	add	r3, sp, #12
 8017b98:	462a      	mov	r2, r5
 8017b9a:	a904      	add	r1, sp, #16
 8017b9c:	4630      	mov	r0, r6
 8017b9e:	9300      	str	r3, [sp, #0]
 8017ba0:	4b04      	ldr	r3, [pc, #16]	@ (8017bb4 <_vfiprintf_r+0x228>)
 8017ba2:	f7fd fde9 	bl	8015778 <_printf_i>
 8017ba6:	e7e4      	b.n	8017b72 <_vfiprintf_r+0x1e6>
 8017ba8:	0802e65a 	.word	0x0802e65a
 8017bac:	0802e664 	.word	0x0802e664
 8017bb0:	08015241 	.word	0x08015241
 8017bb4:	08017967 	.word	0x08017967
 8017bb8:	0802e660 	.word	0x0802e660

08017bbc <__swhatbuf_r>:
 8017bbc:	b570      	push	{r4, r5, r6, lr}
 8017bbe:	460c      	mov	r4, r1
 8017bc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017bc4:	b096      	sub	sp, #88	@ 0x58
 8017bc6:	4615      	mov	r5, r2
 8017bc8:	2900      	cmp	r1, #0
 8017bca:	461e      	mov	r6, r3
 8017bcc:	da0c      	bge.n	8017be8 <__swhatbuf_r+0x2c>
 8017bce:	89a3      	ldrh	r3, [r4, #12]
 8017bd0:	2100      	movs	r1, #0
 8017bd2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8017bd6:	bf14      	ite	ne
 8017bd8:	2340      	movne	r3, #64	@ 0x40
 8017bda:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8017bde:	2000      	movs	r0, #0
 8017be0:	6031      	str	r1, [r6, #0]
 8017be2:	602b      	str	r3, [r5, #0]
 8017be4:	b016      	add	sp, #88	@ 0x58
 8017be6:	bd70      	pop	{r4, r5, r6, pc}
 8017be8:	466a      	mov	r2, sp
 8017bea:	f000 f863 	bl	8017cb4 <_fstat_r>
 8017bee:	2800      	cmp	r0, #0
 8017bf0:	dbed      	blt.n	8017bce <__swhatbuf_r+0x12>
 8017bf2:	9901      	ldr	r1, [sp, #4]
 8017bf4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8017bf8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8017bfc:	4259      	negs	r1, r3
 8017bfe:	4159      	adcs	r1, r3
 8017c00:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017c04:	e7eb      	b.n	8017bde <__swhatbuf_r+0x22>

08017c06 <__smakebuf_r>:
 8017c06:	898b      	ldrh	r3, [r1, #12]
 8017c08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017c0a:	079d      	lsls	r5, r3, #30
 8017c0c:	4606      	mov	r6, r0
 8017c0e:	460c      	mov	r4, r1
 8017c10:	d507      	bpl.n	8017c22 <__smakebuf_r+0x1c>
 8017c12:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017c16:	6023      	str	r3, [r4, #0]
 8017c18:	6123      	str	r3, [r4, #16]
 8017c1a:	2301      	movs	r3, #1
 8017c1c:	6163      	str	r3, [r4, #20]
 8017c1e:	b003      	add	sp, #12
 8017c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017c22:	ab01      	add	r3, sp, #4
 8017c24:	466a      	mov	r2, sp
 8017c26:	f7ff ffc9 	bl	8017bbc <__swhatbuf_r>
 8017c2a:	9f00      	ldr	r7, [sp, #0]
 8017c2c:	4605      	mov	r5, r0
 8017c2e:	4630      	mov	r0, r6
 8017c30:	4639      	mov	r1, r7
 8017c32:	f7ff f91b 	bl	8016e6c <_malloc_r>
 8017c36:	b948      	cbnz	r0, 8017c4c <__smakebuf_r+0x46>
 8017c38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017c3c:	059a      	lsls	r2, r3, #22
 8017c3e:	d4ee      	bmi.n	8017c1e <__smakebuf_r+0x18>
 8017c40:	f023 0303 	bic.w	r3, r3, #3
 8017c44:	f043 0302 	orr.w	r3, r3, #2
 8017c48:	81a3      	strh	r3, [r4, #12]
 8017c4a:	e7e2      	b.n	8017c12 <__smakebuf_r+0xc>
 8017c4c:	89a3      	ldrh	r3, [r4, #12]
 8017c4e:	6020      	str	r0, [r4, #0]
 8017c50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017c54:	81a3      	strh	r3, [r4, #12]
 8017c56:	9b01      	ldr	r3, [sp, #4]
 8017c58:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8017c5c:	b15b      	cbz	r3, 8017c76 <__smakebuf_r+0x70>
 8017c5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017c62:	4630      	mov	r0, r6
 8017c64:	f000 f838 	bl	8017cd8 <_isatty_r>
 8017c68:	b128      	cbz	r0, 8017c76 <__smakebuf_r+0x70>
 8017c6a:	89a3      	ldrh	r3, [r4, #12]
 8017c6c:	f023 0303 	bic.w	r3, r3, #3
 8017c70:	f043 0301 	orr.w	r3, r3, #1
 8017c74:	81a3      	strh	r3, [r4, #12]
 8017c76:	89a3      	ldrh	r3, [r4, #12]
 8017c78:	431d      	orrs	r5, r3
 8017c7a:	81a5      	strh	r5, [r4, #12]
 8017c7c:	e7cf      	b.n	8017c1e <__smakebuf_r+0x18>

08017c7e <memmove>:
 8017c7e:	4288      	cmp	r0, r1
 8017c80:	b510      	push	{r4, lr}
 8017c82:	eb01 0402 	add.w	r4, r1, r2
 8017c86:	d902      	bls.n	8017c8e <memmove+0x10>
 8017c88:	4284      	cmp	r4, r0
 8017c8a:	4623      	mov	r3, r4
 8017c8c:	d807      	bhi.n	8017c9e <memmove+0x20>
 8017c8e:	1e43      	subs	r3, r0, #1
 8017c90:	42a1      	cmp	r1, r4
 8017c92:	d008      	beq.n	8017ca6 <memmove+0x28>
 8017c94:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017c98:	f803 2f01 	strb.w	r2, [r3, #1]!
 8017c9c:	e7f8      	b.n	8017c90 <memmove+0x12>
 8017c9e:	4402      	add	r2, r0
 8017ca0:	4601      	mov	r1, r0
 8017ca2:	428a      	cmp	r2, r1
 8017ca4:	d100      	bne.n	8017ca8 <memmove+0x2a>
 8017ca6:	bd10      	pop	{r4, pc}
 8017ca8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017cac:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8017cb0:	e7f7      	b.n	8017ca2 <memmove+0x24>
	...

08017cb4 <_fstat_r>:
 8017cb4:	b538      	push	{r3, r4, r5, lr}
 8017cb6:	2300      	movs	r3, #0
 8017cb8:	4d06      	ldr	r5, [pc, #24]	@ (8017cd4 <_fstat_r+0x20>)
 8017cba:	4604      	mov	r4, r0
 8017cbc:	4608      	mov	r0, r1
 8017cbe:	4611      	mov	r1, r2
 8017cc0:	602b      	str	r3, [r5, #0]
 8017cc2:	f7ed fdf3 	bl	80058ac <_fstat>
 8017cc6:	1c43      	adds	r3, r0, #1
 8017cc8:	d102      	bne.n	8017cd0 <_fstat_r+0x1c>
 8017cca:	682b      	ldr	r3, [r5, #0]
 8017ccc:	b103      	cbz	r3, 8017cd0 <_fstat_r+0x1c>
 8017cce:	6023      	str	r3, [r4, #0]
 8017cd0:	bd38      	pop	{r3, r4, r5, pc}
 8017cd2:	bf00      	nop
 8017cd4:	2000ab20 	.word	0x2000ab20

08017cd8 <_isatty_r>:
 8017cd8:	b538      	push	{r3, r4, r5, lr}
 8017cda:	2300      	movs	r3, #0
 8017cdc:	4d05      	ldr	r5, [pc, #20]	@ (8017cf4 <_isatty_r+0x1c>)
 8017cde:	4604      	mov	r4, r0
 8017ce0:	4608      	mov	r0, r1
 8017ce2:	602b      	str	r3, [r5, #0]
 8017ce4:	f7ed fdf2 	bl	80058cc <_isatty>
 8017ce8:	1c43      	adds	r3, r0, #1
 8017cea:	d102      	bne.n	8017cf2 <_isatty_r+0x1a>
 8017cec:	682b      	ldr	r3, [r5, #0]
 8017cee:	b103      	cbz	r3, 8017cf2 <_isatty_r+0x1a>
 8017cf0:	6023      	str	r3, [r4, #0]
 8017cf2:	bd38      	pop	{r3, r4, r5, pc}
 8017cf4:	2000ab20 	.word	0x2000ab20

08017cf8 <_sbrk_r>:
 8017cf8:	b538      	push	{r3, r4, r5, lr}
 8017cfa:	2300      	movs	r3, #0
 8017cfc:	4d05      	ldr	r5, [pc, #20]	@ (8017d14 <_sbrk_r+0x1c>)
 8017cfe:	4604      	mov	r4, r0
 8017d00:	4608      	mov	r0, r1
 8017d02:	602b      	str	r3, [r5, #0]
 8017d04:	f7ed fdfa 	bl	80058fc <_sbrk>
 8017d08:	1c43      	adds	r3, r0, #1
 8017d0a:	d102      	bne.n	8017d12 <_sbrk_r+0x1a>
 8017d0c:	682b      	ldr	r3, [r5, #0]
 8017d0e:	b103      	cbz	r3, 8017d12 <_sbrk_r+0x1a>
 8017d10:	6023      	str	r3, [r4, #0]
 8017d12:	bd38      	pop	{r3, r4, r5, pc}
 8017d14:	2000ab20 	.word	0x2000ab20

08017d18 <__assert_func>:
 8017d18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017d1a:	4614      	mov	r4, r2
 8017d1c:	461a      	mov	r2, r3
 8017d1e:	4b09      	ldr	r3, [pc, #36]	@ (8017d44 <__assert_func+0x2c>)
 8017d20:	4605      	mov	r5, r0
 8017d22:	681b      	ldr	r3, [r3, #0]
 8017d24:	68d8      	ldr	r0, [r3, #12]
 8017d26:	b14c      	cbz	r4, 8017d3c <__assert_func+0x24>
 8017d28:	4b07      	ldr	r3, [pc, #28]	@ (8017d48 <__assert_func+0x30>)
 8017d2a:	9100      	str	r1, [sp, #0]
 8017d2c:	4907      	ldr	r1, [pc, #28]	@ (8017d4c <__assert_func+0x34>)
 8017d2e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8017d32:	462b      	mov	r3, r5
 8017d34:	f000 f870 	bl	8017e18 <fiprintf>
 8017d38:	f000 f880 	bl	8017e3c <abort>
 8017d3c:	4b04      	ldr	r3, [pc, #16]	@ (8017d50 <__assert_func+0x38>)
 8017d3e:	461c      	mov	r4, r3
 8017d40:	e7f3      	b.n	8017d2a <__assert_func+0x12>
 8017d42:	bf00      	nop
 8017d44:	20000024 	.word	0x20000024
 8017d48:	0802e675 	.word	0x0802e675
 8017d4c:	0802e682 	.word	0x0802e682
 8017d50:	0802e6b0 	.word	0x0802e6b0

08017d54 <_calloc_r>:
 8017d54:	b570      	push	{r4, r5, r6, lr}
 8017d56:	fba1 5402 	umull	r5, r4, r1, r2
 8017d5a:	b934      	cbnz	r4, 8017d6a <_calloc_r+0x16>
 8017d5c:	4629      	mov	r1, r5
 8017d5e:	f7ff f885 	bl	8016e6c <_malloc_r>
 8017d62:	4606      	mov	r6, r0
 8017d64:	b928      	cbnz	r0, 8017d72 <_calloc_r+0x1e>
 8017d66:	4630      	mov	r0, r6
 8017d68:	bd70      	pop	{r4, r5, r6, pc}
 8017d6a:	220c      	movs	r2, #12
 8017d6c:	2600      	movs	r6, #0
 8017d6e:	6002      	str	r2, [r0, #0]
 8017d70:	e7f9      	b.n	8017d66 <_calloc_r+0x12>
 8017d72:	462a      	mov	r2, r5
 8017d74:	4621      	mov	r1, r4
 8017d76:	f7fe f909 	bl	8015f8c <memset>
 8017d7a:	e7f4      	b.n	8017d66 <_calloc_r+0x12>

08017d7c <__ascii_mbtowc>:
 8017d7c:	b082      	sub	sp, #8
 8017d7e:	b901      	cbnz	r1, 8017d82 <__ascii_mbtowc+0x6>
 8017d80:	a901      	add	r1, sp, #4
 8017d82:	b142      	cbz	r2, 8017d96 <__ascii_mbtowc+0x1a>
 8017d84:	b14b      	cbz	r3, 8017d9a <__ascii_mbtowc+0x1e>
 8017d86:	7813      	ldrb	r3, [r2, #0]
 8017d88:	600b      	str	r3, [r1, #0]
 8017d8a:	7812      	ldrb	r2, [r2, #0]
 8017d8c:	1e10      	subs	r0, r2, #0
 8017d8e:	bf18      	it	ne
 8017d90:	2001      	movne	r0, #1
 8017d92:	b002      	add	sp, #8
 8017d94:	4770      	bx	lr
 8017d96:	4610      	mov	r0, r2
 8017d98:	e7fb      	b.n	8017d92 <__ascii_mbtowc+0x16>
 8017d9a:	f06f 0001 	mvn.w	r0, #1
 8017d9e:	e7f8      	b.n	8017d92 <__ascii_mbtowc+0x16>

08017da0 <_realloc_r>:
 8017da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017da4:	4607      	mov	r7, r0
 8017da6:	4614      	mov	r4, r2
 8017da8:	460d      	mov	r5, r1
 8017daa:	b921      	cbnz	r1, 8017db6 <_realloc_r+0x16>
 8017dac:	4611      	mov	r1, r2
 8017dae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017db2:	f7ff b85b 	b.w	8016e6c <_malloc_r>
 8017db6:	b92a      	cbnz	r2, 8017dc4 <_realloc_r+0x24>
 8017db8:	4625      	mov	r5, r4
 8017dba:	f7fe ffe3 	bl	8016d84 <_free_r>
 8017dbe:	4628      	mov	r0, r5
 8017dc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017dc4:	f000 f841 	bl	8017e4a <_malloc_usable_size_r>
 8017dc8:	4284      	cmp	r4, r0
 8017dca:	4606      	mov	r6, r0
 8017dcc:	d802      	bhi.n	8017dd4 <_realloc_r+0x34>
 8017dce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8017dd2:	d8f4      	bhi.n	8017dbe <_realloc_r+0x1e>
 8017dd4:	4621      	mov	r1, r4
 8017dd6:	4638      	mov	r0, r7
 8017dd8:	f7ff f848 	bl	8016e6c <_malloc_r>
 8017ddc:	4680      	mov	r8, r0
 8017dde:	b908      	cbnz	r0, 8017de4 <_realloc_r+0x44>
 8017de0:	4645      	mov	r5, r8
 8017de2:	e7ec      	b.n	8017dbe <_realloc_r+0x1e>
 8017de4:	42b4      	cmp	r4, r6
 8017de6:	4622      	mov	r2, r4
 8017de8:	4629      	mov	r1, r5
 8017dea:	bf28      	it	cs
 8017dec:	4632      	movcs	r2, r6
 8017dee:	f7fe f95a 	bl	80160a6 <memcpy>
 8017df2:	4629      	mov	r1, r5
 8017df4:	4638      	mov	r0, r7
 8017df6:	f7fe ffc5 	bl	8016d84 <_free_r>
 8017dfa:	e7f1      	b.n	8017de0 <_realloc_r+0x40>

08017dfc <__ascii_wctomb>:
 8017dfc:	4603      	mov	r3, r0
 8017dfe:	4608      	mov	r0, r1
 8017e00:	b141      	cbz	r1, 8017e14 <__ascii_wctomb+0x18>
 8017e02:	2aff      	cmp	r2, #255	@ 0xff
 8017e04:	d904      	bls.n	8017e10 <__ascii_wctomb+0x14>
 8017e06:	228a      	movs	r2, #138	@ 0x8a
 8017e08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017e0c:	601a      	str	r2, [r3, #0]
 8017e0e:	4770      	bx	lr
 8017e10:	2001      	movs	r0, #1
 8017e12:	700a      	strb	r2, [r1, #0]
 8017e14:	4770      	bx	lr
	...

08017e18 <fiprintf>:
 8017e18:	b40e      	push	{r1, r2, r3}
 8017e1a:	b503      	push	{r0, r1, lr}
 8017e1c:	ab03      	add	r3, sp, #12
 8017e1e:	4601      	mov	r1, r0
 8017e20:	4805      	ldr	r0, [pc, #20]	@ (8017e38 <fiprintf+0x20>)
 8017e22:	f853 2b04 	ldr.w	r2, [r3], #4
 8017e26:	6800      	ldr	r0, [r0, #0]
 8017e28:	9301      	str	r3, [sp, #4]
 8017e2a:	f7ff fdaf 	bl	801798c <_vfiprintf_r>
 8017e2e:	b002      	add	sp, #8
 8017e30:	f85d eb04 	ldr.w	lr, [sp], #4
 8017e34:	b003      	add	sp, #12
 8017e36:	4770      	bx	lr
 8017e38:	20000024 	.word	0x20000024

08017e3c <abort>:
 8017e3c:	2006      	movs	r0, #6
 8017e3e:	b508      	push	{r3, lr}
 8017e40:	f000 f834 	bl	8017eac <raise>
 8017e44:	2001      	movs	r0, #1
 8017e46:	f7ed fce1 	bl	800580c <_exit>

08017e4a <_malloc_usable_size_r>:
 8017e4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017e4e:	1f18      	subs	r0, r3, #4
 8017e50:	2b00      	cmp	r3, #0
 8017e52:	bfbc      	itt	lt
 8017e54:	580b      	ldrlt	r3, [r1, r0]
 8017e56:	18c0      	addlt	r0, r0, r3
 8017e58:	4770      	bx	lr

08017e5a <_raise_r>:
 8017e5a:	291f      	cmp	r1, #31
 8017e5c:	b538      	push	{r3, r4, r5, lr}
 8017e5e:	4605      	mov	r5, r0
 8017e60:	460c      	mov	r4, r1
 8017e62:	d904      	bls.n	8017e6e <_raise_r+0x14>
 8017e64:	2316      	movs	r3, #22
 8017e66:	6003      	str	r3, [r0, #0]
 8017e68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017e6c:	bd38      	pop	{r3, r4, r5, pc}
 8017e6e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8017e70:	b112      	cbz	r2, 8017e78 <_raise_r+0x1e>
 8017e72:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017e76:	b94b      	cbnz	r3, 8017e8c <_raise_r+0x32>
 8017e78:	4628      	mov	r0, r5
 8017e7a:	f000 f831 	bl	8017ee0 <_getpid_r>
 8017e7e:	4622      	mov	r2, r4
 8017e80:	4601      	mov	r1, r0
 8017e82:	4628      	mov	r0, r5
 8017e84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017e88:	f000 b818 	b.w	8017ebc <_kill_r>
 8017e8c:	2b01      	cmp	r3, #1
 8017e8e:	d00a      	beq.n	8017ea6 <_raise_r+0x4c>
 8017e90:	1c59      	adds	r1, r3, #1
 8017e92:	d103      	bne.n	8017e9c <_raise_r+0x42>
 8017e94:	2316      	movs	r3, #22
 8017e96:	6003      	str	r3, [r0, #0]
 8017e98:	2001      	movs	r0, #1
 8017e9a:	e7e7      	b.n	8017e6c <_raise_r+0x12>
 8017e9c:	2100      	movs	r1, #0
 8017e9e:	4620      	mov	r0, r4
 8017ea0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8017ea4:	4798      	blx	r3
 8017ea6:	2000      	movs	r0, #0
 8017ea8:	e7e0      	b.n	8017e6c <_raise_r+0x12>
	...

08017eac <raise>:
 8017eac:	4b02      	ldr	r3, [pc, #8]	@ (8017eb8 <raise+0xc>)
 8017eae:	4601      	mov	r1, r0
 8017eb0:	6818      	ldr	r0, [r3, #0]
 8017eb2:	f7ff bfd2 	b.w	8017e5a <_raise_r>
 8017eb6:	bf00      	nop
 8017eb8:	20000024 	.word	0x20000024

08017ebc <_kill_r>:
 8017ebc:	b538      	push	{r3, r4, r5, lr}
 8017ebe:	2300      	movs	r3, #0
 8017ec0:	4d06      	ldr	r5, [pc, #24]	@ (8017edc <_kill_r+0x20>)
 8017ec2:	4604      	mov	r4, r0
 8017ec4:	4608      	mov	r0, r1
 8017ec6:	4611      	mov	r1, r2
 8017ec8:	602b      	str	r3, [r5, #0]
 8017eca:	f7ed fc8f 	bl	80057ec <_kill>
 8017ece:	1c43      	adds	r3, r0, #1
 8017ed0:	d102      	bne.n	8017ed8 <_kill_r+0x1c>
 8017ed2:	682b      	ldr	r3, [r5, #0]
 8017ed4:	b103      	cbz	r3, 8017ed8 <_kill_r+0x1c>
 8017ed6:	6023      	str	r3, [r4, #0]
 8017ed8:	bd38      	pop	{r3, r4, r5, pc}
 8017eda:	bf00      	nop
 8017edc:	2000ab20 	.word	0x2000ab20

08017ee0 <_getpid_r>:
 8017ee0:	f7ed bc7c 	b.w	80057dc <_getpid>

08017ee4 <_init>:
 8017ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017ee6:	bf00      	nop
 8017ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017eea:	bc08      	pop	{r3}
 8017eec:	469e      	mov	lr, r3
 8017eee:	4770      	bx	lr

08017ef0 <_fini>:
 8017ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017ef2:	bf00      	nop
 8017ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017ef6:	bc08      	pop	{r3}
 8017ef8:	469e      	mov	lr, r3
 8017efa:	4770      	bx	lr
