$date
	Thu Dec  3 00:18:14 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_structural_gate_0 $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module comp_1 $end
$var wire 1 " A $end
$var wire 1 % An $end
$var wire 1 # B $end
$var wire 1 & Bn $end
$var wire 1 $ C $end
$var wire 1 ' Cn $end
$var wire 1 ! F $end
$var wire 1 ( net1 $end
$var wire 1 ) net2 $end
$var wire 1 * net3 $end
$var wire 1 + net4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
1'
1&
1%
0$
0#
0"
0!
$end
#1000
1!
0'
1(
1$
#2000
0!
1'
0(
0&
0$
1#
#3000
1!
0'
1)
1$
#4000
1*
1!
1'
1&
0)
0%
0$
0#
1"
#5000
0!
0*
0'
1$
#6000
1'
0&
0$
1#
#7000
1!
0'
1+
1$
#17000
