<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv</a>
defines: 
time_elapsed: 0.344s
ram usage: 28472 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp54a_66rg/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:3</a>: No timescale set for &#34;alu&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:10</a>: No timescale set for &#34;accum&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:16</a>: No timescale set for &#34;xtend&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:10</a>: Compile module &#34;work@accum&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:3</a>: Compile module &#34;work@alu&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:16</a>: Compile module &#34;work@xtend&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:3</a>: Top level module &#34;work@alu&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:10</a>: Top level module &#34;work@accum&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:16</a>: Top level module &#34;work@xtend&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 3.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 8
+ cat /tmpfs/tmp/tmp54a_66rg/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_alu
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp54a_66rg/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp54a_66rg/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@alu)
 |vpiName:work@alu
 |uhdmallPackages:
 \_package: builtin, parent:work@alu
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@accum, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv</a>, line:10, parent:work@alu
   |vpiDefName:work@accum
   |vpiFullName:work@accum
   |vpiPort:
   \_port: (dataout), line:11
     |vpiName:dataout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dataout), line:11
         |vpiName:dataout
         |vpiFullName:work@accum.dataout
         |vpiNetType:48
   |vpiPort:
   \_port: (datain), line:12
     |vpiName:datain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (datain), line:12
         |vpiName:datain
         |vpiFullName:work@accum.datain
   |vpiPort:
   \_port: (clk), line:13
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:13
         |vpiName:clk
         |vpiFullName:work@accum.clk
   |vpiPort:
   \_port: (rst_n), line:13
     |vpiName:rst_n
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst_n), line:13
         |vpiName:rst_n
         |vpiFullName:work@accum.rst_n
   |vpiNet:
   \_logic_net: (dataout), line:11
   |vpiNet:
   \_logic_net: (datain), line:12
   |vpiNet:
   \_logic_net: (clk), line:13
   |vpiNet:
   \_logic_net: (rst_n), line:13
 |uhdmallModules:
 \_module: work@alu, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv</a>, line:3, parent:work@alu
   |vpiDefName:work@alu
   |vpiFullName:work@alu
   |vpiPort:
   \_port: (alu_out), line:4
     |vpiName:alu_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (alu_out), line:4
         |vpiName:alu_out
         |vpiFullName:work@alu.alu_out
         |vpiNetType:48
   |vpiPort:
   \_port: (zero), line:5
     |vpiName:zero
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (zero), line:5
         |vpiName:zero
         |vpiFullName:work@alu.zero
         |vpiNetType:48
   |vpiPort:
   \_port: (ain), line:6
     |vpiName:ain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ain), line:6
         |vpiName:ain
         |vpiFullName:work@alu.ain
   |vpiPort:
   \_port: (bin), line:6
     |vpiName:bin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bin), line:6
         |vpiName:bin
         |vpiFullName:work@alu.bin
   |vpiPort:
   \_port: (opcode), line:7
     |vpiName:opcode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opcode), line:7
         |vpiName:opcode
         |vpiFullName:work@alu.opcode
   |vpiNet:
   \_logic_net: (alu_out), line:4
   |vpiNet:
   \_logic_net: (zero), line:5
   |vpiNet:
   \_logic_net: (ain), line:6
   |vpiNet:
   \_logic_net: (bin), line:6
   |vpiNet:
   \_logic_net: (opcode), line:7
 |uhdmallModules:
 \_module: work@xtend, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv</a>, line:16, parent:work@alu
   |vpiDefName:work@xtend
   |vpiFullName:work@xtend
   |vpiPort:
   \_port: (dout), line:17
     |vpiName:dout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dout), line:17
         |vpiName:dout
         |vpiFullName:work@xtend.dout
         |vpiNetType:48
   |vpiPort:
   \_port: (din), line:18
     |vpiName:din
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din), line:18
         |vpiName:din
         |vpiFullName:work@xtend.din
   |vpiPort:
   \_port: (clk), line:19
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:19
         |vpiName:clk
         |vpiFullName:work@xtend.clk
   |vpiPort:
   \_port: (rst), line:19
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:19
         |vpiName:rst
         |vpiFullName:work@xtend.rst
   |vpiNet:
   \_logic_net: (dout), line:17
   |vpiNet:
   \_logic_net: (din), line:18
   |vpiNet:
   \_logic_net: (clk), line:19
   |vpiNet:
   \_logic_net: (rst), line:19
 |uhdmtopModules:
 \_module: work@alu (work@alu), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv</a>, line:3
   |vpiDefName:work@alu
   |vpiName:work@alu
   |vpiPort:
   \_port: (alu_out), line:4, parent:work@alu
     |vpiName:alu_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (alu_out), line:4, parent:work@alu
         |vpiName:alu_out
         |vpiFullName:work@alu.alu_out
         |vpiNetType:48
         |vpiRange:
         \_range: , line:4
           |vpiLeftRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (zero), line:5, parent:work@alu
     |vpiName:zero
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (zero), line:5, parent:work@alu
         |vpiName:zero
         |vpiFullName:work@alu.zero
         |vpiNetType:48
   |vpiPort:
   \_port: (ain), line:6, parent:work@alu
     |vpiName:ain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ain), line:6, parent:work@alu
         |vpiName:ain
         |vpiFullName:work@alu.ain
   |vpiPort:
   \_port: (bin), line:6, parent:work@alu
     |vpiName:bin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bin), line:6, parent:work@alu
         |vpiName:bin
         |vpiFullName:work@alu.bin
   |vpiPort:
   \_port: (opcode), line:7, parent:work@alu
     |vpiName:opcode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opcode), line:7, parent:work@alu
         |vpiName:opcode
         |vpiFullName:work@alu.opcode
   |vpiNet:
   \_logic_net: (alu_out), line:4, parent:work@alu
   |vpiNet:
   \_logic_net: (zero), line:5, parent:work@alu
   |vpiNet:
   \_logic_net: (ain), line:6, parent:work@alu
   |vpiNet:
   \_logic_net: (bin), line:6, parent:work@alu
   |vpiNet:
   \_logic_net: (opcode), line:7, parent:work@alu
 |uhdmtopModules:
 \_module: work@accum (work@accum), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv</a>, line:10
   |vpiDefName:work@accum
   |vpiName:work@accum
   |vpiPort:
   \_port: (dataout), line:11, parent:work@accum
     |vpiName:dataout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dataout), line:11, parent:work@accum
         |vpiName:dataout
         |vpiFullName:work@accum.dataout
         |vpiNetType:48
         |vpiRange:
         \_range: , line:11
           |vpiLeftRange:
           \_constant: , line:11
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:11
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (datain), line:12, parent:work@accum
     |vpiName:datain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (datain), line:12, parent:work@accum
         |vpiName:datain
         |vpiFullName:work@accum.datain
   |vpiPort:
   \_port: (clk), line:13, parent:work@accum
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:13, parent:work@accum
         |vpiName:clk
         |vpiFullName:work@accum.clk
   |vpiPort:
   \_port: (rst_n), line:13, parent:work@accum
     |vpiName:rst_n
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst_n), line:13, parent:work@accum
         |vpiName:rst_n
         |vpiFullName:work@accum.rst_n
   |vpiNet:
   \_logic_net: (dataout), line:11, parent:work@accum
   |vpiNet:
   \_logic_net: (datain), line:12, parent:work@accum
   |vpiNet:
   \_logic_net: (clk), line:13, parent:work@accum
   |vpiNet:
   \_logic_net: (rst_n), line:13, parent:work@accum
 |uhdmtopModules:
 \_module: work@xtend (work@xtend), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv</a>, line:16
   |vpiDefName:work@xtend
   |vpiName:work@xtend
   |vpiPort:
   \_port: (dout), line:17, parent:work@xtend
     |vpiName:dout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dout), line:17, parent:work@xtend
         |vpiName:dout
         |vpiFullName:work@xtend.dout
         |vpiNetType:48
         |vpiRange:
         \_range: , line:17
           |vpiLeftRange:
           \_constant: , line:17
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:17
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (din), line:18, parent:work@xtend
     |vpiName:din
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din), line:18, parent:work@xtend
         |vpiName:din
         |vpiFullName:work@xtend.din
   |vpiPort:
   \_port: (clk), line:19, parent:work@xtend
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:19, parent:work@xtend
         |vpiName:clk
         |vpiFullName:work@xtend.clk
   |vpiPort:
   \_port: (rst), line:19, parent:work@xtend
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:19, parent:work@xtend
         |vpiName:rst
         |vpiFullName:work@xtend.rst
   |vpiNet:
   \_logic_net: (dout), line:17, parent:work@xtend
   |vpiNet:
   \_logic_net: (din), line:18, parent:work@xtend
   |vpiNet:
   \_logic_net: (clk), line:19, parent:work@xtend
   |vpiNet:
   \_logic_net: (rst), line:19, parent:work@xtend
Object: \work_alu of type 3000
Object: \work_alu of type 32
Object: \alu_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \zero of type 44
Object: \ain of type 44
Object: \bin of type 44
Object: \opcode of type 44
Object: \alu_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \zero of type 36
Object: \ain of type 36
Object: \bin of type 36
Object: \opcode of type 36
Object: \work_accum of type 32
Object: \dataout of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \datain of type 44
Object: \clk of type 44
Object: \rst_n of type 44
Object: \dataout of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \datain of type 36
Object: \clk of type 36
Object: \rst_n of type 36
Object: \work_xtend of type 32
Object: \dout of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \din of type 44
Object: \clk of type 44
Object: \rst of type 44
Object: \dout of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \din of type 36
Object: \clk of type 36
Object: \rst of type 36
Object: \work_accum of type 32
Object: \dataout of type 36
Object: \datain of type 36
Object: \clk of type 36
Object: \rst_n of type 36
Object: \work_alu of type 32
Object: \alu_out of type 36
Object: \zero of type 36
Object: \ain of type 36
Object: \bin of type 36
Object: \opcode of type 36
Object: \work_xtend of type 32
Object: \dout of type 36
Object: \din of type 36
Object: \clk of type 36
Object: \rst of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_accum&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x34a3070] str=&#39;\work_accum&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:11</a>.0-11.0&gt; [0x34a3210] str=&#39;\dataout&#39; output reg port=6
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:11</a>.0-11.0&gt; [0x34a33d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:11</a>.0-11.0&gt; [0x34a3590] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:11</a>.0-11.0&gt; [0x34a36d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:12</a>.0-12.0&gt; [0x34a2eb0] str=&#39;\datain&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:13</a>.0-13.0&gt; [0x34a38f0] str=&#39;\clk&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:13</a>.0-13.0&gt; [0x34a3a70] str=&#39;\rst_n&#39; input port=9
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x34a3070] str=&#39;\work_accum&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:11</a>.0-11.0&gt; [0x34a3210] str=&#39;\dataout&#39; output reg basic_prep port=6 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:11</a>.0-11.0&gt; [0x34a33d0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:11</a>.0-11.0&gt; [0x34a3590] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:11</a>.0-11.0&gt; [0x34a36d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:12</a>.0-12.0&gt; [0x34a2eb0] str=&#39;\datain&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:13</a>.0-13.0&gt; [0x34a38f0] str=&#39;\clk&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:13</a>.0-13.0&gt; [0x34a3a70] str=&#39;\rst_n&#39; input basic_prep port=9 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_alu&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x34a1780] str=&#39;\work_alu&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:4</a>.0-4.0&gt; [0x34a1a00] str=&#39;\alu_out&#39; output reg port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:4</a>.0-4.0&gt; [0x34a1d70]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:4</a>.0-4.0&gt; [0x34a22b0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:4</a>.0-4.0&gt; [0x34a2640] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:5</a>.0-5.0&gt; [0x34a24a0] str=&#39;\zero&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:6</a>.0-6.0&gt; [0x34a2800] str=&#39;\ain&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:6</a>.0-6.0&gt; [0x34a2980] str=&#39;\bin&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:7</a>.0-7.0&gt; [0x34a2b20] str=&#39;\opcode&#39; input port=5
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x34a1780] str=&#39;\work_alu&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:4</a>.0-4.0&gt; [0x34a1a00] str=&#39;\alu_out&#39; output reg basic_prep port=1 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:4</a>.0-4.0&gt; [0x34a1d70] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:4</a>.0-4.0&gt; [0x34a22b0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:4</a>.0-4.0&gt; [0x34a2640] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:5</a>.0-5.0&gt; [0x34a24a0] str=&#39;\zero&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:6</a>.0-6.0&gt; [0x34a2800] str=&#39;\ain&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:6</a>.0-6.0&gt; [0x34a2980] str=&#39;\bin&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:7</a>.0-7.0&gt; [0x34a2b20] str=&#39;\opcode&#39; input basic_prep port=5 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_xtend&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x34a3c60] str=&#39;\work_xtend&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:17</a>.0-17.0&gt; [0x34a3fa0] str=&#39;\dout&#39; output reg port=10
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:17</a>.0-17.0&gt; [0x34a4140]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:17</a>.0-17.0&gt; [0x34a44c0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:17</a>.0-17.0&gt; [0x34a4600] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:18</a>.0-18.0&gt; [0x34a4300] str=&#39;\din&#39; input port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:19</a>.0-19.0&gt; [0x34a4820] str=&#39;\clk&#39; input port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:19</a>.0-19.0&gt; [0x34a49a0] str=&#39;\rst&#39; input port=13
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x34a3c60] str=&#39;\work_xtend&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:17</a>.0-17.0&gt; [0x34a3fa0] str=&#39;\dout&#39; output reg basic_prep port=10 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:17</a>.0-17.0&gt; [0x34a4140] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:17</a>.0-17.0&gt; [0x34a44c0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:17</a>.0-17.0&gt; [0x34a4600] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:18</a>.0-18.0&gt; [0x34a4300] str=&#39;\din&#39; input basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:19</a>.0-19.0&gt; [0x34a4820] str=&#39;\clk&#39; input basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:19</a>.0-19.0&gt; [0x34a49a0] str=&#39;\rst&#39; input basic_prep port=13 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_alu

2.2. Analyzing design hierarchy..
Top module:  \work_alu
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

8. Executing CHECK pass (checking for obvious problems).
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_accum&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;dataout&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        &#34;datain&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 10 ]
        },
        &#34;clk&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 11 ]
        },
        &#34;rst_n&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 12 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:13</a>.0-13.0&#34;
          }
        },
        &#34;datain&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:12</a>.0-12.0&#34;
          }
        },
        &#34;dataout&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:11</a>.0-11.0&#34;
          }
        },
        &#34;rst_n&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:13</a>.0-13.0&#34;
          }
        }
      }
    },
    &#34;work_alu&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;alu_out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        &#34;zero&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 10 ]
        },
        &#34;ain&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 11 ]
        },
        &#34;bin&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 12 ]
        },
        &#34;opcode&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 13 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;ain&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:6</a>.0-6.0&#34;
          }
        },
        &#34;alu_out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:4</a>.0-4.0&#34;
          }
        },
        &#34;bin&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:6</a>.0-6.0&#34;
          }
        },
        &#34;opcode&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:7</a>.0-7.0&#34;
          }
        },
        &#34;zero&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:5</a>.0-5.0&#34;
          }
        }
      }
    },
    &#34;work_xtend&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;dout&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        &#34;din&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 10 ]
        },
        &#34;clk&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 11 ]
        },
        &#34;rst&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 12 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:19</a>.0-19.0&#34;
          }
        },
        &#34;din&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:18</a>.0-18.0&#34;
          }
        },
        &#34;dout&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:17</a>.0-17.0&#34;
          }
        },
        &#34;rst&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p710.sv:19</a>.0-19.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */

End of script. Logfile hash: ff9af54bdb, CPU: user 0.01s system 0.00s, MEM: 13.00 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>