armv7_pmnc_write_evtsel	,	F_12
armv7_a15_pmu_init	,	F_46
hw	,	V_44
armv7_pmnc_counter_has_overflowed	,	F_5
armv7_pmnc_enable_intens	,	F_17
raw_spin_unlock_irqrestore	,	F_26
armv7_a8_perf_cache_map	,	V_65
"ARMv7 Cortex-A15"	,	L_21
dev	,	V_30
armv7_a9_perf_map	,	V_70
armv7_a5_perf_cache_map	,	V_72
nb_cnt	,	V_54
get_irq_regs	,	F_29
cache_map	,	V_64
id	,	V_61
armpmu_event_set_period	,	F_34
events	,	V_42
val	,	V_1
period	,	V_45
armv7pmu_enable_event	,	F_24
armv7_a15_perf_map	,	V_76
armv7pmu_write_counter	,	F_11
IRQ_HANDLED	,	V_48
hwc	,	V_25
ARMV7_FLAG_MASK	,	V_21
pr_err	,	F_7
armv7_pmnc_enable_counter	,	F_13
armv7_a8_perf_map	,	V_67
armv7_pmnc_disable_counter	,	F_15
perf_sample_data_init	,	F_30
IRQ_NONE	,	V_37
ARMV7_PMNC_P	,	V_55
arm_pmu	,	V_59
pmnc	,	V_3
hw_perf_event	,	V_24
armv7pmu_disable_event	,	F_27
flags	,	V_26
armv7_read_num_pmnc_events	,	F_42
test_bit	,	F_32
ARM_PERF_PMU_ID_CA15	,	V_74
event	,	V_41
armpmu_event_update	,	F_33
ARMV7_PERFCTR_CPU_CYCLES	,	V_50
"PMNC  =0x%08x\n"	,	L_10
"INTENS=0x%08x\n"	,	L_12
"CNT[%d] count =0x%08x\n"	,	L_16
ARMV7_EVTSEL_MASK	,	V_16
ARMV7_CNTENC_C	,	V_18
"ARMv7 Cortex-A5"	,	L_20
cnt	,	V_22
EAGAIN	,	V_52
armv7_counters	,	V_5
cpu_hw_events	,	V_33
armv7pmu	,	V_60
regs	,	V_36
"CPU%u disabling wrong PMNC counter"	,	L_7
armv7_pmnc_disable_intens	,	F_19
pmu_lock	,	V_27
"CPU%u reading wrong counter %d\n"	,	L_4
armv7_pmnc_select_counter	,	F_9
" %d\n"	,	L_3
irq_num	,	V_29
armv7_pmnc_read	,	F_1
disable	,	V_47
test_and_set_bit	,	F_40
armv7_pmnc_has_overflowed	,	F_4
armv7_a5_perf_map	,	V_73
__init	,	T_3
isb	,	F_3
smp_processor_id	,	F_8
armv7_a8_pmu_init	,	F_43
used_mask	,	V_51
ARMV7_PMNC_E	,	V_49
ARMV7_PMNC_C	,	V_56
ARMV7_CNTENS_P	,	F_14
ARM_PERF_PMU_ID_CA9	,	V_68
ARM_PERF_PMU_ID_CA8	,	V_62
data	,	V_32
ARMV7_PMNC_MASK	,	V_2
ARMV7_OVERFLOWED_MASK	,	V_4
armv7_a5_pmu_init	,	F_45
"PMNC registers dump:\n"	,	L_9
ARMV7_CNTENC_P	,	F_16
"FLAGS =0x%08x\n"	,	L_13
ARMV7_CNTENS_C	,	V_17
u32	,	T_1
ARMV7_INTENS_P	,	F_18
cpuc	,	V_34
"CPU%u selecting wrong PMNC counter"	,	L_2
"CPU%u enabling wrong PMNC counter"	,	L_6
ARMV7_INTENS_C	,	V_19
ARMV7_EVENT_CNT_TO_CNTx	,	V_13
ARM_PERF_PMU_ID_CA5	,	V_71
info	,	V_53
ret	,	V_7
ARMV7_CYCLE_COUNTER	,	V_8
pt_regs	,	V_35
__get_cpu_var	,	F_31
perf_sample_data	,	V_31
"CPU%u checking wrong counter %d overflow status\n"	,	L_1
config_base	,	V_28
armv7_pmnc_dump_regs	,	F_22
armv7_pmnc_write	,	F_2
armv7_pmnc_getreset_flags	,	F_21
ARMV7_SELECT_MASK	,	V_14
raw_spin_lock_irqsave	,	F_25
name	,	V_63
" interrupt enable %d\n"	,	L_8
idx	,	V_12
"CPU%u writing wrong counter %d\n"	,	L_5
armv7_a9_perf_cache_map	,	V_69
perf_event	,	V_40
armpmu	,	V_38
KERN_INFO	,	V_23
ARMV7_COUNTER0	,	V_10
"ARMv7 Cortex-A8"	,	L_18
printk	,	F_23
irq_work_run	,	F_36
"CCNT  =0x%08x\n"	,	L_15
armv7_a9_pmu_init	,	F_44
ARMV7_FLAG_C	,	V_9
event_map	,	V_66
armv7pmu_start	,	F_37
active_mask	,	V_43
"CNT[%d] evtsel=0x%08x\n"	,	L_17
perf_event_overflow	,	F_35
ARMV7_FLAG_P	,	F_6
value	,	V_15
num_events	,	V_39
"ARMv7 Cortex-A9"	,	L_19
armv7pmu_read_counter	,	F_10
last_period	,	V_46
ARMV7_COUNTER_LAST	,	V_11
armv7pmu_handle_irq	,	F_28
armv7pmu_get_event_idx	,	F_39
ARMV7_INTENC_P	,	F_20
ARMV7_PMNC_N_MASK	,	V_58
armv7_a15_perf_cache_map	,	V_75
irqreturn_t	,	T_2
ARMV7_INTENC_C	,	V_20
counter	,	V_6
ARMV7_PMNC_N_SHIFT	,	V_57
"CNTENS=0x%08x\n"	,	L_11
"SELECT=0x%08x\n"	,	L_14
armv7pmu_stop	,	F_38
armv7pmu_reset	,	F_41
