{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 08 20:57:33 2018 " "Info: Processing started: Sat Dec 08 20:57:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[8\] HEX1\[3\] 17.185 ns Longest " "Info: Longest tpd from source pin \"SW\[8\]\" to destination pin \"HEX1\[3\]\" is 17.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[8\] 1 PIN PIN_B13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 10; PIN Node = 'SW\[8\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part5/part5.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.392 ns) + CELL(0.437 ns) 3.828 ns part4:BCD_0\|fa:bit1\|co~3 2 COMB LCCOMB_X1_Y16_N24 3 " "Info: 2: + IC(2.392 ns) + CELL(0.437 ns) = 3.828 ns; Loc. = LCCOMB_X1_Y16_N24; Fanout = 3; COMB Node = 'part4:BCD_0\|fa:bit1\|co~3'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { SW[8] part4:BCD_0|fa:bit1|co~3 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part5/part5.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 4.540 ns part4:BCD_0\|bcd_decimal:BCD_S\|z~3 3 COMB LCCOMB_X1_Y16_N26 1 " "Info: 3: + IC(0.274 ns) + CELL(0.438 ns) = 4.540 ns; Loc. = LCCOMB_X1_Y16_N26; Fanout = 1; COMB Node = 'part4:BCD_0\|bcd_decimal:BCD_S\|z~3'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { part4:BCD_0|fa:bit1|co~3 part4:BCD_0|bcd_decimal:BCD_S|z~3 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part5/part5.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.420 ns) 5.216 ns part4:BCD_0\|bcd_decimal:BCD_S\|z~4 4 COMB LCCOMB_X1_Y16_N30 7 " "Info: 4: + IC(0.256 ns) + CELL(0.420 ns) = 5.216 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 7; COMB Node = 'part4:BCD_0\|bcd_decimal:BCD_S\|z~4'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { part4:BCD_0|bcd_decimal:BCD_S|z~3 part4:BCD_0|bcd_decimal:BCD_S|z~4 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part5/part5.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.437 ns) 6.429 ns part4:BCD_1\|fa:bit1\|co~3 5 COMB LCCOMB_X1_Y12_N22 1 " "Info: 5: + IC(0.776 ns) + CELL(0.437 ns) = 6.429 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 1; COMB Node = 'part4:BCD_1\|fa:bit1\|co~3'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { part4:BCD_0|bcd_decimal:BCD_S|z~4 part4:BCD_1|fa:bit1|co~3 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part5/part5.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 6.818 ns part4:BCD_1\|fa:bit1\|co~4 6 COMB LCCOMB_X1_Y12_N16 2 " "Info: 6: + IC(0.239 ns) + CELL(0.150 ns) = 6.818 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 2; COMB Node = 'part4:BCD_1\|fa:bit1\|co~4'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { part4:BCD_1|fa:bit1|co~3 part4:BCD_1|fa:bit1|co~4 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part5/part5.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 7.525 ns part4:BCD_1\|fa:bit2\|s 7 COMB LCCOMB_X1_Y12_N10 8 " "Info: 7: + IC(0.269 ns) + CELL(0.438 ns) = 7.525 ns; Loc. = LCCOMB_X1_Y12_N10; Fanout = 8; COMB Node = 'part4:BCD_1\|fa:bit2\|s'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { part4:BCD_1|fa:bit1|co~4 part4:BCD_1|fa:bit2|s } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part5/part5.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.087 ns) + CELL(0.438 ns) 12.050 ns part4:BCD_1\|S0\[1\]~12 8 COMB LCCOMB_X64_Y8_N24 3 " "Info: 8: + IC(4.087 ns) + CELL(0.438 ns) = 12.050 ns; Loc. = LCCOMB_X64_Y8_N24; Fanout = 3; COMB Node = 'part4:BCD_1\|S0\[1\]~12'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.525 ns" { part4:BCD_1|fa:bit2|s part4:BCD_1|S0[1]~12 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part5/part5.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 12.586 ns bcd7seg:digit1\|H~30 9 COMB LCCOMB_X64_Y8_N18 1 " "Info: 9: + IC(0.261 ns) + CELL(0.275 ns) = 12.586 ns; Loc. = LCCOMB_X64_Y8_N18; Fanout = 1; COMB Node = 'bcd7seg:digit1\|H~30'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { part4:BCD_1|S0[1]~12 bcd7seg:digit1|H~30 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part5/part5.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.420 ns) 13.439 ns bcd7seg:digit1\|H\[3\] 10 COMB LCCOMB_X63_Y8_N0 1 " "Info: 10: + IC(0.433 ns) + CELL(0.420 ns) = 13.439 ns; Loc. = LCCOMB_X63_Y8_N0; Fanout = 1; COMB Node = 'bcd7seg:digit1\|H\[3\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { bcd7seg:digit1|H~30 bcd7seg:digit1|H[3] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part5/part5.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(2.622 ns) 17.185 ns HEX1\[3\] 11 PIN PIN_Y22 0 " "Info: 11: + IC(1.124 ns) + CELL(2.622 ns) = 17.185 ns; Loc. = PIN_Y22; Fanout = 0; PIN Node = 'HEX1\[3\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.746 ns" { bcd7seg:digit1|H[3] HEX1[3] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part5/part5.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.074 ns ( 41.16 % ) " "Info: Total cell delay = 7.074 ns ( 41.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.111 ns ( 58.84 % ) " "Info: Total interconnect delay = 10.111 ns ( 58.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "17.185 ns" { SW[8] part4:BCD_0|fa:bit1|co~3 part4:BCD_0|bcd_decimal:BCD_S|z~3 part4:BCD_0|bcd_decimal:BCD_S|z~4 part4:BCD_1|fa:bit1|co~3 part4:BCD_1|fa:bit1|co~4 part4:BCD_1|fa:bit2|s part4:BCD_1|S0[1]~12 bcd7seg:digit1|H~30 bcd7seg:digit1|H[3] HEX1[3] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "17.185 ns" { SW[8] {} SW[8]~combout {} part4:BCD_0|fa:bit1|co~3 {} part4:BCD_0|bcd_decimal:BCD_S|z~3 {} part4:BCD_0|bcd_decimal:BCD_S|z~4 {} part4:BCD_1|fa:bit1|co~3 {} part4:BCD_1|fa:bit1|co~4 {} part4:BCD_1|fa:bit2|s {} part4:BCD_1|S0[1]~12 {} bcd7seg:digit1|H~30 {} bcd7seg:digit1|H[3] {} HEX1[3] {} } { 0.000ns 0.000ns 2.392ns 0.274ns 0.256ns 0.776ns 0.239ns 0.269ns 4.087ns 0.261ns 0.433ns 1.124ns } { 0.000ns 0.999ns 0.437ns 0.438ns 0.420ns 0.437ns 0.150ns 0.438ns 0.438ns 0.275ns 0.420ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 08 20:57:33 2018 " "Info: Processing ended: Sat Dec 08 20:57:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
