#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000184744b25a0 .scope module, "rshiftreg" "rshiftreg" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clrb";
    .port_info 2 /INPUT 1 "sdr";
    .port_info 3 /OUTPUT 4 "q";
o00000184744e6f98 .functor BUFZ 1, C4<z>; HiZ drive
v00000184744b2b20_0 .net "clk", 0 0, o00000184744e6f98;  0 drivers
o00000184744e6fc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000184744b2730_0 .net "clrb", 0 0, o00000184744e6fc8;  0 drivers
v00000184744b27d0_0 .var "q", 3 0;
o00000184744e7028 .functor BUFZ 1, C4<z>; HiZ drive
v00000184744b2870_0 .net "sdr", 0 0, o00000184744e7028;  0 drivers
E_00000184744e5780/0 .event negedge, v00000184744b2730_0;
E_00000184744e5780/1 .event posedge, v00000184744b2b20_0;
E_00000184744e5780 .event/or E_00000184744e5780/0, E_00000184744e5780/1;
    .scope S_00000184744b25a0;
T_0 ;
    %wait E_00000184744e5780;
    %load/vec4 v00000184744b2730_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000184744b27d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000184744b2870_0;
    %load/vec4 v00000184744b27d0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000184744b27d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "rshiftreg.v";
