	component BoardConfigQsys is
		port (
			clk_clk                                   : in    std_logic                     := 'X';             -- clk
			inout_sdram_addr                          : out   std_logic_vector(12 downto 0);                    -- addr
			inout_sdram_ba                            : out   std_logic_vector(1 downto 0);                     -- ba
			inout_sdram_cas_n                         : out   std_logic;                                        -- cas_n
			inout_sdram_cke                           : out   std_logic;                                        -- cke
			inout_sdram_cs_n                          : out   std_logic;                                        -- cs_n
			inout_sdram_dq                            : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			inout_sdram_dqm                           : out   std_logic_vector(1 downto 0);                     -- dqm
			inout_sdram_ras_n                         : out   std_logic;                                        -- ras_n
			inout_sdram_we_n                          : out   std_logic;                                        -- we_n
			out_port_from_leds_export                 : out   std_logic_vector(7 downto 0);                     -- export
			pio_0_switches_external_connection_export : in    std_logic_vector(7 downto 0)  := (others => 'X')  -- export
		);
	end component BoardConfigQsys;

