// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Rocca_S_hw_v2_Rocca_S_hw_v2,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.916000,HLS_SYN_LAT=2158,HLS_SYN_TPT=none,HLS_SYN_MEM=32,HLS_SYN_DSP=0,HLS_SYN_FF=12281,HLS_SYN_LUT=18555,HLS_VERSION=2022_2}" *)

module Rocca_S_hw_v2 (
        ap_clk,
        ap_rst_n,
        input_r_TDATA,
        input_r_TVALID,
        input_r_TREADY,
        input_r_TKEEP,
        input_r_TSTRB,
        input_r_TLAST,
        output_r_TDATA,
        output_r_TVALID,
        output_r_TREADY,
        output_r_TKEEP,
        output_r_TSTRB,
        output_r_TLAST
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_state2 = 21'd2;
parameter    ap_ST_fsm_state3 = 21'd4;
parameter    ap_ST_fsm_state4 = 21'd8;
parameter    ap_ST_fsm_state5 = 21'd16;
parameter    ap_ST_fsm_state6 = 21'd32;
parameter    ap_ST_fsm_state7 = 21'd64;
parameter    ap_ST_fsm_state8 = 21'd128;
parameter    ap_ST_fsm_state9 = 21'd256;
parameter    ap_ST_fsm_state10 = 21'd512;
parameter    ap_ST_fsm_state11 = 21'd1024;
parameter    ap_ST_fsm_state12 = 21'd2048;
parameter    ap_ST_fsm_state13 = 21'd4096;
parameter    ap_ST_fsm_state14 = 21'd8192;
parameter    ap_ST_fsm_state15 = 21'd16384;
parameter    ap_ST_fsm_state16 = 21'd32768;
parameter    ap_ST_fsm_state17 = 21'd65536;
parameter    ap_ST_fsm_state18 = 21'd131072;
parameter    ap_ST_fsm_state19 = 21'd262144;
parameter    ap_ST_fsm_state20 = 21'd524288;
parameter    ap_ST_fsm_state21 = 21'd1048576;

input   ap_clk;
input   ap_rst_n;
input  [511:0] input_r_TDATA;
input   input_r_TVALID;
output   input_r_TREADY;
input  [63:0] input_r_TKEEP;
input  [63:0] input_r_TSTRB;
input  [0:0] input_r_TLAST;
output  [511:0] output_r_TDATA;
output   output_r_TVALID;
input   output_r_TREADY;
output  [63:0] output_r_TKEEP;
output  [63:0] output_r_TSTRB;
output  [0:0] output_r_TLAST;

 reg    ap_rst_n_inv;
reg   [5:0] hw_AD_address0;
reg    hw_AD_ce0;
reg    hw_AD_we0;
wire   [127:0] hw_AD_q0;
reg    hw_AD_ce1;
wire   [127:0] hw_AD_q1;
reg   [8:0] hw_M_0_address0;
reg    hw_M_0_ce0;
reg    hw_M_0_we0;
wire   [127:0] hw_M_0_q0;
reg   [8:0] hw_M_1_address0;
reg    hw_M_1_ce0;
reg    hw_M_1_we0;
wire   [127:0] hw_M_1_q0;
reg   [8:0] hw_C_0_address0;
reg    hw_C_0_ce0;
reg    hw_C_0_we0;
wire   [127:0] hw_C_0_q0;
reg   [8:0] hw_C_1_address0;
reg    hw_C_1_ce0;
reg    hw_C_1_we0;
wire   [127:0] hw_C_1_q0;
reg    input_r_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
reg    output_r_TDATA_blk_n;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state20;
reg   [0:0] icmp_ln451_reg_1678;
wire    ap_CS_fsm_state21;
wire   [127:0] val_fu_506_p1;
reg   [127:0] val_reg_1354;
reg   [127:0] val_2_reg_1359;
reg   [127:0] val_4_reg_1364;
reg   [127:0] val_6_reg_1369;
wire   [7:0] trunc_ln322_fu_540_p1;
reg   [7:0] trunc_ln322_reg_1374;
wire   [7:0] trunc_ln322_1_fu_544_p1;
reg   [7:0] trunc_ln322_1_reg_1379;
wire   [127:0] val_5_convert_endian_128_hw_fu_341_ap_return;
reg   [127:0] val_5_reg_1384;
wire   [127:0] val_7_convert_endian_128_hw_fu_346_ap_return;
reg   [127:0] val_7_reg_1393;
reg   [511:0] tmp_data_V_2_reg_1402;
wire   [127:0] val_9_convert_endian_128_hw_fu_351_ap_return;
reg   [127:0] val_9_reg_1407;
reg   [120:0] trunc_ln1_reg_1413;
reg   [120:0] trunc_ln2_reg_1419;
reg   [7:0] num_i_reg_1427;
reg   [7:0] num_1_i_reg_1432;
reg   [7:0] num_14_i_reg_1437;
reg   [7:0] num_2_i_reg_1442;
reg   [7:0] num_13_i_reg_1447;
reg   [7:0] num_3_i_reg_1452;
reg   [7:0] num_12_i_reg_1457;
reg   [7:0] num_4_i_reg_1462;
reg   [7:0] num_11_i_reg_1467;
reg   [7:0] num_5_i_reg_1472;
reg   [7:0] num_10_i_reg_1477;
reg   [7:0] num_6_i_reg_1482;
reg   [7:0] num_9_i_reg_1487;
reg   [7:0] num_7_i_reg_1492;
reg   [7:0] num_8_i_reg_1497;
reg   [7:0] num_i2_reg_1502;
reg   [7:0] num_1_i3_reg_1507;
reg   [7:0] num_14_i4_reg_1512;
reg   [7:0] num_2_i5_reg_1517;
reg   [7:0] num_13_i6_reg_1522;
reg   [7:0] num_3_i7_reg_1527;
reg   [7:0] num_12_i8_reg_1532;
reg   [7:0] num_4_i9_reg_1537;
reg   [7:0] num_11_i1_reg_1542;
reg   [7:0] num_5_i1_reg_1547;
reg   [7:0] num_10_i1_reg_1552;
reg   [7:0] num_6_i1_reg_1557;
reg   [7:0] num_9_i1_reg_1562;
reg   [7:0] num_7_i1_reg_1567;
reg   [7:0] num_8_i1_reg_1572;
wire   [127:0] xor_ln266_fu_909_p2;
reg   [127:0] xor_ln266_reg_1580;
wire    ap_CS_fsm_state8;
wire   [127:0] xor_ln276_fu_935_p2;
reg   [127:0] xor_ln276_reg_1585;
wire    ap_CS_fsm_state10;
wire   [127:0] xor_ln277_fu_941_p2;
reg   [127:0] xor_ln277_reg_1590;
wire   [127:0] xor_ln278_fu_947_p2;
reg   [127:0] xor_ln278_reg_1595;
wire   [127:0] xor_ln279_fu_953_p2;
reg   [127:0] xor_ln279_reg_1600;
wire   [127:0] xor_ln280_fu_959_p2;
reg   [127:0] xor_ln280_reg_1605;
wire   [127:0] xor_ln281_fu_965_p2;
reg   [127:0] xor_ln281_reg_1610;
wire   [127:0] xor_ln282_fu_971_p2;
reg   [127:0] xor_ln282_reg_1615;
wire   [127:0] out_fu_1033_p17;
reg   [127:0] out_reg_1662;
wire    ap_CS_fsm_state14;
wire   [127:0] out_1_fu_1054_p17;
reg   [127:0] out_1_reg_1667;
wire   [511:0] p_Result_s_fu_1139_p5;
reg   [511:0] p_Result_s_reg_1672;
wire   [0:0] icmp_ln451_fu_1152_p2;
wire   [0:0] local_stream_last_V_fu_1157_p2;
wire    grp_convert_endian_128_hw_fu_331_ap_ready;
reg   [127:0] grp_convert_endian_128_hw_fu_331_val_r;
wire   [127:0] grp_convert_endian_128_hw_fu_331_ap_return;
wire    grp_convert_endian_128_hw_fu_336_ap_ready;
reg   [127:0] grp_convert_endian_128_hw_fu_336_val_r;
wire   [127:0] grp_convert_endian_128_hw_fu_336_ap_return;
wire    val_5_convert_endian_128_hw_fu_341_ap_ready;
wire    val_7_convert_endian_128_hw_fu_346_ap_ready;
wire    val_9_convert_endian_128_hw_fu_351_ap_ready;
wire   [127:0] val_9_convert_endian_128_hw_fu_351_val_r;
wire    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_start;
wire    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_done;
wire    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_idle;
wire    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_ready;
wire    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_input_r_TREADY;
wire   [511:0] grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_temp_V_13_out;
wire    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_temp_V_13_out_ap_vld;
wire   [5:0] grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_ce0;
wire    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_we0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_d0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_grp_convert_endian_128_hw_fu_331_p_din1;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_start;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_done;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_idle;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_ready;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_input_r_TREADY;
wire   [511:0] grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_temp_V_14_out;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_temp_V_14_out_ap_vld;
wire   [8:0] grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_ce0;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_we0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_d0;
wire   [8:0] grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_ce0;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_we0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_d0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_grp_convert_endian_128_hw_fu_331_p_din1;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_start;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_done;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_idle;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_ready;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call8_i_i787_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call8_i_i787_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call6_i_i784_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call6_i_i784_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call4_i_i781_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call4_i_i781_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call2_i_i778_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call2_i_i778_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_xor_i_i775_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_xor_i_i775_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call_i_i772_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call_i_i772_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call10_i_i769_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call10_i_i769_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_din1;
wire  signed [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_din2;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_ce;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_start;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_start;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_done;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_idle;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_ready;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call8_i_i694767_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call8_i_i694767_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call6_i_i693765_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call6_i_i693765_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call4_i_i692763_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call4_i_i692763_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call2_i_i691761_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call2_i_i691761_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_xor_i_i689759_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_xor_i_i689759_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call_i_i690757_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call_i_i690757_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call10_i_i695755_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call10_i_i695755_out_ap_vld;
wire   [5:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_ce0;
wire   [5:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_address1;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_ce1;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_din1;
wire  signed [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_din2;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_ce;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_start;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_start;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_done;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_idle;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_ready;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call_i_i709809_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call_i_i709809_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call2_i_i710807_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call2_i_i710807_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call10_i_i714805_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call10_i_i714805_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call6_i_i712803_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call6_i_i712803_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_xor_i_i708801_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_xor_i_i708801_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call8_i_i713799_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call8_i_i713799_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call4_i_i711797_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call4_i_i711797_out_ap_vld;
wire   [8:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_0_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_0_ce0;
wire   [8:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_ce0;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_we0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_d0;
wire   [8:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_1_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_1_ce0;
wire   [8:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_ce0;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_we0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_d0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_din1;
wire  signed [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_din2;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_ce;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_start;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_start;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_done;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_idle;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_ready;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call8_i_i724752_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call8_i_i724752_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call6_i_i723749_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call6_i_i723749_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call4_i_i722746_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call4_i_i722746_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call2_i_i721743_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call2_i_i721743_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_xor_i_i719740_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_xor_i_i719740_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call_i_i720737_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call_i_i720737_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call10_i_i725734_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call10_i_i725734_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_din1;
wire  signed [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_din2;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_ce;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_start;
wire    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_start;
wire    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_done;
wire    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_idle;
wire    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_ready;
wire    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TREADY;
wire   [511:0] grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TDATA;
wire    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID;
wire   [63:0] grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TKEEP;
wire   [63:0] grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TSTRB;
wire   [0:0] grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TLAST;
wire   [511:0] grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_temp_V_15_out;
wire    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_temp_V_15_out_ap_vld;
wire   [8:0] grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_0_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_0_ce0;
wire   [8:0] grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_1_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_1_ce0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_grp_convert_endian_128_hw_fu_331_p_din1;
reg    grp_hw_AES_fu_1690_ap_start;
wire    grp_hw_AES_fu_1690_ap_done;
wire    grp_hw_AES_fu_1690_ap_idle;
wire    grp_hw_AES_fu_1690_ap_ready;
reg    grp_hw_AES_fu_1690_ap_ce;
reg   [127:0] grp_hw_AES_fu_1690_state;
reg   [127:0] grp_hw_AES_fu_1690_key;
wire   [127:0] grp_hw_AES_fu_1690_ap_return;
wire   [127:0] xor_ln317_2_fu_1111_p2;
wire   [127:0] xor_ln318_1_fu_1124_p2;
reg    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_start_reg;
reg   [20:0] ap_NS_fsm;
wire    ap_NS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_start_reg;
wire    ap_CS_fsm_state15;
reg    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_start_reg;
wire    ap_NS_fsm_state18;
wire    ap_CS_fsm_state19;
reg    ap_block_state20;
reg    ap_block_state20_io;
wire   [7:0] sub_ln380_fu_553_p2;
wire   [127:0] zext_ln380_fu_559_p1;
wire   [127:0] add_ln380_fu_563_p2;
wire   [7:0] sub_ln403_fu_579_p2;
wire   [127:0] zext_ln403_fu_585_p1;
wire   [127:0] add_ln403_fu_589_p2;
wire   [127:0] xor_ln317_1_fu_1105_p2;
wire   [127:0] xor_ln317_fu_1099_p2;
wire   [127:0] xor_ln318_fu_1118_p2;
wire   [255:0] tmp_fu_1131_p3;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    regslice_both_output_r_V_data_V_U_apdone_blk;
reg    ap_block_state21;
reg    ap_block_state21_io;
wire    regslice_both_input_r_V_data_V_U_apdone_blk;
wire   [511:0] input_r_TDATA_int_regslice;
wire    input_r_TVALID_int_regslice;
reg    input_r_TREADY_int_regslice;
wire    regslice_both_input_r_V_data_V_U_ack_in;
wire    regslice_both_input_r_V_keep_V_U_apdone_blk;
wire   [63:0] input_r_TKEEP_int_regslice;
wire    regslice_both_input_r_V_keep_V_U_vld_out;
wire    regslice_both_input_r_V_keep_V_U_ack_in;
wire    regslice_both_input_r_V_strb_V_U_apdone_blk;
wire   [63:0] input_r_TSTRB_int_regslice;
wire    regslice_both_input_r_V_strb_V_U_vld_out;
wire    regslice_both_input_r_V_strb_V_U_ack_in;
wire    regslice_both_input_r_V_last_V_U_apdone_blk;
wire   [0:0] input_r_TLAST_int_regslice;
wire    regslice_both_input_r_V_last_V_U_vld_out;
wire    regslice_both_input_r_V_last_V_U_ack_in;
reg   [511:0] output_r_TDATA_int_regslice;
reg    output_r_TVALID_int_regslice;
wire    output_r_TREADY_int_regslice;
wire    regslice_both_output_r_V_data_V_U_vld_out;
wire    regslice_both_output_r_V_keep_V_U_apdone_blk;
reg   [63:0] output_r_TKEEP_int_regslice;
wire    regslice_both_output_r_V_keep_V_U_ack_in_dummy;
wire    regslice_both_output_r_V_keep_V_U_vld_out;
wire    regslice_both_output_r_V_strb_V_U_apdone_blk;
reg   [63:0] output_r_TSTRB_int_regslice;
wire    regslice_both_output_r_V_strb_V_U_ack_in_dummy;
wire    regslice_both_output_r_V_strb_V_U_vld_out;
wire    regslice_both_output_r_V_last_V_U_apdone_blk;
reg   [0:0] output_r_TLAST_int_regslice;
wire    regslice_both_output_r_V_last_V_U_ack_in_dummy;
wire    regslice_both_output_r_V_last_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
#0 grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_start_reg = 1'b0;
#0 grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_start_reg = 1'b0;
#0 grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_start_reg = 1'b0;
#0 grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_start_reg = 1'b0;
#0 grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_start_reg = 1'b0;
#0 grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_start_reg = 1'b0;
#0 grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_start_reg = 1'b0;
end

Rocca_S_hw_v2_hw_AD_RAM_AUTO_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
hw_AD_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hw_AD_address0),
    .ce0(hw_AD_ce0),
    .we0(hw_AD_we0),
    .d0(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_d0),
    .q0(hw_AD_q0),
    .address1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_address1),
    .ce1(hw_AD_ce1),
    .q1(hw_AD_q1)
);

Rocca_S_hw_v2_hw_M_0_RAM_AUTO_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 300 ),
    .AddressWidth( 9 ))
hw_M_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hw_M_0_address0),
    .ce0(hw_M_0_ce0),
    .we0(hw_M_0_we0),
    .d0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_d0),
    .q0(hw_M_0_q0)
);

Rocca_S_hw_v2_hw_M_0_RAM_AUTO_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 300 ),
    .AddressWidth( 9 ))
hw_M_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hw_M_1_address0),
    .ce0(hw_M_1_ce0),
    .we0(hw_M_1_we0),
    .d0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_d0),
    .q0(hw_M_1_q0)
);

Rocca_S_hw_v2_hw_M_0_RAM_AUTO_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 300 ),
    .AddressWidth( 9 ))
hw_C_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hw_C_0_address0),
    .ce0(hw_C_0_ce0),
    .we0(hw_C_0_we0),
    .d0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_d0),
    .q0(hw_C_0_q0)
);

Rocca_S_hw_v2_hw_M_0_RAM_AUTO_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 300 ),
    .AddressWidth( 9 ))
hw_C_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hw_C_1_address0),
    .ce0(hw_C_1_ce0),
    .we0(hw_C_1_we0),
    .d0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_d0),
    .q0(hw_C_1_q0)
);

Rocca_S_hw_v2_convert_endian_128_hw grp_convert_endian_128_hw_fu_331(
    .ap_ready(grp_convert_endian_128_hw_fu_331_ap_ready),
    .val_r(grp_convert_endian_128_hw_fu_331_val_r),
    .ap_return(grp_convert_endian_128_hw_fu_331_ap_return)
);

Rocca_S_hw_v2_convert_endian_128_hw grp_convert_endian_128_hw_fu_336(
    .ap_ready(grp_convert_endian_128_hw_fu_336_ap_ready),
    .val_r(grp_convert_endian_128_hw_fu_336_val_r),
    .ap_return(grp_convert_endian_128_hw_fu_336_ap_return)
);

Rocca_S_hw_v2_convert_endian_128_hw val_5_convert_endian_128_hw_fu_341(
    .ap_ready(val_5_convert_endian_128_hw_fu_341_ap_ready),
    .val_r(val_4_reg_1364),
    .ap_return(val_5_convert_endian_128_hw_fu_341_ap_return)
);

Rocca_S_hw_v2_convert_endian_128_hw val_7_convert_endian_128_hw_fu_346(
    .ap_ready(val_7_convert_endian_128_hw_fu_346_ap_ready),
    .val_r(val_6_reg_1369),
    .ap_return(val_7_convert_endian_128_hw_fu_346_ap_return)
);

Rocca_S_hw_v2_convert_endian_128_hw val_9_convert_endian_128_hw_fu_351(
    .ap_ready(val_9_convert_endian_128_hw_fu_351_ap_ready),
    .val_r(val_9_convert_endian_128_hw_fu_351_val_r),
    .ap_return(val_9_convert_endian_128_hw_fu_351_ap_return)
);

Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_ad_reading grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_start),
    .ap_done(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_done),
    .ap_idle(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_idle),
    .ap_ready(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_ready),
    .input_r_TVALID(input_r_TVALID_int_regslice),
    .tmp_data_V_4(tmp_data_V_2_reg_1402),
    .trunc_ln1(trunc_ln1_reg_1413),
    .input_r_TDATA(input_r_TDATA_int_regslice),
    .input_r_TREADY(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_input_r_TREADY),
    .input_r_TKEEP(input_r_TKEEP_int_regslice),
    .input_r_TSTRB(input_r_TSTRB_int_regslice),
    .input_r_TLAST(input_r_TLAST_int_regslice),
    .temp_V_13_out(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_temp_V_13_out),
    .temp_V_13_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_temp_V_13_out_ap_vld),
    .hw_AD_address0(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_address0),
    .hw_AD_ce0(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_ce0),
    .hw_AD_we0(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_we0),
    .hw_AD_d0(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_d0),
    .grp_convert_endian_128_hw_fu_331_p_din1(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_grp_convert_endian_128_hw_fu_331_p_din1),
    .grp_convert_endian_128_hw_fu_331_p_dout0(grp_convert_endian_128_hw_fu_331_ap_return),
    .grp_convert_endian_128_hw_fu_331_p_ready(grp_convert_endian_128_hw_fu_331_ap_ready)
);

Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_message_reading grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_start),
    .ap_done(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_done),
    .ap_idle(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_idle),
    .ap_ready(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_ready),
    .input_r_TVALID(input_r_TVALID_int_regslice),
    .temp_V_13_reload(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_temp_V_13_out),
    .trunc_ln2(trunc_ln2_reg_1419),
    .input_r_TDATA(input_r_TDATA_int_regslice),
    .input_r_TREADY(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_input_r_TREADY),
    .input_r_TKEEP(input_r_TKEEP_int_regslice),
    .input_r_TSTRB(input_r_TSTRB_int_regslice),
    .input_r_TLAST(input_r_TLAST_int_regslice),
    .temp_V_14_out(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_temp_V_14_out),
    .temp_V_14_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_temp_V_14_out_ap_vld),
    .hw_M_0_address0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_address0),
    .hw_M_0_ce0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_ce0),
    .hw_M_0_we0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_we0),
    .hw_M_0_d0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_d0),
    .hw_M_1_address0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_address0),
    .hw_M_1_ce0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_ce0),
    .hw_M_1_we0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_we0),
    .hw_M_1_d0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_d0),
    .grp_convert_endian_128_hw_fu_331_p_din1(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_grp_convert_endian_128_hw_fu_331_p_din1),
    .grp_convert_endian_128_hw_fu_331_p_dout0(grp_convert_endian_128_hw_fu_331_ap_return),
    .grp_convert_endian_128_hw_fu_331_p_ready(grp_convert_endian_128_hw_fu_331_ap_ready)
);

Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1 grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_start),
    .ap_done(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_done),
    .ap_idle(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_idle),
    .ap_ready(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_ready),
    .xor_ln266(xor_ln266_reg_1580),
    .val_5(val_5_reg_1384),
    .val_7(val_7_reg_1393),
    .val_9(val_9_reg_1407),
    .call8_i_i787_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call8_i_i787_out),
    .call8_i_i787_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call8_i_i787_out_ap_vld),
    .call6_i_i784_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call6_i_i784_out),
    .call6_i_i784_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call6_i_i784_out_ap_vld),
    .call4_i_i781_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call4_i_i781_out),
    .call4_i_i781_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call4_i_i781_out_ap_vld),
    .call2_i_i778_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call2_i_i778_out),
    .call2_i_i778_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call2_i_i778_out_ap_vld),
    .xor_i_i775_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_xor_i_i775_out),
    .xor_i_i775_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_xor_i_i775_out_ap_vld),
    .call_i_i772_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call_i_i772_out),
    .call_i_i772_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call_i_i772_out_ap_vld),
    .call10_i_i769_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call10_i_i769_out),
    .call10_i_i769_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call10_i_i769_out_ap_vld),
    .grp_hw_AES_fu_1690_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_din1),
    .grp_hw_AES_fu_1690_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_din2),
    .grp_hw_AES_fu_1690_p_dout0(grp_hw_AES_fu_1690_ap_return),
    .grp_hw_AES_fu_1690_p_ce(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_ce),
    .grp_hw_AES_fu_1690_p_start(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_start),
    .grp_hw_AES_fu_1690_p_ready(grp_hw_AES_fu_1690_ap_ready),
    .grp_hw_AES_fu_1690_p_done(grp_hw_AES_fu_1690_ap_done),
    .grp_hw_AES_fu_1690_p_idle(grp_hw_AES_fu_1690_ap_idle)
);

Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1 grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_start),
    .ap_done(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_done),
    .ap_idle(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_idle),
    .ap_ready(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_ready),
    .xor_ln281(xor_ln281_reg_1610),
    .xor_ln280(xor_ln280_reg_1605),
    .xor_ln279(xor_ln279_reg_1600),
    .xor_ln278(xor_ln278_reg_1595),
    .xor_ln276(xor_ln276_reg_1585),
    .xor_ln277(xor_ln277_reg_1590),
    .xor_ln282(xor_ln282_reg_1615),
    .trunc_ln1(trunc_ln1_reg_1413),
    .call8_i_i694767_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call8_i_i694767_out),
    .call8_i_i694767_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call8_i_i694767_out_ap_vld),
    .call6_i_i693765_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call6_i_i693765_out),
    .call6_i_i693765_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call6_i_i693765_out_ap_vld),
    .call4_i_i692763_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call4_i_i692763_out),
    .call4_i_i692763_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call4_i_i692763_out_ap_vld),
    .call2_i_i691761_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call2_i_i691761_out),
    .call2_i_i691761_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call2_i_i691761_out_ap_vld),
    .xor_i_i689759_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_xor_i_i689759_out),
    .xor_i_i689759_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_xor_i_i689759_out_ap_vld),
    .call_i_i690757_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call_i_i690757_out),
    .call_i_i690757_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call_i_i690757_out_ap_vld),
    .call10_i_i695755_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call10_i_i695755_out),
    .call10_i_i695755_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call10_i_i695755_out_ap_vld),
    .hw_AD_address0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_address0),
    .hw_AD_ce0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_ce0),
    .hw_AD_q0(hw_AD_q0),
    .hw_AD_address1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_address1),
    .hw_AD_ce1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_ce1),
    .hw_AD_q1(hw_AD_q1),
    .grp_hw_AES_fu_1690_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_din1),
    .grp_hw_AES_fu_1690_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_din2),
    .grp_hw_AES_fu_1690_p_dout0(grp_hw_AES_fu_1690_ap_return),
    .grp_hw_AES_fu_1690_p_ce(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_ce),
    .grp_hw_AES_fu_1690_p_start(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_start),
    .grp_hw_AES_fu_1690_p_ready(grp_hw_AES_fu_1690_ap_ready),
    .grp_hw_AES_fu_1690_p_done(grp_hw_AES_fu_1690_ap_done),
    .grp_hw_AES_fu_1690_p_idle(grp_hw_AES_fu_1690_ap_idle)
);

Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1 grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_start),
    .ap_done(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_done),
    .ap_idle(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_idle),
    .ap_ready(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_ready),
    .call_i_i690757_reload(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call_i_i690757_out),
    .call2_i_i691761_reload(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call2_i_i691761_out),
    .call10_i_i695755_reload(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call10_i_i695755_out),
    .call6_i_i693765_reload(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call6_i_i693765_out),
    .xor_i_i689759_reload(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_xor_i_i689759_out),
    .call8_i_i694767_reload(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call8_i_i694767_out),
    .call4_i_i692763_reload(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call4_i_i692763_out),
    .trunc_ln2(trunc_ln2_reg_1419),
    .call_i_i709809_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call_i_i709809_out),
    .call_i_i709809_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call_i_i709809_out_ap_vld),
    .call2_i_i710807_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call2_i_i710807_out),
    .call2_i_i710807_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call2_i_i710807_out_ap_vld),
    .call10_i_i714805_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call10_i_i714805_out),
    .call10_i_i714805_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call10_i_i714805_out_ap_vld),
    .call6_i_i712803_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call6_i_i712803_out),
    .call6_i_i712803_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call6_i_i712803_out_ap_vld),
    .xor_i_i708801_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_xor_i_i708801_out),
    .xor_i_i708801_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_xor_i_i708801_out_ap_vld),
    .call8_i_i713799_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call8_i_i713799_out),
    .call8_i_i713799_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call8_i_i713799_out_ap_vld),
    .call4_i_i711797_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call4_i_i711797_out),
    .call4_i_i711797_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call4_i_i711797_out_ap_vld),
    .hw_M_0_address0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_0_address0),
    .hw_M_0_ce0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_0_ce0),
    .hw_M_0_q0(hw_M_0_q0),
    .hw_C_0_address0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_address0),
    .hw_C_0_ce0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_ce0),
    .hw_C_0_we0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_we0),
    .hw_C_0_d0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_d0),
    .hw_M_1_address0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_1_address0),
    .hw_M_1_ce0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_1_ce0),
    .hw_M_1_q0(hw_M_1_q0),
    .hw_C_1_address0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_address0),
    .hw_C_1_ce0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_ce0),
    .hw_C_1_we0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_we0),
    .hw_C_1_d0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_d0),
    .grp_hw_AES_fu_1690_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_din1),
    .grp_hw_AES_fu_1690_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_din2),
    .grp_hw_AES_fu_1690_p_dout0(grp_hw_AES_fu_1690_ap_return),
    .grp_hw_AES_fu_1690_p_ce(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_ce),
    .grp_hw_AES_fu_1690_p_start(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_start),
    .grp_hw_AES_fu_1690_p_ready(grp_hw_AES_fu_1690_ap_ready),
    .grp_hw_AES_fu_1690_p_done(grp_hw_AES_fu_1690_ap_done),
    .grp_hw_AES_fu_1690_p_idle(grp_hw_AES_fu_1690_ap_idle)
);

Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1 grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_start),
    .ap_done(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_done),
    .ap_idle(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_idle),
    .ap_ready(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_ready),
    .call8_i_i713799_reload(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call8_i_i713799_out),
    .call6_i_i712803_reload(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call6_i_i712803_out),
    .call4_i_i711797_reload(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call4_i_i711797_out),
    .call2_i_i710807_reload(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call2_i_i710807_out),
    .xor_i_i708801_reload(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_xor_i_i708801_out),
    .call_i_i709809_reload(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call_i_i709809_out),
    .call10_i_i714805_reload(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call10_i_i714805_out),
    .out_r(out_reg_1662),
    .out_1(out_1_reg_1667),
    .call8_i_i724752_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call8_i_i724752_out),
    .call8_i_i724752_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call8_i_i724752_out_ap_vld),
    .call6_i_i723749_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call6_i_i723749_out),
    .call6_i_i723749_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call6_i_i723749_out_ap_vld),
    .call4_i_i722746_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call4_i_i722746_out),
    .call4_i_i722746_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call4_i_i722746_out_ap_vld),
    .call2_i_i721743_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call2_i_i721743_out),
    .call2_i_i721743_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call2_i_i721743_out_ap_vld),
    .xor_i_i719740_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_xor_i_i719740_out),
    .xor_i_i719740_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_xor_i_i719740_out_ap_vld),
    .call_i_i720737_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call_i_i720737_out),
    .call_i_i720737_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call_i_i720737_out_ap_vld),
    .call10_i_i725734_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call10_i_i725734_out),
    .call10_i_i725734_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call10_i_i725734_out_ap_vld),
    .grp_hw_AES_fu_1690_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_din1),
    .grp_hw_AES_fu_1690_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_din2),
    .grp_hw_AES_fu_1690_p_dout0(grp_hw_AES_fu_1690_ap_return),
    .grp_hw_AES_fu_1690_p_ce(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_ce),
    .grp_hw_AES_fu_1690_p_start(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_start),
    .grp_hw_AES_fu_1690_p_ready(grp_hw_AES_fu_1690_ap_ready),
    .grp_hw_AES_fu_1690_p_done(grp_hw_AES_fu_1690_ap_done),
    .grp_hw_AES_fu_1690_p_idle(grp_hw_AES_fu_1690_ap_idle)
);

Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_cipher_writing grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_start),
    .ap_done(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_done),
    .ap_idle(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_idle),
    .ap_ready(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_ready),
    .output_r_TREADY(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TREADY),
    .p_Result_s(p_Result_s_reg_1672),
    .trunc_ln2(trunc_ln2_reg_1419),
    .output_r_TDATA(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TDATA),
    .output_r_TVALID(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID),
    .output_r_TKEEP(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TKEEP),
    .output_r_TSTRB(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TSTRB),
    .output_r_TLAST(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TLAST),
    .temp_V_15_out(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_temp_V_15_out),
    .temp_V_15_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_temp_V_15_out_ap_vld),
    .hw_C_0_address0(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_0_address0),
    .hw_C_0_ce0(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_0_ce0),
    .hw_C_0_q0(hw_C_0_q0),
    .hw_C_1_address0(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_1_address0),
    .hw_C_1_ce0(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_1_ce0),
    .hw_C_1_q0(hw_C_1_q0),
    .grp_convert_endian_128_hw_fu_331_p_din1(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_grp_convert_endian_128_hw_fu_331_p_din1),
    .grp_convert_endian_128_hw_fu_331_p_dout0(grp_convert_endian_128_hw_fu_331_ap_return),
    .grp_convert_endian_128_hw_fu_331_p_ready(grp_convert_endian_128_hw_fu_331_ap_ready)
);

Rocca_S_hw_v2_hw_AES grp_hw_AES_fu_1690(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hw_AES_fu_1690_ap_start),
    .ap_done(grp_hw_AES_fu_1690_ap_done),
    .ap_idle(grp_hw_AES_fu_1690_ap_idle),
    .ap_ready(grp_hw_AES_fu_1690_ap_ready),
    .ap_ce(grp_hw_AES_fu_1690_ap_ce),
    .state(grp_hw_AES_fu_1690_state),
    .key(grp_hw_AES_fu_1690_key),
    .ap_return(grp_hw_AES_fu_1690_ap_return)
);

Rocca_S_hw_v2_regslice_both #(
    .DataWidth( 512 ))
regslice_both_input_r_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TDATA),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_data_V_U_ack_in),
    .data_out(input_r_TDATA_int_regslice),
    .vld_out(input_r_TVALID_int_regslice),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_data_V_U_apdone_blk)
);

Rocca_S_hw_v2_regslice_both #(
    .DataWidth( 64 ))
regslice_both_input_r_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TKEEP),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_keep_V_U_ack_in),
    .data_out(input_r_TKEEP_int_regslice),
    .vld_out(regslice_both_input_r_V_keep_V_U_vld_out),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_keep_V_U_apdone_blk)
);

Rocca_S_hw_v2_regslice_both #(
    .DataWidth( 64 ))
regslice_both_input_r_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TSTRB),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_strb_V_U_ack_in),
    .data_out(input_r_TSTRB_int_regslice),
    .vld_out(regslice_both_input_r_V_strb_V_U_vld_out),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_strb_V_U_apdone_blk)
);

Rocca_S_hw_v2_regslice_both #(
    .DataWidth( 1 ))
regslice_both_input_r_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TLAST),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_last_V_U_ack_in),
    .data_out(input_r_TLAST_int_regslice),
    .vld_out(regslice_both_input_r_V_last_V_U_vld_out),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_last_V_U_apdone_blk)
);

Rocca_S_hw_v2_regslice_both #(
    .DataWidth( 512 ))
regslice_both_output_r_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TDATA_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(output_r_TREADY_int_regslice),
    .data_out(output_r_TDATA),
    .vld_out(regslice_both_output_r_V_data_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_data_V_U_apdone_blk)
);

Rocca_S_hw_v2_regslice_both #(
    .DataWidth( 64 ))
regslice_both_output_r_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TKEEP_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_r_V_keep_V_U_ack_in_dummy),
    .data_out(output_r_TKEEP),
    .vld_out(regslice_both_output_r_V_keep_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_keep_V_U_apdone_blk)
);

Rocca_S_hw_v2_regslice_both #(
    .DataWidth( 64 ))
regslice_both_output_r_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TSTRB_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_r_V_strb_V_U_ack_in_dummy),
    .data_out(output_r_TSTRB),
    .vld_out(regslice_both_output_r_V_strb_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_strb_V_U_apdone_blk)
);

Rocca_S_hw_v2_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_r_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TLAST_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_r_V_last_V_U_ack_in_dummy),
    .data_out(output_r_TLAST),
    .vld_out(regslice_both_output_r_V_last_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_start_reg <= 1'b1;
        end else if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_ready == 1'b1)) begin
            grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_start_reg <= 1'b1;
        end else if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_ready == 1'b1)) begin
            grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_start_reg <= 1'b1;
        end else if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_ready == 1'b1)) begin
            grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_start_reg <= 1'b1;
        end else if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_ready == 1'b1)) begin
            grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state3) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_start_reg <= 1'b1;
        end else if ((grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_ready == 1'b1)) begin
            grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state18) & (1'b1 == ap_CS_fsm_state17))) begin
            grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_start_reg <= 1'b1;
        end else if ((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_ready == 1'b1)) begin
            grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_start_reg <= 1'b1;
        end else if ((grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_ready == 1'b1)) begin
            grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        icmp_ln451_reg_1678 <= icmp_ln451_fu_1152_p2;
        p_Result_s_reg_1672 <= p_Result_s_fu_1139_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        num_10_i1_reg_1552 <= {{grp_convert_endian_128_hw_fu_336_ap_return[87:80]}};
        num_10_i_reg_1477 <= {{grp_convert_endian_128_hw_fu_331_ap_return[87:80]}};
        num_11_i1_reg_1542 <= {{grp_convert_endian_128_hw_fu_336_ap_return[95:88]}};
        num_11_i_reg_1467 <= {{grp_convert_endian_128_hw_fu_331_ap_return[95:88]}};
        num_12_i8_reg_1532 <= {{grp_convert_endian_128_hw_fu_336_ap_return[103:96]}};
        num_12_i_reg_1457 <= {{grp_convert_endian_128_hw_fu_331_ap_return[103:96]}};
        num_13_i6_reg_1522 <= {{grp_convert_endian_128_hw_fu_336_ap_return[111:104]}};
        num_13_i_reg_1447 <= {{grp_convert_endian_128_hw_fu_331_ap_return[111:104]}};
        num_14_i4_reg_1512 <= {{grp_convert_endian_128_hw_fu_336_ap_return[119:112]}};
        num_14_i_reg_1437 <= {{grp_convert_endian_128_hw_fu_331_ap_return[119:112]}};
        num_1_i3_reg_1507 <= {{grp_convert_endian_128_hw_fu_336_ap_return[15:8]}};
        num_1_i_reg_1432 <= {{grp_convert_endian_128_hw_fu_331_ap_return[15:8]}};
        num_2_i5_reg_1517 <= {{grp_convert_endian_128_hw_fu_336_ap_return[23:16]}};
        num_2_i_reg_1442 <= {{grp_convert_endian_128_hw_fu_331_ap_return[23:16]}};
        num_3_i7_reg_1527 <= {{grp_convert_endian_128_hw_fu_336_ap_return[31:24]}};
        num_3_i_reg_1452 <= {{grp_convert_endian_128_hw_fu_331_ap_return[31:24]}};
        num_4_i9_reg_1537 <= {{grp_convert_endian_128_hw_fu_336_ap_return[39:32]}};
        num_4_i_reg_1462 <= {{grp_convert_endian_128_hw_fu_331_ap_return[39:32]}};
        num_5_i1_reg_1547 <= {{grp_convert_endian_128_hw_fu_336_ap_return[47:40]}};
        num_5_i_reg_1472 <= {{grp_convert_endian_128_hw_fu_331_ap_return[47:40]}};
        num_6_i1_reg_1557 <= {{grp_convert_endian_128_hw_fu_336_ap_return[55:48]}};
        num_6_i_reg_1482 <= {{grp_convert_endian_128_hw_fu_331_ap_return[55:48]}};
        num_7_i1_reg_1567 <= {{grp_convert_endian_128_hw_fu_336_ap_return[63:56]}};
        num_7_i_reg_1492 <= {{grp_convert_endian_128_hw_fu_331_ap_return[63:56]}};
        num_8_i1_reg_1572 <= {{grp_convert_endian_128_hw_fu_336_ap_return[71:64]}};
        num_8_i_reg_1497 <= {{grp_convert_endian_128_hw_fu_331_ap_return[71:64]}};
        num_9_i1_reg_1562 <= {{grp_convert_endian_128_hw_fu_336_ap_return[79:72]}};
        num_9_i_reg_1487 <= {{grp_convert_endian_128_hw_fu_331_ap_return[79:72]}};
        num_i2_reg_1502 <= {{grp_convert_endian_128_hw_fu_336_ap_return[127:120]}};
        num_i_reg_1427 <= {{grp_convert_endian_128_hw_fu_331_ap_return[127:120]}};
        tmp_data_V_2_reg_1402 <= input_r_TDATA_int_regslice;
        trunc_ln1_reg_1413 <= {{add_ln380_fu_563_p2[127:7]}};
        trunc_ln2_reg_1419 <= {{add_ln403_fu_589_p2[127:7]}};
        trunc_ln322_1_reg_1379 <= trunc_ln322_1_fu_544_p1;
        trunc_ln322_reg_1374 <= trunc_ln322_fu_540_p1;
        val_5_reg_1384 <= val_5_convert_endian_128_hw_fu_341_ap_return;
        val_7_reg_1393 <= val_7_convert_endian_128_hw_fu_346_ap_return;
        val_9_reg_1407 <= val_9_convert_endian_128_hw_fu_351_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        out_1_reg_1667 <= out_1_fu_1054_p17;
        out_reg_1662 <= out_fu_1033_p17;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        val_2_reg_1359 <= {{input_r_TDATA_int_regslice[255:128]}};
        val_4_reg_1364 <= {{input_r_TDATA_int_regslice[383:256]}};
        val_6_reg_1369 <= {{input_r_TDATA_int_regslice[511:384]}};
        val_reg_1354 <= val_fu_506_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xor_ln266_reg_1580 <= xor_ln266_fu_909_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xor_ln276_reg_1585 <= xor_ln276_fu_935_p2;
        xor_ln277_reg_1590 <= xor_ln277_fu_941_p2;
        xor_ln278_reg_1595 <= xor_ln278_fu_947_p2;
        xor_ln279_reg_1600 <= xor_ln279_fu_953_p2;
        xor_ln280_reg_1605 <= xor_ln280_fu_959_p2;
        xor_ln281_reg_1610 <= xor_ln281_fu_965_p2;
        xor_ln282_reg_1615 <= xor_ln282_fu_971_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((input_r_TVALID_int_regslice == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state20_io) | ((output_r_TREADY_int_regslice == 1'b0) & (icmp_ln451_reg_1678 == 1'd1)))) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state21_io) | (regslice_both_output_r_V_data_V_U_apdone_blk == 1'b1) | ((output_r_TREADY_int_regslice == 1'b0) & (icmp_ln451_reg_1678 == 1'd1)))) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

always @ (*) begin
    if ((input_r_TVALID_int_regslice == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_convert_endian_128_hw_fu_331_val_r = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_grp_convert_endian_128_hw_fu_331_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_convert_endian_128_hw_fu_331_val_r = grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_grp_convert_endian_128_hw_fu_331_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_convert_endian_128_hw_fu_331_val_r = grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_grp_convert_endian_128_hw_fu_331_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_convert_endian_128_hw_fu_331_val_r = xor_ln317_2_fu_1111_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_convert_endian_128_hw_fu_331_val_r = val_reg_1354;
    end else begin
        grp_convert_endian_128_hw_fu_331_val_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_convert_endian_128_hw_fu_336_val_r = xor_ln318_1_fu_1124_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_convert_endian_128_hw_fu_336_val_r = val_2_reg_1359;
    end else begin
        grp_convert_endian_128_hw_fu_336_val_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_hw_AES_fu_1690_ap_ce = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_hw_AES_fu_1690_ap_ce = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_hw_AES_fu_1690_ap_ce = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_hw_AES_fu_1690_ap_ce = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_ce;
    end else begin
        grp_hw_AES_fu_1690_ap_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_hw_AES_fu_1690_ap_start = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_start;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_hw_AES_fu_1690_ap_start = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_start;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_hw_AES_fu_1690_ap_start = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_start;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_hw_AES_fu_1690_ap_start = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_start;
    end else begin
        grp_hw_AES_fu_1690_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_hw_AES_fu_1690_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_hw_AES_fu_1690_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_hw_AES_fu_1690_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_hw_AES_fu_1690_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_din2;
    end else begin
        grp_hw_AES_fu_1690_key = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_hw_AES_fu_1690_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_hw_AES_fu_1690_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_hw_AES_fu_1690_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_hw_AES_fu_1690_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_din1;
    end else begin
        grp_hw_AES_fu_1690_state = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        hw_AD_address0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        hw_AD_address0 = grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_address0;
    end else begin
        hw_AD_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        hw_AD_ce0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        hw_AD_ce0 = grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_ce0;
    end else begin
        hw_AD_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        hw_AD_ce1 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_ce1;
    end else begin
        hw_AD_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        hw_AD_we0 = grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_we0;
    end else begin
        hw_AD_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        hw_C_0_address0 = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        hw_C_0_address0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_address0;
    end else begin
        hw_C_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        hw_C_0_ce0 = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        hw_C_0_ce0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_ce0;
    end else begin
        hw_C_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        hw_C_0_we0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_we0;
    end else begin
        hw_C_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        hw_C_1_address0 = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        hw_C_1_address0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_address0;
    end else begin
        hw_C_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        hw_C_1_ce0 = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        hw_C_1_ce0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_ce0;
    end else begin
        hw_C_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        hw_C_1_we0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_we0;
    end else begin
        hw_C_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        hw_M_0_address0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hw_M_0_address0 = grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_address0;
    end else begin
        hw_M_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        hw_M_0_ce0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hw_M_0_ce0 = grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_ce0;
    end else begin
        hw_M_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        hw_M_0_we0 = grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_we0;
    end else begin
        hw_M_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        hw_M_1_address0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hw_M_1_address0 = grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_address0;
    end else begin
        hw_M_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        hw_M_1_ce0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hw_M_1_ce0 = grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_ce0;
    end else begin
        hw_M_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        hw_M_1_we0 = grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_we0;
    end else begin
        hw_M_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2))) begin
        input_r_TDATA_blk_n = input_r_TVALID_int_regslice;
    end else begin
        input_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (input_r_TVALID_int_regslice == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (input_r_TVALID_int_regslice == 1'b1)))) begin
        input_r_TREADY_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_r_TREADY_int_regslice = grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_input_r_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_r_TREADY_int_regslice = grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_input_r_TREADY;
    end else begin
        input_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln451_reg_1678 == 1'd1)) | ((1'b1 == ap_CS_fsm_state20) & (icmp_ln451_reg_1678 == 1'd1)))) begin
        output_r_TDATA_blk_n = output_r_TREADY_int_regslice;
    end else begin
        output_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((output_r_TREADY_int_regslice == 1'b0) & (icmp_ln451_reg_1678 == 1'd1)) & (1'b1 == ap_CS_fsm_state20) & (icmp_ln451_reg_1678 == 1'd1))) begin
        output_r_TDATA_int_regslice = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_temp_V_15_out;
    end else if (((1'b1 == ap_CS_fsm_state16) & (output_r_TREADY_int_regslice == 1'b1))) begin
        output_r_TDATA_int_regslice = p_Result_s_fu_1139_p5;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        output_r_TDATA_int_regslice = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TDATA;
    end else begin
        output_r_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((~((output_r_TREADY_int_regslice == 1'b0) & (icmp_ln451_reg_1678 == 1'd1)) & (1'b1 == ap_CS_fsm_state20) & (icmp_ln451_reg_1678 == 1'd1)) | ((1'b1 == ap_CS_fsm_state16) & (output_r_TREADY_int_regslice == 1'b1)))) begin
        output_r_TKEEP_int_regslice = 64'd18446744073709551615;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        output_r_TKEEP_int_regslice = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TKEEP;
    end else begin
        output_r_TKEEP_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((~((output_r_TREADY_int_regslice == 1'b0) & (icmp_ln451_reg_1678 == 1'd1)) & (1'b1 == ap_CS_fsm_state20) & (icmp_ln451_reg_1678 == 1'd1))) begin
        output_r_TLAST_int_regslice = 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state16) & (output_r_TREADY_int_regslice == 1'b1))) begin
        output_r_TLAST_int_regslice = local_stream_last_V_fu_1157_p2;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        output_r_TLAST_int_regslice = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TLAST;
    end else begin
        output_r_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((~((output_r_TREADY_int_regslice == 1'b0) & (icmp_ln451_reg_1678 == 1'd1)) & (1'b1 == ap_CS_fsm_state20) & (icmp_ln451_reg_1678 == 1'd1)) | ((1'b1 == ap_CS_fsm_state16) & (output_r_TREADY_int_regslice == 1'b1)))) begin
        output_r_TSTRB_int_regslice = 64'd18446744073709551615;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        output_r_TSTRB_int_regslice = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TSTRB;
    end else begin
        output_r_TSTRB_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state20_io) | ((output_r_TREADY_int_regslice == 1'b0) & (icmp_ln451_reg_1678 == 1'd1))) & (1'b1 == ap_CS_fsm_state20) & (icmp_ln451_reg_1678 == 1'd1)) | ((1'b1 == ap_CS_fsm_state16) & (output_r_TREADY_int_regslice == 1'b1)))) begin
        output_r_TVALID_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        output_r_TVALID_int_regslice = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID;
    end else begin
        output_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (input_r_TVALID_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (input_r_TVALID_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (output_r_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (output_r_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if ((~((1'b1 == ap_block_state20_io) | ((output_r_TREADY_int_regslice == 1'b0) & (icmp_ln451_reg_1678 == 1'd1))) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if ((~((1'b1 == ap_block_state21_io) | (regslice_both_output_r_V_data_V_U_apdone_blk == 1'b1) | ((output_r_TREADY_int_regslice == 1'b0) & (icmp_ln451_reg_1678 == 1'd1))) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln380_fu_563_p2 = (zext_ln380_fu_559_p1 + grp_convert_endian_128_hw_fu_331_ap_return);

assign add_ln403_fu_589_p2 = (zext_ln403_fu_585_p1 + grp_convert_endian_128_hw_fu_336_ap_return);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state18 = ap_NS_fsm[32'd17];

assign ap_NS_fsm_state3 = ap_NS_fsm[32'd2];

always @ (*) begin
    ap_block_state20 = ((output_r_TREADY_int_regslice == 1'b0) & (icmp_ln451_reg_1678 == 1'd1));
end

always @ (*) begin
    ap_block_state20_io = ((output_r_TREADY_int_regslice == 1'b0) & (icmp_ln451_reg_1678 == 1'd1));
end

always @ (*) begin
    ap_block_state21 = ((regslice_both_output_r_V_data_V_U_apdone_blk == 1'b1) | ((output_r_TREADY_int_regslice == 1'b0) & (icmp_ln451_reg_1678 == 1'd1)));
end

always @ (*) begin
    ap_block_state21_io = ((output_r_TREADY_int_regslice == 1'b0) & (icmp_ln451_reg_1678 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_start = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_start_reg;

assign grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_start = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_start_reg;

assign grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_start = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_start_reg;

assign grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_start = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_start_reg;

assign grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_start = grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_start_reg;

assign grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_start = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_start_reg;

assign grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TREADY = (output_r_TREADY_int_regslice & ap_CS_fsm_state19);

assign grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_start = grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_start_reg;

assign icmp_ln451_fu_1152_p2 = ((trunc_ln2_reg_1419 != 121'd0) ? 1'b1 : 1'b0);

assign input_r_TREADY = regslice_both_input_r_V_data_V_U_ack_in;

assign local_stream_last_V_fu_1157_p2 = (icmp_ln451_fu_1152_p2 ^ 1'd1);

assign out_1_fu_1054_p17 = {{{{{{{{{{{{{{{{trunc_ln322_1_reg_1379}, {num_1_i3_reg_1507}}, {num_2_i5_reg_1517}}, {num_3_i7_reg_1527}}, {num_4_i9_reg_1537}}, {num_5_i1_reg_1547}}, {num_6_i1_reg_1557}}, {num_7_i1_reg_1567}}, {num_8_i1_reg_1572}}, {num_9_i1_reg_1562}}, {num_10_i1_reg_1552}}, {num_11_i1_reg_1542}}, {num_12_i8_reg_1532}}, {num_13_i6_reg_1522}}, {num_14_i4_reg_1512}}, {num_i2_reg_1502}};

assign out_fu_1033_p17 = {{{{{{{{{{{{{{{{trunc_ln322_reg_1374}, {num_1_i_reg_1432}}, {num_2_i_reg_1442}}, {num_3_i_reg_1452}}, {num_4_i_reg_1462}}, {num_5_i_reg_1472}}, {num_6_i_reg_1482}}, {num_7_i_reg_1492}}, {num_8_i_reg_1497}}, {num_9_i_reg_1487}}, {num_10_i_reg_1477}}, {num_11_i_reg_1467}}, {num_12_i_reg_1457}}, {num_13_i_reg_1447}}, {num_14_i_reg_1437}}, {num_i_reg_1427}};

assign output_r_TVALID = regslice_both_output_r_V_data_V_U_vld_out;

assign p_Result_s_fu_1139_p5 = {{grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_temp_V_14_out[511:256]}, {tmp_fu_1131_p3}};

assign sub_ln380_fu_553_p2 = (8'd0 - trunc_ln322_fu_540_p1);

assign sub_ln403_fu_579_p2 = (8'd0 - trunc_ln322_1_fu_544_p1);

assign tmp_fu_1131_p3 = {{grp_convert_endian_128_hw_fu_336_ap_return}, {grp_convert_endian_128_hw_fu_331_ap_return}};

assign trunc_ln322_1_fu_544_p1 = grp_convert_endian_128_hw_fu_336_ap_return[7:0];

assign trunc_ln322_fu_540_p1 = grp_convert_endian_128_hw_fu_331_ap_return[7:0];

assign val_9_convert_endian_128_hw_fu_351_val_r = input_r_TDATA_int_regslice[127:0];

assign val_fu_506_p1 = input_r_TDATA_int_regslice[127:0];

assign xor_ln266_fu_909_p2 = (val_9_reg_1407 ^ val_7_reg_1393);

assign xor_ln276_fu_935_p2 = (val_5_reg_1384 ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_xor_i_i775_out);

assign xor_ln277_fu_941_p2 = (val_5_reg_1384 ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call_i_i772_out);

assign xor_ln278_fu_947_p2 = (val_7_reg_1393 ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call2_i_i778_out);

assign xor_ln279_fu_953_p2 = (val_5_reg_1384 ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call4_i_i781_out);

assign xor_ln280_fu_959_p2 = (val_5_reg_1384 ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call6_i_i784_out);

assign xor_ln281_fu_965_p2 = (val_7_reg_1393 ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call8_i_i787_out);

assign xor_ln282_fu_971_p2 = (val_7_reg_1393 ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call10_i_i769_out);

assign xor_ln317_1_fu_1105_p2 = (grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call4_i_i722746_out ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call2_i_i721743_out);

assign xor_ln317_2_fu_1111_p2 = (xor_ln317_fu_1099_p2 ^ xor_ln317_1_fu_1105_p2);

assign xor_ln317_fu_1099_p2 = (grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_xor_i_i719740_out ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call_i_i720737_out);

assign xor_ln318_1_fu_1124_p2 = (xor_ln318_fu_1118_p2 ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call6_i_i723749_out);

assign xor_ln318_fu_1118_p2 = (grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call8_i_i724752_out ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call10_i_i725734_out);

assign zext_ln380_fu_559_p1 = sub_ln380_fu_553_p2;

assign zext_ln403_fu_585_p1 = sub_ln403_fu_579_p2;


reg find_kernel_block = 0;
// synthesis translate_off
`include "Rocca_S_hw_v2_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //Rocca_S_hw_v2

