{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 3314, "design__instance__area": 24750, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 33, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0018954924307763577, "power__switching__total": 0.0007884977385401726, "power__leakage__total": 3.4786989289159465e-08, "power__total": 0.0026840248610824347, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.4240792004262368, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.43642893312338277, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.567770513341606, "timing__setup__ws__corner:nom_tt_025C_1v80": 8.123786318032943, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 33, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.5616316459756246, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.5842614335488757, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.4027845948557371, "timing__setup__ws__corner:nom_ss_100C_1v60": 3.3656367534457714, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 33, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3670394370103292, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3762703866096441, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.26800551425587466, "timing__setup__ws__corner:nom_ff_n40C_1v95": 8.456867445695382, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 8, "design__max_fanout_violation__count": 33, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.36379925102132193, "clock__skew__worst_setup": 0.37331541692372955, "timing__hold__ws": 0.264035467629837, "timing__setup__ws": 3.2644075033759106, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 260.49 271.21", "design__core__bbox": "5.52 10.88 254.84 258.4", "design__io": 55, "design__die__area": 70647.5, "design__core__area": 61711.7, "design__instance__count__stdcell": 3314, "design__instance__area__stdcell": 24750, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.401058, "design__instance__utilization__stdcell": 0.401058, "design__instance__count__class:buffer": 3, "design__instance__count__class:inverter": 345, "design__instance__count__class:sequential_cell": 302, "design__instance__count__class:multi_input_combinational_cell": 966, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 4485, "design__instance__count__class:tap_cell": 883, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 3666859, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 54651.2, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 709, "design__instance__count__class:clock_buffer": 61, "design__instance__count__class:clock_inverter": 42, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 367, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 3, "design__instance__count__class:antenna_cell": 3, "route__net": 2407, "route__net__special": 2, "route__drc_errors__iter:1": 479, "route__wirelength__iter:1": 59111, "route__drc_errors__iter:2": 198, "route__wirelength__iter:2": 58815, "route__drc_errors__iter:3": 161, "route__wirelength__iter:3": 58703, "route__drc_errors__iter:4": 5, "route__wirelength__iter:4": 58685, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 58686, "route__drc_errors": 0, "route__wirelength": 58686, "route__vias": 14702, "route__vias__singlecut": 14702, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 440.005, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 53, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 53, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 53, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 33, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.420048036020965, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.4322697599997513, "timing__hold__ws__corner:min_tt_025C_1v80": 0.5620064572793384, "timing__setup__ws__corner:min_tt_025C_1v80": 8.145814031642912, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 53, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 33, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5551254058004048, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.5765780238673532, "timing__hold__ws__corner:min_ss_100C_1v60": 1.38374549069028, "timing__setup__ws__corner:min_ss_100C_1v60": 3.4743444660210128, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 53, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 33, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.36379925102132193, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.37331541692372955, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.264035467629837, "timing__setup__ws__corner:min_ff_n40C_1v95": 8.471231067505004, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 53, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 33, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.43020152546868345, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.440451604322276, "timing__hold__ws__corner:max_tt_025C_1v80": 0.5753012673529252, "timing__setup__ws__corner:max_tt_025C_1v80": 8.100182087683418, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 53, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 8, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 33, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.5707995349053574, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.5916353130423787, "timing__hold__ws__corner:max_ss_100C_1v60": 1.4136918702473433, "timing__setup__ws__corner:max_ss_100C_1v60": 3.2644075033759106, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 53, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 33, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.37270101948452566, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.37944690130638836, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2724829328185155, "timing__setup__ws__corner:max_ff_n40C_1v95": 8.44075855324169, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 53, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 53, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79968, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79992, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000319871, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000319194, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 7.41765e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000319194, "design_powergrid__voltage__worst": 0.000319194, "design_powergrid__voltage__worst__net:VPWR": 1.79968, "design_powergrid__drop__worst": 0.000319871, "design_powergrid__drop__worst__net:VPWR": 0.000319871, "design_powergrid__voltage__worst__net:VGND": 0.000319194, "design_powergrid__drop__worst__net:VGND": 0.000319194, "ir__voltage__worst": 1.8, "ir__drop__avg": 7.71e-05, "ir__drop__worst": 0.00032, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}