-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity krnl_lstm_readVec2Stream_float_4u_141_W_hf_28_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of krnl_lstm_readVec2Stream_float_4u_141_W_hf_28_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00111101011111100011000010111010", 
    1 => "00111101100011110110110001111111", 
    2 => "00111101100110001101100101111011", 
    3 => "00111101100100110110100100010110", 
    4 => "00111101011110010011011011110000", 
    5 => "00111101101000111000110101100010", 
    6 => "00111101000101100010011010111000", 
    7 => "00111101100010000110110110000001", 
    8 => "00111101011100001010100010111110", 
    9 => "00111101100100100111000010111100", 
    10 => "00111101100010011110011110000010", 
    11 => "00111101011101100110100111001000", 
    12 => "00111101100110010011111010001001", 
    13 => "00111101001111011100011000011110", 
    14 => "00111101100001000011101010010010", 
    15 => "00111101001111100011100110000000", 
    16 => "00111101010111000101010010010100", 
    17 => "00111101100000111010111001110011", 
    18 => "00111101011010101011000110100111", 
    19 => "00111101100001110000010011110101", 
    20 => "00111101011001010101001100111010", 
    21 => "00111101100100010110000111001010", 
    22 => "00111101101100001101100001111011", 
    23 => "00111100111011000110101101010000", 
    24 => "00111101011101001111000100010100", 
    25 => "00111101100011010100011110110110", 
    26 => "00111101100010011111010001100111", 
    27 => "00111101100000100001000111111110", 
    28 => "00111101100010001000010011010000", 
    29 => "10111101011001101011000001001011", 
    30 => "00111101100001000110110000011001", 
    31 => "00111101100000101001100110111000", 
    32 => "00111101001011010100101010001011", 
    33 => "00111101100001100010110111101010", 
    34 => "00111101100100001101111111111011", 
    35 => "00111101100010111001100110111001", 
    36 => "00111100100111101101001010001011", 
    37 => "00111101100001010010000110011010", 
    38 => "00111101100001000110101000111000", 
    39 => "10111100000101100011001101011110", 
    40 => "00111101001011000101100101111101", 
    41 => "00111101100001001111001010100110", 
    42 => "00111101011110010010001001111000", 
    43 => "00111101100100101000010010111010", 
    44 => "00111101100010000110000000111110", 
    45 => "00111101011010011110000010100010", 
    46 => "00111101100100001111101101010000", 
    47 => "00111101100101111111001110010001", 
    48 => "00111101011111100111100010111101", 
    49 => "00111101100010100000000000010011", 
    50 => "00111100111011100001100001000101", 
    51 => "00111101011001011111111010010110", 
    52 => "00111101100001010000001011101111", 
    53 => "00111101100011110110010111101001", 
    54 => "00111101011000101110011100110110", 
    55 => "00111101100000111100000100110111", 
    56 => "00111101100000111101111101000101", 
    57 => "00111101100010111100101010110011", 
    58 => "00111101011101101001110100110010", 
    59 => "00111101000101011000111111110001", 
    60 => "00111101100000001110101001111010", 
    61 => "00111101100010000111111111100011", 
    62 => "00111101011101000000100000111100", 
    63 => "00111101100010010100000001011010" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity krnl_lstm_readVec2Stream_float_4u_141_W_hf_28 is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of krnl_lstm_readVec2Stream_float_4u_141_W_hf_28 is
    component krnl_lstm_readVec2Stream_float_4u_141_W_hf_28_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    krnl_lstm_readVec2Stream_float_4u_141_W_hf_28_rom_U :  component krnl_lstm_readVec2Stream_float_4u_141_W_hf_28_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


