	component nios is
		port (
			clk_clk                        : in  std_logic                    := 'X'; -- clk
			led_external_connection_export : out std_logic_vector(7 downto 0);        -- export
			rs232_external_connection_rxd  : in  std_logic                    := 'X'; -- rxd
			rs232_external_connection_txd  : out std_logic                            -- txd
		);
	end component nios;

