{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1388461136736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1388461136738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 31 11:38:55 2013 " "Processing started: Tue Dec 31 11:38:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1388461136738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1388461136738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off charge -c charge " "Command: quartus_map --read_settings_files=on --write_settings_files=off charge -c charge" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1388461136738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1388461139169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charge1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file charge1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 charge1 " "Found entity 1: charge1" {  } { { "charge1.bdf" "" { Schematic "C:/Users/wangshuo/Desktop/charge/charge1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388461139379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388461139379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanning.v 1 1 " "Found 1 design units, including 1 entities, in source file scanning.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanning " "Found entity 1: scanning" {  } { { "scanning.v" "" { Text "C:/Users/wangshuo/Desktop/charge/scanning.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388461139400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388461139400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.v" "" { Text "C:/Users/wangshuo/Desktop/charge/Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388461139408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388461139408 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "StateMachine.v(19) " "Verilog HDL information at StateMachine.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1388461139429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388461139430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388461139430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing.v 1 1 " "Found 1 design units, including 1 entities, in source file timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 timing " "Found entity 1: timing" {  } { { "timing.v" "" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388461139442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388461139442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "charge1 " "Elaborating entity \"charge1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1388461140150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:inst " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:inst\"" {  } { { "charge1.bdf" "inst" { Schematic "C:/Users/wangshuo/Desktop/charge/charge1.bdf" { { 136 392 552 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1388461140174 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(33) " "Verilog HDL assignment warning at StateMachine.v(33): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140189 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(34) " "Verilog HDL assignment warning at StateMachine.v(34): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140190 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(35) " "Verilog HDL assignment warning at StateMachine.v(35): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140190 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(37) " "Verilog HDL assignment warning at StateMachine.v(37): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140190 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(38) " "Verilog HDL assignment warning at StateMachine.v(38): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140191 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(39) " "Verilog HDL assignment warning at StateMachine.v(39): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140191 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(40) " "Verilog HDL assignment warning at StateMachine.v(40): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140191 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(41) " "Verilog HDL assignment warning at StateMachine.v(41): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140192 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(43) " "Verilog HDL assignment warning at StateMachine.v(43): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140192 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(44) " "Verilog HDL assignment warning at StateMachine.v(44): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140192 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(45) " "Verilog HDL assignment warning at StateMachine.v(45): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140192 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(46) " "Verilog HDL assignment warning at StateMachine.v(46): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140193 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(47) " "Verilog HDL assignment warning at StateMachine.v(47): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140193 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(50) " "Verilog HDL assignment warning at StateMachine.v(50): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140193 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(51) " "Verilog HDL assignment warning at StateMachine.v(51): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140194 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(52) " "Verilog HDL assignment warning at StateMachine.v(52): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140194 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(53) " "Verilog HDL assignment warning at StateMachine.v(53): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140194 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(54) " "Verilog HDL assignment warning at StateMachine.v(54): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140195 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(57) " "Verilog HDL assignment warning at StateMachine.v(57): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140195 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(58) " "Verilog HDL assignment warning at StateMachine.v(58): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140195 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(59) " "Verilog HDL assignment warning at StateMachine.v(59): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140196 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(60) " "Verilog HDL assignment warning at StateMachine.v(60): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140196 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(61) " "Verilog HDL assignment warning at StateMachine.v(61): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140196 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(64) " "Verilog HDL assignment warning at StateMachine.v(64): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140196 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(65) " "Verilog HDL assignment warning at StateMachine.v(65): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140197 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(68) " "Verilog HDL assignment warning at StateMachine.v(68): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140197 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(69) " "Verilog HDL assignment warning at StateMachine.v(69): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140197 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(72) " "Verilog HDL assignment warning at StateMachine.v(72): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140198 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(73) " "Verilog HDL assignment warning at StateMachine.v(73): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140198 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(75) " "Verilog HDL assignment warning at StateMachine.v(75): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140198 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(76) " "Verilog HDL assignment warning at StateMachine.v(76): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140199 "|StateMachine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachine.v(78) " "Verilog HDL assignment warning at StateMachine.v(78): truncated value with size 32 to match size of target (4)" {  } { { "StateMachine.v" "" { Text "C:/Users/wangshuo/Desktop/charge/StateMachine.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140199 "|StateMachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:inst2 " "Elaborating entity \"Divider\" for hierarchy \"Divider:inst2\"" {  } { { "charge1.bdf" "inst2" { Schematic "C:/Users/wangshuo/Desktop/charge/charge1.bdf" { { 128 -56 96 208 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1388461140204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing timing:inst3 " "Elaborating entity \"timing\" for hierarchy \"timing:inst3\"" {  } { { "charge1.bdf" "inst3" { Schematic "C:/Users/wangshuo/Desktop/charge/charge1.bdf" { { 216 648 840 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1388461140219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 timing.v(129) " "Verilog HDL assignment warning at timing.v(129): truncated value with size 32 to match size of target (12)" {  } { { "timing.v" "" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140242 "|timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 timing.v(145) " "Verilog HDL assignment warning at timing.v(145): truncated value with size 32 to match size of target (12)" {  } { { "timing.v" "" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140242 "|timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 timing.v(161) " "Verilog HDL assignment warning at timing.v(161): truncated value with size 32 to match size of target (12)" {  } { { "timing.v" "" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140242 "|timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 timing.v(177) " "Verilog HDL assignment warning at timing.v(177): truncated value with size 32 to match size of target (12)" {  } { { "timing.v" "" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140243 "|timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timing.v(196) " "Verilog HDL assignment warning at timing.v(196): truncated value with size 32 to match size of target (4)" {  } { { "timing.v" "" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140243 "|timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timing.v(197) " "Verilog HDL assignment warning at timing.v(197): truncated value with size 32 to match size of target (4)" {  } { { "timing.v" "" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140243 "|timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timing.v(203) " "Verilog HDL assignment warning at timing.v(203): truncated value with size 32 to match size of target (4)" {  } { { "timing.v" "" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140244 "|timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timing.v(204) " "Verilog HDL assignment warning at timing.v(204): truncated value with size 32 to match size of target (4)" {  } { { "timing.v" "" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1388461140244 "|timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanning scanning:inst4 " "Elaborating entity \"scanning\" for hierarchy \"scanning:inst4\"" {  } { { "charge1.bdf" "inst4" { Schematic "C:/Users/wangshuo/Desktop/charge/charge1.bdf" { { 232 944 1104 312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1388461140249 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timing:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timing:inst3\|Div0\"" {  } { { "timing.v" "Div0" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 197 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388461144307 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timing:inst3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timing:inst3\|Mod0\"" {  } { { "timing.v" "Mod0" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 196 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388461144307 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timing:inst3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timing:inst3\|Div1\"" {  } { { "timing.v" "Div1" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 204 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388461144307 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timing:inst3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timing:inst3\|Mod1\"" {  } { { "timing.v" "Mod1" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388461144307 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1388461144307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "timing:inst3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"timing:inst3\|lpm_divide:Div0\"" {  } { { "timing.v" "" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 197 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388461144780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timing:inst3\|lpm_divide:Div0 " "Instantiated megafunction \"timing:inst3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1388461144781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1388461144781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1388461144781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1388461144781 ""}  } { { "timing.v" "" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 197 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1388461144781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fem " "Found entity 1: lpm_divide_fem" {  } { { "db/lpm_divide_fem.tdf" "" { Text "C:/Users/wangshuo/Desktop/charge/db/lpm_divide_fem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388461145319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388461145319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/wangshuo/Desktop/charge/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388461145378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388461145378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_j2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_j2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_j2f " "Found entity 1: alt_u_div_j2f" {  } { { "db/alt_u_div_j2f.tdf" "" { Text "C:/Users/wangshuo/Desktop/charge/db/alt_u_div_j2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388461145591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388461145591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/wangshuo/Desktop/charge/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388461146036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388461146036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/wangshuo/Desktop/charge/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388461146361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388461146361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "timing:inst3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"timing:inst3\|lpm_divide:Mod0\"" {  } { { "timing.v" "" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 196 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388461146486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timing:inst3\|lpm_divide:Mod0 " "Instantiated megafunction \"timing:inst3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1388461146487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1388461146487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1388461146487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1388461146487 ""}  } { { "timing.v" "" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 196 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1388461146487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f6m " "Found entity 1: lpm_divide_f6m" {  } { { "db/lpm_divide_f6m.tdf" "" { Text "C:/Users/wangshuo/Desktop/charge/db/lpm_divide_f6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388461146902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388461146902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/wangshuo/Desktop/charge/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388461146967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388461146967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e2f " "Found entity 1: alt_u_div_e2f" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/wangshuo/Desktop/charge/db/alt_u_div_e2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388461147143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388461147143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "timing:inst3\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"timing:inst3\|lpm_divide:Mod1\"" {  } { { "timing.v" "" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 203 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388461147332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timing:inst3\|lpm_divide:Mod1 " "Instantiated megafunction \"timing:inst3\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1388461147332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1388461147332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1388461147332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1388461147332 ""}  } { { "timing.v" "" { Text "C:/Users/wangshuo/Desktop/charge/timing.v" 203 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1388461147332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "C:/Users/wangshuo/Desktop/charge/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388461147653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388461147653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/wangshuo/Desktop/charge/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388461147727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388461147727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/wangshuo/Desktop/charge/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388461147813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388461147813 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out\[7\] VCC " "Pin \"out\[7\]\" is stuck at VCC" {  } { { "charge1.bdf" "" { Schematic "C:/Users/wangshuo/Desktop/charge/charge1.bdf" { { 256 1136 1312 272 "out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1388461150908 "|charge1|out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1388461150908 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1388461153066 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wangshuo/Desktop/charge/output_files/charge.map.smsg " "Generated suppressed messages file C:/Users/wangshuo/Desktop/charge/output_files/charge.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1388461153391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1388461154069 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388461154069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "563 " "Implemented 563 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1388461154425 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1388461154425 ""} { "Info" "ICUT_CUT_TM_LCELLS" "545 " "Implemented 545 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1388461154425 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1388461154425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1388461154593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 31 11:39:14 2013 " "Processing ended: Tue Dec 31 11:39:14 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1388461154593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1388461154593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1388461154593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1388461154593 ""}
