Analysis & Synthesis report for topv2
Tue Mar 25 11:39:48 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |topv2|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Physical Synthesis Netlist Optimizations
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 19. Source assignments for altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 20. Source assignments for altsource_probe_top:regdata_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 21. Source assignments for dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component
 22. Source assignments for dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated
 23. Source assignments for sld_signaltap:auto_signaltap_0
 24. Source assignments for altshift_taps:CA_sigr_rtl_0|shift_taps_ckm:auto_generated|altsyncram_4961:altsyncram4
 25. Parameter Settings for User Entity Instance: altsource_probe_top:sp_inst
 26. Parameter Settings for User Entity Instance: altsource_probe_top:sp_inst|altsource_probe:issp_impl
 27. Parameter Settings for User Entity Instance: altsource_probe_top:ca_input_inst
 28. Parameter Settings for User Entity Instance: altsource_probe_top:ca_input_inst|altsource_probe:issp_impl
 29. Parameter Settings for User Entity Instance: altsource_probe_top:regdata_inst
 30. Parameter Settings for User Entity Instance: altsource_probe_top:regdata_inst|altsource_probe:issp_impl
 31. Parameter Settings for User Entity Instance: pll2:pll2_inst|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component
 33. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 34. Parameter Settings for Inferred Entity Instance: altshift_taps:CA_sigr_rtl_0
 35. altpll Parameter Settings by Entity Instance
 36. altshift_taps Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "pll2:pll2_inst"
 38. Port Connectivity Checks: "altsource_probe_top:regdata_inst|altsource_probe:issp_impl"
 39. Port Connectivity Checks: "altsource_probe_top:regdata_inst"
 40. Port Connectivity Checks: "altsource_probe_top:ca_input_inst|altsource_probe:issp_impl"
 41. Port Connectivity Checks: "altsource_probe_top:ca_input_inst"
 42. Port Connectivity Checks: "altsource_probe_top:sp_inst|altsource_probe:issp_impl"
 43. Port Connectivity Checks: "altsource_probe_top:sp_inst"
 44. Signal Tap Logic Analyzer Settings
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 47. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 48. Elapsed Time Per Partition
 49. Connections to In-System Debugging Instance "auto_signaltap_0"
 50. Analysis & Synthesis Messages
 51. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 25 11:39:48 2025              ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Revision Name                      ; topv2                                              ;
; Top-level Entity Name              ; topv2                                              ;
; Family                             ; Cyclone 10 LP                                      ;
; Total logic elements               ; 5,485                                              ;
;     Total combinational functions  ; 1,449                                              ;
;     Dedicated logic registers      ; 5,145                                              ;
; Total registers                    ; 5161                                               ;
; Total pins                         ; 14                                                 ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 48,144                                             ;
; Embedded Multiplier 9-bit elements ; 0                                                  ;
; Total PLLs                         ; 1                                                  ;
+------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL025YU256I7G    ;                    ;
; Top-level entity name                                            ; topv2              ; topv2              ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; topv2.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv                                                           ;             ;
; issp/issp/synthesis/submodules/altsource_probe_top.v               ; yes             ; User Verilog HDL File                        ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v               ; issp        ;
; dq/dq.v                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/dq/dq.v                                                            ;             ;
; pll2/pll2.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/pll2/pll2.v                                                        ;             ;
; altsource_probe.v                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                ;             ;
; altsource_probe_body.vhd                                           ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd                                         ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                   ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altpll.tdf                                                       ;             ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                   ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/stratix_pll.inc                                                  ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                                ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                                ;             ;
; db/pll2_altpll1.v                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/pll2_altpll1.v                                                  ;             ;
; altddio_bidir.tdf                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altddio_bidir.tdf                                                ;             ;
; stratix_ddio.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/stratix_ddio.inc                                                 ;             ;
; cyclone_ddio.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/cyclone_ddio.inc                                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;             ;
; stratix_lcell.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/stratix_lcell.inc                                                ;             ;
; db/ddio_bidir_a4p.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf                                              ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                                ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                           ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                              ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                 ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                 ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/dffeea.inc                                                       ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                              ;             ;
; db/sld_ela_trigger_0bo.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/sld_ela_trigger_0bo.tdf                                         ;             ;
; db/sld_reserved_top_auto_signaltap_0_1_cc7a.v                      ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/sld_reserved_top_auto_signaltap_0_1_cc7a.v                      ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                            ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                     ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                           ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altrom.inc                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altram.inc                                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                     ;             ;
; db/altsyncram_e824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/altsyncram_e824.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altdpram.tdf                                                     ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/others/maxplus2/memmodes.inc                                                   ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/a_hdffe.inc                                                      ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                              ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsyncram.inc                                                   ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                                      ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/muxlut.inc                                                       ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/bypassff.inc                                                     ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altshift.inc                                                     ;             ;
; db/mux_lsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/mux_lsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                                   ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/declut.inc                                                       ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                  ;             ;
; db/decode_6vf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/decode_6vf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                                  ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                  ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/cmpconst.inc                                                     ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                  ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                          ;             ;
; db/cntr_6ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cntr_6ii.tdf                                                    ;             ;
; db/cmpr_ogc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cmpr_ogc.tdf                                                    ;             ;
; db/cntr_b6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cntr_b6j.tdf                                                    ;             ;
; db/cntr_7gi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cntr_7gi.tdf                                                    ;             ;
; db/cmpr_jgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cmpr_jgc.tdf                                                    ;             ;
; db/cntr_r2j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cntr_r2j.tdf                                                    ;             ;
; db/cmpr_ggc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cmpr_ggc.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                      ; altera_sld  ;
; db/ip/sld1350ec5e/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld1350ec5e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                 ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf                                                ;             ;
; db/shift_taps_ckm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/shift_taps_ckm.tdf                                              ;             ;
; db/altsyncram_4961.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/altsyncram_4961.tdf                                             ;             ;
; db/add_sub_r3e.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/add_sub_r3e.tdf                                                 ;             ;
; db/cntr_vof.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cntr_vof.tdf                                                    ;             ;
; db/cmpr_hgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cmpr_hgc.tdf                                                    ;             ;
; db/cntr_i8h.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cntr_i8h.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,485                                                                               ;
;                                             ;                                                                                     ;
; Total combinational functions               ; 1449                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                     ;
;     -- 4 input functions                    ; 386                                                                                 ;
;     -- 3 input functions                    ; 708                                                                                 ;
;     -- <=2 input functions                  ; 355                                                                                 ;
;                                             ;                                                                                     ;
; Logic elements by mode                      ;                                                                                     ;
;     -- normal mode                          ; 1362                                                                                ;
;     -- arithmetic mode                      ; 87                                                                                  ;
;                                             ;                                                                                     ;
; Total registers                             ; 5161                                                                                ;
;     -- Dedicated logic registers            ; 5145                                                                                ;
;     -- I/O registers                        ; 32                                                                                  ;
;                                             ;                                                                                     ;
; I/O pins                                    ; 14                                                                                  ;
; Total memory bits                           ; 48144                                                                               ;
;                                             ;                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                   ;
;                                             ;                                                                                     ;
; Total PLLs                                  ; 1                                                                                   ;
;     -- PLLs                                 ; 1                                                                                   ;
;                                             ;                                                                                     ;
; Maximum fan-out node                        ; pll2:pll2_inst|altpll:altpll_component|pll2_altpll1:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4692                                                                                ;
; Total fan-out                               ; 23984                                                                               ;
; Average fan-out                             ; 3.39                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; |topv2                                                                                                                                  ; 1449 (333)          ; 5145 (309)                ; 48144       ; 0            ; 0       ; 0         ; 14   ; 0            ; |topv2                                                                                                                                                                                                                                                                                                                                                                                 ; topv2                                    ; work         ;
;    |altshift_taps:CA_sigr_rtl_0|                                                                                                        ; 9 (0)               ; 6 (0)                     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altshift_taps:CA_sigr_rtl_0                                                                                                                                                                                                                                                                                                                                                     ; altshift_taps                            ; work         ;
;       |shift_taps_ckm:auto_generated|                                                                                                   ; 9 (2)               ; 6 (3)                     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altshift_taps:CA_sigr_rtl_0|shift_taps_ckm:auto_generated                                                                                                                                                                                                                                                                                                                       ; shift_taps_ckm                           ; work         ;
;          |altsyncram_4961:altsyncram4|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altshift_taps:CA_sigr_rtl_0|shift_taps_ckm:auto_generated|altsyncram_4961:altsyncram4                                                                                                                                                                                                                                                                                           ; altsyncram_4961                          ; work         ;
;          |cntr_i8h:cntr5|                                                                                                               ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altshift_taps:CA_sigr_rtl_0|shift_taps_ckm:auto_generated|cntr_i8h:cntr5                                                                                                                                                                                                                                                                                                        ; cntr_i8h                                 ; work         ;
;          |cntr_vof:cntr1|                                                                                                               ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altshift_taps:CA_sigr_rtl_0|shift_taps_ckm:auto_generated|cntr_vof:cntr1                                                                                                                                                                                                                                                                                                        ; cntr_vof                                 ; work         ;
;    |altsource_probe_top:ca_input_inst|                                                                                                  ; 117 (0)             ; 104 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altsource_probe_top:ca_input_inst                                                                                                                                                                                                                                                                                                                                               ; altsource_probe_top                      ; issp         ;
;       |altsource_probe:issp_impl|                                                                                                       ; 117 (0)             ; 104 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl                                                                                                                                                                                                                                                                                                                     ; altsource_probe                          ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 117 (3)             ; 104 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                                                      ; altsource_probe_body                     ; work         ;
;             |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                                  ; 114 (102)           ; 104 (97)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                                                             ; altsource_probe_impl                     ; work         ;
;                |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                           ; 12 (12)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                                                                                                                ; sld_rom_sr                               ; work         ;
;    |altsource_probe_top:regdata_inst|                                                                                                   ; 55 (0)              ; 40 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altsource_probe_top:regdata_inst                                                                                                                                                                                                                                                                                                                                                ; altsource_probe_top                      ; issp         ;
;       |altsource_probe:issp_impl|                                                                                                       ; 55 (0)              ; 40 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altsource_probe_top:regdata_inst|altsource_probe:issp_impl                                                                                                                                                                                                                                                                                                                      ; altsource_probe                          ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 55 (3)              ; 40 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altsource_probe_top:regdata_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                                                       ; altsource_probe_body                     ; work         ;
;             |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                                  ; 52 (38)             ; 40 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altsource_probe_top:regdata_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                                                              ; altsource_probe_impl                     ; work         ;
;                |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                           ; 14 (14)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altsource_probe_top:regdata_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                                                                                                                 ; sld_rom_sr                               ; work         ;
;    |altsource_probe_top:sp_inst|                                                                                                        ; 42 (0)              ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altsource_probe_top:sp_inst                                                                                                                                                                                                                                                                                                                                                     ; altsource_probe_top                      ; issp         ;
;       |altsource_probe:issp_impl|                                                                                                       ; 42 (0)              ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altsource_probe_top:sp_inst|altsource_probe:issp_impl                                                                                                                                                                                                                                                                                                                           ; altsource_probe                          ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 42 (3)              ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                                                            ; altsource_probe_body                     ; work         ;
;             |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                                    ; 39 (28)             ; 31 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                                                                                     ; altsource_probe_impl                     ; work         ;
;                |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                           ; 11 (11)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                                                                                                                        ; sld_rom_sr                               ; work         ;
;    |dq:dq_inst|                                                                                                                         ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|dq:dq_inst                                                                                                                                                                                                                                                                                                                                                                      ; dq                                       ; work         ;
;       |altddio_bidir:ALTDDIO_BIDIR_component|                                                                                           ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component                                                                                                                                                                                                                                                                                                                                ; altddio_bidir                            ; work         ;
;          |ddio_bidir_a4p:auto_generated|                                                                                                ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated                                                                                                                                                                                                                                                                                                  ; ddio_bidir_a4p                           ; work         ;
;    |pll2:pll2_inst|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|pll2:pll2_inst                                                                                                                                                                                                                                                                                                                                                                  ; pll2                                     ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|pll2:pll2_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                          ; altpll                                   ; work         ;
;          |pll2_altpll1:auto_generated|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|pll2:pll2_inst|altpll:altpll_component|pll2_altpll1:auto_generated                                                                                                                                                                                                                                                                                                              ; pll2_altpll1                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 214 (1)             ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 213 (0)             ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 213 (0)             ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                             ; alt_sld_fab                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 213 (1)             ; 130 (8)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                         ; alt_sld_fab_alt_sld_fab                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 212 (0)             ; 122 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 212 (165)           ; 122 (93)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                ; sld_jtag_hub                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 29 (29)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                        ; sld_rom_sr                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                      ; sld_shadow_jsm                           ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 679 (2)             ; 4501 (376)                ; 48000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap                            ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 677 (0)             ; 4125 (0)                  ; 48000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                            ; sld_signaltap_impl                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 677 (90)            ; 4125 (3539)               ; 48000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                     ; sld_signaltap_implb                      ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                      ; altdpram                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                  ; lpm_decode                               ; work         ;
;                   |decode_6vf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_6vf:auto_generated                                                                                                                                                        ; decode_6vf                               ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                          ; lpm_mux                                  ; work         ;
;                   |mux_lsc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_lsc:auto_generated                                                                                                                                                                   ; mux_lsc                                  ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 48000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                     ; altsyncram                               ; work         ;
;                |altsyncram_e824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 48000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e824:auto_generated                                                                                                                                                                                      ; altsyncram_e824                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                      ; lpm_shiftreg                             ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                        ; lpm_shiftreg                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                             ; serial_crc_16                            ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                          ; sld_buffer_manager                       ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 6 (1)               ; 25 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                         ; sld_ela_control                          ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                 ; lpm_shiftreg                             ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 4 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                              ; sld_ela_trigger                          ; work         ;
;                   |sld_ela_trigger_0bo:auto_generated|                                                                                  ; 4 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_0bo:auto_generated                                                                                                                           ; sld_ela_trigger_0bo                      ; work         ;
;                      |sld_reserved_top_auto_signaltap_0_1_cc7a:mgl_prim1|                                                               ; 4 (0)               ; 9 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_0bo:auto_generated|sld_reserved_top_auto_signaltap_0_1_cc7a:mgl_prim1                                                                        ; sld_reserved_top_auto_signaltap_0_1_cc7a ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_0bo:auto_generated|sld_reserved_top_auto_signaltap_0_1_cc7a:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                         ; lpm_shiftreg                             ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_0bo:auto_generated|sld_reserved_top_auto_signaltap_0_1_cc7a:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                         ; lpm_shiftreg                             ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_0bo:auto_generated|sld_reserved_top_auto_signaltap_0_1_cc7a:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                         ; lpm_shiftreg                             ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_0bo:auto_generated|sld_reserved_top_auto_signaltap_0_1_cc7a:mgl_prim1|sld_alt_reduction:unary_1                                              ; sld_alt_reduction                        ; work         ;
;                         |sld_mbpmg:mbpm_2|                                                                                              ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_0bo:auto_generated|sld_reserved_top_auto_signaltap_0_1_cc7a:mgl_prim1|sld_mbpmg:mbpm_2                                                       ; sld_mbpmg                                ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_0bo:auto_generated|sld_reserved_top_auto_signaltap_0_1_cc7a:mgl_prim1|sld_mbpmg:mbpm_2|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                           ; sld_ela_trigger_flow_mgr                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                   ; lpm_shiftreg                             ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 444 (12)            ; 426 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                    ; sld_offload_buffer_mgr                   ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                          ; lpm_counter                              ; work         ;
;                   |cntr_6ii:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_6ii:auto_generated                                                                                                  ; cntr_6ii                                 ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                   ; lpm_counter                              ; work         ;
;                   |cntr_b6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_b6j:auto_generated                                                                                                                           ; cntr_b6j                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                         ; lpm_counter                              ; work         ;
;                   |cntr_7gi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_7gi:auto_generated                                                                                                                 ; cntr_7gi                                 ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                            ; lpm_counter                              ; work         ;
;                   |cntr_r2j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated                                                                                                                    ; cntr_r2j                                 ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                   ; lpm_shiftreg                             ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 375 (375)           ; 375 (375)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                    ; lpm_shiftreg                             ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                 ; lpm_shiftreg                             ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                               ; sld_rom_sr                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; altshift_taps:CA_sigr_rtl_0|shift_taps_ckm:auto_generated|altsyncram_4961:altsyncram4|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 3            ; 48           ; 3            ; 48           ; 144   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 375          ; 128          ; 375          ; 48000 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+---------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                      ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                  ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                        ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                      ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                        ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_0bo:auto_generated|sld_reserved_top_auto_signaltap_0_1_cc7a:mgl_prim1 ;                 ;
; Altera ; ALTDDIO_BIDIR ; 23.1    ; N/A          ; N/A          ; |topv2|dq:dq_inst                                                                                                                                                                                                                                                                                               ; dq/dq.v         ;
; Altera ; ALTPLL        ; 23.1    ; N/A          ; N/A          ; |topv2|pll2:pll2_inst                                                                                                                                                                                                                                                                                           ; pll2/pll2.v     ;
+--------+---------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |topv2|state                                                                                                  ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; state.MEM_RD0 ; state.MEM_WR1 ; state.MEM_WR0 ; state.RD_REG1 ; state.RD_REG0 ; state.HR_IDLE ; state.MEM_RD1 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; state.HR_IDLE ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; state.RD_REG0 ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ; 0             ;
; state.RD_REG1 ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ; 0             ;
; state.MEM_WR0 ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ; 0             ;
; state.MEM_WR1 ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ; 0             ;
; state.MEM_RD0 ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ;
; state.MEM_RD1 ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rwds_out                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; buffer_out[10][6]                                                                                                                                                                      ; Merged with buffer_out[10][14]                                                                                                                                                                     ;
; buffer_out[11][8]                                                                                                                                                                      ; Merged with buffer_out[11][0]                                                                                                                                                                      ;
; buffer_out[11][4]                                                                                                                                                                      ; Merged with buffer_out[11][12]                                                                                                                                                                     ;
; buffer_out[11][6]                                                                                                                                                                      ; Merged with buffer_out[11][14]                                                                                                                                                                     ;
; buffer_out[12][8]                                                                                                                                                                      ; Merged with buffer_out[12][0]                                                                                                                                                                      ;
; buffer_out[12][3]                                                                                                                                                                      ; Merged with buffer_out[12][11]                                                                                                                                                                     ;
; buffer_out[12][4]                                                                                                                                                                      ; Merged with buffer_out[12][12]                                                                                                                                                                     ;
; buffer_out[12][6]                                                                                                                                                                      ; Merged with buffer_out[12][14]                                                                                                                                                                     ;
; buffer_out[12][7]                                                                                                                                                                      ; Merged with buffer_out[12][15]                                                                                                                                                                     ;
; buffer_out[13][8]                                                                                                                                                                      ; Merged with buffer_out[13][0]                                                                                                                                                                      ;
; buffer_out[13][3]                                                                                                                                                                      ; Merged with buffer_out[13][11]                                                                                                                                                                     ;
; buffer_out[13][4]                                                                                                                                                                      ; Merged with buffer_out[13][12]                                                                                                                                                                     ;
; buffer_out[13][6]                                                                                                                                                                      ; Merged with buffer_out[13][14]                                                                                                                                                                     ;
; buffer_out[13][7]                                                                                                                                                                      ; Merged with buffer_out[13][15]                                                                                                                                                                     ;
; buffer_out[14][8]                                                                                                                                                                      ; Merged with buffer_out[14][0]                                                                                                                                                                      ;
; buffer_out[14][3]                                                                                                                                                                      ; Merged with buffer_out[14][11]                                                                                                                                                                     ;
; buffer_out[14][4]                                                                                                                                                                      ; Merged with buffer_out[14][12]                                                                                                                                                                     ;
; buffer_out[14][6]                                                                                                                                                                      ; Merged with buffer_out[14][14]                                                                                                                                                                     ;
; buffer_out[14][7]                                                                                                                                                                      ; Merged with buffer_out[14][15]                                                                                                                                                                     ;
; buffer_out[14][5]                                                                                                                                                                      ; Merged with buffer_out[14][2]                                                                                                                                                                      ;
; buffer_out[15][13]                                                                                                                                                                     ; Merged with buffer_out[15][0]                                                                                                                                                                      ;
; buffer_out[15][8]                                                                                                                                                                      ; Merged with buffer_out[15][0]                                                                                                                                                                      ;
; buffer_out[15][3]                                                                                                                                                                      ; Merged with buffer_out[15][11]                                                                                                                                                                     ;
; buffer_out[15][15]                                                                                                                                                                     ; Merged with buffer_out[15][12]                                                                                                                                                                     ;
; buffer_out[15][4]                                                                                                                                                                      ; Merged with buffer_out[15][12]                                                                                                                                                                     ;
; buffer_out[15][7]                                                                                                                                                                      ; Merged with buffer_out[15][12]                                                                                                                                                                     ;
; buffer_out[15][6]                                                                                                                                                                      ; Merged with buffer_out[15][14]                                                                                                                                                                     ;
; buffer_out[15][9]                                                                                                                                                                      ; Merged with buffer_out[15][14]                                                                                                                                                                     ;
; buffer_out[15][5]                                                                                                                                                                      ; Merged with buffer_out[15][2]                                                                                                                                                                      ;
; buffer_out[16][13]                                                                                                                                                                     ; Merged with buffer_out[16][0]                                                                                                                                                                      ;
; buffer_out[16][8]                                                                                                                                                                      ; Merged with buffer_out[16][0]                                                                                                                                                                      ;
; buffer_out[16][2]                                                                                                                                                                      ; Merged with buffer_out[16][10]                                                                                                                                                                     ;
; buffer_out[16][5]                                                                                                                                                                      ; Merged with buffer_out[16][10]                                                                                                                                                                     ;
; buffer_out[16][3]                                                                                                                                                                      ; Merged with buffer_out[16][11]                                                                                                                                                                     ;
; buffer_out[16][15]                                                                                                                                                                     ; Merged with buffer_out[16][12]                                                                                                                                                                     ;
; buffer_out[16][4]                                                                                                                                                                      ; Merged with buffer_out[16][12]                                                                                                                                                                     ;
; buffer_out[16][7]                                                                                                                                                                      ; Merged with buffer_out[16][12]                                                                                                                                                                     ;
; buffer_out[16][6]                                                                                                                                                                      ; Merged with buffer_out[16][14]                                                                                                                                                                     ;
; buffer_out[16][9]                                                                                                                                                                      ; Merged with buffer_out[16][14]                                                                                                                                                                     ;
; buffer_out[17][13]                                                                                                                                                                     ; Merged with buffer_out[17][0]                                                                                                                                                                      ;
; buffer_out[17][14]                                                                                                                                                                     ; Merged with buffer_out[17][0]                                                                                                                                                                      ;
; buffer_out[17][6]                                                                                                                                                                      ; Merged with buffer_out[17][0]                                                                                                                                                                      ;
; buffer_out[17][8]                                                                                                                                                                      ; Merged with buffer_out[17][0]                                                                                                                                                                      ;
; buffer_out[17][9]                                                                                                                                                                      ; Merged with buffer_out[17][0]                                                                                                                                                                      ;
; buffer_out[17][11]                                                                                                                                                                     ; Merged with buffer_out[17][10]                                                                                                                                                                     ;
; buffer_out[17][2]                                                                                                                                                                      ; Merged with buffer_out[17][10]                                                                                                                                                                     ;
; buffer_out[17][3]                                                                                                                                                                      ; Merged with buffer_out[17][10]                                                                                                                                                                     ;
; buffer_out[17][5]                                                                                                                                                                      ; Merged with buffer_out[17][10]                                                                                                                                                                     ;
; buffer_out[17][15]                                                                                                                                                                     ; Merged with buffer_out[17][12]                                                                                                                                                                     ;
; buffer_out[17][4]                                                                                                                                                                      ; Merged with buffer_out[17][12]                                                                                                                                                                     ;
; buffer_out[17][7]                                                                                                                                                                      ; Merged with buffer_out[17][12]                                                                                                                                                                     ;
; buffer_out[18][10]                                                                                                                                                                     ; Merged with buffer_out[18][0]                                                                                                                                                                      ;
; buffer_out[18][11]                                                                                                                                                                     ; Merged with buffer_out[18][0]                                                                                                                                                                      ;
; buffer_out[18][13]                                                                                                                                                                     ; Merged with buffer_out[18][0]                                                                                                                                                                      ;
; buffer_out[18][14]                                                                                                                                                                     ; Merged with buffer_out[18][0]                                                                                                                                                                      ;
; buffer_out[18][2]                                                                                                                                                                      ; Merged with buffer_out[18][0]                                                                                                                                                                      ;
; buffer_out[18][3]                                                                                                                                                                      ; Merged with buffer_out[18][0]                                                                                                                                                                      ;
; buffer_out[18][5]                                                                                                                                                                      ; Merged with buffer_out[18][0]                                                                                                                                                                      ;
; buffer_out[18][6]                                                                                                                                                                      ; Merged with buffer_out[18][0]                                                                                                                                                                      ;
; buffer_out[18][8]                                                                                                                                                                      ; Merged with buffer_out[18][0]                                                                                                                                                                      ;
; buffer_out[18][9]                                                                                                                                                                      ; Merged with buffer_out[18][0]                                                                                                                                                                      ;
; buffer_out[18][15]                                                                                                                                                                     ; Merged with buffer_out[18][12]                                                                                                                                                                     ;
; buffer_out[18][1]                                                                                                                                                                      ; Merged with buffer_out[18][12]                                                                                                                                                                     ;
; buffer_out[18][4]                                                                                                                                                                      ; Merged with buffer_out[18][12]                                                                                                                                                                     ;
; buffer_out[18][7]                                                                                                                                                                      ; Merged with buffer_out[18][12]                                                                                                                                                                     ;
; buffer_out[11][3]                                                                                                                                                                      ; Merged with buffer_out[11][11]                                                                                                                                                                     ;
; buffer_out[11][7]                                                                                                                                                                      ; Merged with buffer_out[11][15]                                                                                                                                                                     ;
; buffer_out[9][6]                                                                                                                                                                       ; Merged with buffer_out[9][14]                                                                                                                                                                      ;
; buffer_out[18][0]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; buffer_out[17][10]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; buffer_out[16][10]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; buffer_out[15][2]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; buffer_out[14][2]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; buffer_out[13][2]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; buffer_out[12][2]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; buffer_out[11][2]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; buffer_out[10][2]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; buffer_out[9][2]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; buffer_out[8][2]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; buffer_out[7][2]                                                                                                                                                                       ; Merged with buffer_out[13][5]                                                                                                                                                                      ;
; buffer_out[15][10]                                                                                                                                                                     ; Merged with buffer_out[13][5]                                                                                                                                                                      ;
; buffer_out[17][0]                                                                                                                                                                      ; Merged with buffer_out[16][11]                                                                                                                                                                     ;
; buffer_out[18][12]                                                                                                                                                                     ; Merged with buffer_out[16][11]                                                                                                                                                                     ;
; buffer_out[6][2]                                                                                                                                                                       ; Merged with buffer_out[14][10]                                                                                                                                                                     ;
; buffer_out[17][1]                                                                                                                                                                      ; Merged with buffer_out[16][0]                                                                                                                                                                      ;
; buffer_out[17][12]                                                                                                                                                                     ; Merged with buffer_out[16][14]                                                                                                                                                                     ;
; state~11                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; state~12                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; state~13                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; Total Number of Removed Registers = 90                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][0]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][8]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][0]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][8]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][0]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][8]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][0]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][8]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][0]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][8]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[0]                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[0]                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[1]                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[1]                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[2]                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[2]                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[3]                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[3]                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[4]                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[4]                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][1]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][9]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][2]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][10]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][3]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][11]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][4]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][12]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][5]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][13]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][6]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][14]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][1]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][9]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][2]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][10]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][3]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][11]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][4]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][12]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][5]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][13]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][6]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][14]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][1]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][9]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][2]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][10]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][3]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][11]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][4]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][12]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][5]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][13]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][6]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][14]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][1]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][9]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][2]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][10]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][3]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][11]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][4]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][12]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][5]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][13]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][6]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][14]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][1]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][9]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][2]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][10]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][3]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][11]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][4]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][12]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][5]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][13]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][6]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][14]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 58                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; buffer_out[18][0]                                                                                                                                            ; Stuck at GND              ; buffer_out[17][10], buffer_out[16][10], buffer_out[15][2], buffer_out[14][2],                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ; buffer_out[13][2], buffer_out[12][2], buffer_out[11][2], buffer_out[10][2],                                                                                   ;
;                                                                                                                                                              ;                           ; buffer_out[9][2], buffer_out[8][2]                                                                                                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5145  ;
; Number of registers using Synchronous Clear  ; 49    ;
; Number of registers using Synchronous Load   ; 78    ;
; Number of registers using Asynchronous Clear ; 936   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 708   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altshift_taps:CA_sigr_rtl_0|shift_taps_ckm:auto_generated|dffe6                                                                                                                                                                                                                                                                 ; 48      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 11                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                           ;
+---------------------------------------------------------------------------------------------------+----------+---------------------+
; Node                                                                                              ; Action   ; Reason              ;
+---------------------------------------------------------------------------------------------------+----------+---------------------+
; Add1~17                                                                                           ; Modified ; Timing optimization ;
; Selector0~2                                                                                       ; Modified ; Timing optimization ;
; Selector0~2_RESYN8_BDD9                                                                           ; Created  ; Timing optimization ;
; Selector0~2_RESYN10_BDD11                                                                         ; Created  ; Timing optimization ;
; Selector312~3                                                                                     ; Deleted  ; Timing optimization ;
; Selector312~4                                                                                     ; Deleted  ; Timing optimization ;
; Selector312~5                                                                                     ; Modified ; Timing optimization ;
; Selector312~5_RESYN2_BDD3                                                                         ; Created  ; Timing optimization ;
; Selector312~5_RESYN4_BDD5                                                                         ; Created  ; Timing optimization ;
; Selector312~5_RESYN6_BDD7                                                                         ; Created  ; Timing optimization ;
; Selector312~6                                                                                     ; Deleted  ; Timing optimization ;
; Selector313~0                                                                                     ; Deleted  ; Timing optimization ;
; Selector313~1                                                                                     ; Deleted  ; Timing optimization ;
; Selector313~2                                                                                     ; Modified ; Timing optimization ;
; Selector313~2_RESYN12_BDD13                                                                       ; Created  ; Timing optimization ;
; Selector313~2_RESYN14_BDD15                                                                       ; Created  ; Timing optimization ;
; Selector313~2_RESYN16_BDD17                                                                       ; Created  ; Timing optimization ;
; Selector313~2_RESYN18_BDD19                                                                       ; Created  ; Timing optimization ;
; altshift_taps:CA_sigr_rtl_0|shift_taps_ckm:auto_generated|cntr_vof:cntr1|add_sub8_result_int[0]~1 ; Modified ; Timing optimization ;
; altshift_taps:CA_sigr_rtl_0|shift_taps_ckm:auto_generated|cntr_vof:cntr1|trigger_mux_w[0]~0       ; Modified ; Timing optimization ;
; ckoutn~0                                                                                          ; Modified ; Timing optimization ;
; ckoutn~0_wirecell                                                                                 ; Modified ; Timing optimization ;
; clken~0                                                                                           ; Deleted  ; Timing optimization ;
; counter[0]~4                                                                                      ; Deleted  ; Timing optimization ;
; counter[0]~5                                                                                      ; Modified ; Timing optimization ;
; counter[0]~5_RESYN20_BDD21                                                                        ; Created  ; Timing optimization ;
; counter[5]~1                                                                                      ; Deleted  ; Timing optimization ;
; counter[5]~2                                                                                      ; Modified ; Timing optimization ;
; counter[5]~2_RESYN0_BDD1                                                                          ; Created  ; Timing optimization ;
+---------------------------------------------------------------------------------------------------+----------+---------------------+


+---------------------------------------------------+
; Registers Packed Into Inferred Megafunctions      ;
+----------------------+---------------+------------+
; Register Name        ; Megafunction  ; Type       ;
+----------------------+---------------+------------+
; CA_sigr[0..2][0..47] ; CA_sigr_rtl_0 ; SHIFT_TAPS ;
+----------------------+---------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |topv2|rwr_counter[2]                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 47 bits   ; 94 LEs        ; 47 LEs               ; 47 LEs                 ; Yes        ; |topv2|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[39]                                                                                                                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |topv2|altsource_probe_top:regdata_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |topv2|captured_data[12]                                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |topv2|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |topv2|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |topv2|altsource_probe_top:regdata_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                                                          ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |topv2|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[10]                                                                                                                                                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |topv2|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                                                                                 ;
; 4:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |topv2|dataout_reg[0][8]                                                                                                                                                                                                                                                                                                                                        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |topv2|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[3]                                                                                                                                      ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |topv2|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[2]                                                                                                                              ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |topv2|altsource_probe_top:regdata_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[1]                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |topv2|buffer_out[18][12]                                                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 186 bits  ; 744 LEs       ; 186 LEs              ; 558 LEs                ; Yes        ; |topv2|buffer_out[9][15]                                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |topv2|buffer_out[0][7]                                                                                                                                                                                                                                                                                                                                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |topv2|buffer_out[2][0]                                                                                                                                                                                                                                                                                                                                         ;
; 14:1               ; 6 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |topv2|counter[5]                                                                                                                                                                                                                                                                                                                                               ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |topv2|Selector310                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |topv2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 10:1               ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 44:1               ; 4 bits    ; 116 LEs       ; 60 LEs               ; 56 LEs                 ; Yes        ; |topv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                 ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                 ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[5]                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[4]                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[3]                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[2]                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[1]                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[47]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[46]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[45]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[44]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[43]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[42]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[41]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[40]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[39]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[38]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[37]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[36]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[35]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[34]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[33]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[32]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[31]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[30]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[29]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[28]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[27]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[26]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[25]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[24]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[23]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[22]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[21]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[20]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[19]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[18]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[17]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[16]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[15]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[14]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[13]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[12]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[11]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[10]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[9]                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[8]                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[7]                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[6]                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[5]                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[4]                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[3]                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[2]                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[1]                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altsource_probe_top:regdata_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[15]                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[14]                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[13]                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[12]                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[11]                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[10]                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[9]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[8]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[7]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[6]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[5]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[4]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[3]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[2]                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[1]                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component ;
+-------------------------+-------------+------+--------------------------+
; Assignment              ; Value       ; From ; To                       ;
+-------------------------+-------------+------+--------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                        ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L            ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L            ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                      ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L             ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H             ;
+-------------------------+-------------+------+--------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                      ;
; DDIO_INPUT_REGISTER         ; HIGH    ; -    ; input_cell_h                                           ;
; DDIO_INPUT_REGISTER         ; LOW     ; -    ; input_cell_l                                           ;
+-----------------------------+---------+------+--------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:CA_sigr_rtl_0|shift_taps_ckm:auto_generated|altsyncram_4961:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsource_probe_top:sp_inst ;
+-------------------------+-----------------+------------------------------+
; Parameter Name          ; Value           ; Type                         ;
+-------------------------+-----------------+------------------------------+
; lpm_type                ; altsource_probe ; String                       ;
; lpm_hint                ; UNUSED          ; String                       ;
; sld_auto_instance_index ; YES             ; String                       ;
; sld_instance_index      ; 0               ; Signed Integer               ;
; sld_node_info_parameter ; 4746752         ; Signed Integer               ;
; sld_ir_width            ; 4               ; Signed Integer               ;
; instance_id             ; NONE            ; String                       ;
; probe_width             ; 17              ; Signed Integer               ;
; source_width            ; 6               ; Signed Integer               ;
; source_initial_value    ; 0               ; String                       ;
; enable_metastability    ; NO              ; String                       ;
+-------------------------+-----------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsource_probe_top:sp_inst|altsource_probe:issp_impl ;
+-------------------------+-----------------+--------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                   ;
+-------------------------+-----------------+--------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                 ;
; lpm_hint                ; UNUSED          ; String                                                 ;
; sld_auto_instance_index ; YES             ; String                                                 ;
; sld_instance_index      ; 0               ; Signed Integer                                         ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                         ;
; sld_ir_width            ; 4               ; Signed Integer                                         ;
; instance_id             ; NONE            ; String                                                 ;
; probe_width             ; 17              ; Signed Integer                                         ;
; source_width            ; 6               ; Signed Integer                                         ;
; source_initial_value    ; 0               ; String                                                 ;
; enable_metastability    ; NO              ; String                                                 ;
+-------------------------+-----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsource_probe_top:ca_input_inst ;
+-------------------------+-----------------+------------------------------------+
; Parameter Name          ; Value           ; Type                               ;
+-------------------------+-----------------+------------------------------------+
; lpm_type                ; altsource_probe ; String                             ;
; lpm_hint                ; UNUSED          ; String                             ;
; sld_auto_instance_index ; YES             ; String                             ;
; sld_instance_index      ; 0               ; Signed Integer                     ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                     ;
; sld_ir_width            ; 4               ; Signed Integer                     ;
; instance_id             ; NONE            ; String                             ;
; probe_width             ; 0               ; Signed Integer                     ;
; source_width            ; 48              ; Signed Integer                     ;
; source_initial_value    ; 0               ; String                             ;
; enable_metastability    ; NO              ; String                             ;
+-------------------------+-----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsource_probe_top:ca_input_inst|altsource_probe:issp_impl ;
+-------------------------+-----------------+--------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                         ;
+-------------------------+-----------------+--------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                       ;
; lpm_hint                ; UNUSED          ; String                                                       ;
; sld_auto_instance_index ; YES             ; String                                                       ;
; sld_instance_index      ; 0               ; Signed Integer                                               ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                               ;
; sld_ir_width            ; 4               ; Signed Integer                                               ;
; instance_id             ; NONE            ; String                                                       ;
; probe_width             ; 0               ; Signed Integer                                               ;
; source_width            ; 48              ; Signed Integer                                               ;
; source_initial_value    ; 0               ; String                                                       ;
; enable_metastability    ; NO              ; String                                                       ;
+-------------------------+-----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsource_probe_top:regdata_inst ;
+-------------------------+-----------------+-----------------------------------+
; Parameter Name          ; Value           ; Type                              ;
+-------------------------+-----------------+-----------------------------------+
; lpm_type                ; altsource_probe ; String                            ;
; lpm_hint                ; UNUSED          ; String                            ;
; sld_auto_instance_index ; YES             ; String                            ;
; sld_instance_index      ; 0               ; Signed Integer                    ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                    ;
; sld_ir_width            ; 4               ; Signed Integer                    ;
; instance_id             ; NONE            ; String                            ;
; probe_width             ; 0               ; Signed Integer                    ;
; source_width            ; 16              ; Signed Integer                    ;
; source_initial_value    ; 0               ; String                            ;
; enable_metastability    ; NO              ; String                            ;
+-------------------------+-----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsource_probe_top:regdata_inst|altsource_probe:issp_impl ;
+-------------------------+-----------------+-------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                        ;
+-------------------------+-----------------+-------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                      ;
; lpm_hint                ; UNUSED          ; String                                                      ;
; sld_auto_instance_index ; YES             ; String                                                      ;
; sld_instance_index      ; 0               ; Signed Integer                                              ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                              ;
; sld_ir_width            ; 4               ; Signed Integer                                              ;
; instance_id             ; NONE            ; String                                                      ;
; probe_width             ; 0               ; Signed Integer                                              ;
; source_width            ; 16              ; Signed Integer                                              ;
; source_initial_value    ; 0               ; String                                                      ;
; enable_metastability    ; NO              ; String                                                      ;
+-------------------------+-----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll2:pll2_inst|altpll:altpll_component ;
+-------------------------------+------------------------+----------------------------+
; Parameter Name                ; Value                  ; Type                       ;
+-------------------------------+------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                    ;
; PLL_TYPE                      ; AUTO                   ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll2 ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                    ;
; LOCK_HIGH                     ; 1                      ; Untyped                    ;
; LOCK_LOW                      ; 1                      ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                    ;
; SKIP_VCO                      ; OFF                    ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                    ;
; BANDWIDTH                     ; 0                      ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                    ;
; DOWN_SPREAD                   ; 0                      ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 2                      ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 2500                   ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                    ;
; DPA_DIVIDER                   ; 0                      ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; VCO_MIN                       ; 0                      ; Untyped                    ;
; VCO_MAX                       ; 0                      ; Untyped                    ;
; VCO_CENTER                    ; 0                      ; Untyped                    ;
; PFD_MIN                       ; 0                      ; Untyped                    ;
; PFD_MAX                       ; 0                      ; Untyped                    ;
; M_INITIAL                     ; 0                      ; Untyped                    ;
; M                             ; 0                      ; Untyped                    ;
; N                             ; 1                      ; Untyped                    ;
; M2                            ; 1                      ; Untyped                    ;
; N2                            ; 1                      ; Untyped                    ;
; SS                            ; 1                      ; Untyped                    ;
; C0_HIGH                       ; 0                      ; Untyped                    ;
; C1_HIGH                       ; 0                      ; Untyped                    ;
; C2_HIGH                       ; 0                      ; Untyped                    ;
; C3_HIGH                       ; 0                      ; Untyped                    ;
; C4_HIGH                       ; 0                      ; Untyped                    ;
; C5_HIGH                       ; 0                      ; Untyped                    ;
; C6_HIGH                       ; 0                      ; Untyped                    ;
; C7_HIGH                       ; 0                      ; Untyped                    ;
; C8_HIGH                       ; 0                      ; Untyped                    ;
; C9_HIGH                       ; 0                      ; Untyped                    ;
; C0_LOW                        ; 0                      ; Untyped                    ;
; C1_LOW                        ; 0                      ; Untyped                    ;
; C2_LOW                        ; 0                      ; Untyped                    ;
; C3_LOW                        ; 0                      ; Untyped                    ;
; C4_LOW                        ; 0                      ; Untyped                    ;
; C5_LOW                        ; 0                      ; Untyped                    ;
; C6_LOW                        ; 0                      ; Untyped                    ;
; C7_LOW                        ; 0                      ; Untyped                    ;
; C8_LOW                        ; 0                      ; Untyped                    ;
; C9_LOW                        ; 0                      ; Untyped                    ;
; C0_INITIAL                    ; 0                      ; Untyped                    ;
; C1_INITIAL                    ; 0                      ; Untyped                    ;
; C2_INITIAL                    ; 0                      ; Untyped                    ;
; C3_INITIAL                    ; 0                      ; Untyped                    ;
; C4_INITIAL                    ; 0                      ; Untyped                    ;
; C5_INITIAL                    ; 0                      ; Untyped                    ;
; C6_INITIAL                    ; 0                      ; Untyped                    ;
; C7_INITIAL                    ; 0                      ; Untyped                    ;
; C8_INITIAL                    ; 0                      ; Untyped                    ;
; C9_INITIAL                    ; 0                      ; Untyped                    ;
; C0_MODE                       ; BYPASS                 ; Untyped                    ;
; C1_MODE                       ; BYPASS                 ; Untyped                    ;
; C2_MODE                       ; BYPASS                 ; Untyped                    ;
; C3_MODE                       ; BYPASS                 ; Untyped                    ;
; C4_MODE                       ; BYPASS                 ; Untyped                    ;
; C5_MODE                       ; BYPASS                 ; Untyped                    ;
; C6_MODE                       ; BYPASS                 ; Untyped                    ;
; C7_MODE                       ; BYPASS                 ; Untyped                    ;
; C8_MODE                       ; BYPASS                 ; Untyped                    ;
; C9_MODE                       ; BYPASS                 ; Untyped                    ;
; C0_PH                         ; 0                      ; Untyped                    ;
; C1_PH                         ; 0                      ; Untyped                    ;
; C2_PH                         ; 0                      ; Untyped                    ;
; C3_PH                         ; 0                      ; Untyped                    ;
; C4_PH                         ; 0                      ; Untyped                    ;
; C5_PH                         ; 0                      ; Untyped                    ;
; C6_PH                         ; 0                      ; Untyped                    ;
; C7_PH                         ; 0                      ; Untyped                    ;
; C8_PH                         ; 0                      ; Untyped                    ;
; C9_PH                         ; 0                      ; Untyped                    ;
; L0_HIGH                       ; 1                      ; Untyped                    ;
; L1_HIGH                       ; 1                      ; Untyped                    ;
; G0_HIGH                       ; 1                      ; Untyped                    ;
; G1_HIGH                       ; 1                      ; Untyped                    ;
; G2_HIGH                       ; 1                      ; Untyped                    ;
; G3_HIGH                       ; 1                      ; Untyped                    ;
; E0_HIGH                       ; 1                      ; Untyped                    ;
; E1_HIGH                       ; 1                      ; Untyped                    ;
; E2_HIGH                       ; 1                      ; Untyped                    ;
; E3_HIGH                       ; 1                      ; Untyped                    ;
; L0_LOW                        ; 1                      ; Untyped                    ;
; L1_LOW                        ; 1                      ; Untyped                    ;
; G0_LOW                        ; 1                      ; Untyped                    ;
; G1_LOW                        ; 1                      ; Untyped                    ;
; G2_LOW                        ; 1                      ; Untyped                    ;
; G3_LOW                        ; 1                      ; Untyped                    ;
; E0_LOW                        ; 1                      ; Untyped                    ;
; E1_LOW                        ; 1                      ; Untyped                    ;
; E2_LOW                        ; 1                      ; Untyped                    ;
; E3_LOW                        ; 1                      ; Untyped                    ;
; L0_INITIAL                    ; 1                      ; Untyped                    ;
; L1_INITIAL                    ; 1                      ; Untyped                    ;
; G0_INITIAL                    ; 1                      ; Untyped                    ;
; G1_INITIAL                    ; 1                      ; Untyped                    ;
; G2_INITIAL                    ; 1                      ; Untyped                    ;
; G3_INITIAL                    ; 1                      ; Untyped                    ;
; E0_INITIAL                    ; 1                      ; Untyped                    ;
; E1_INITIAL                    ; 1                      ; Untyped                    ;
; E2_INITIAL                    ; 1                      ; Untyped                    ;
; E3_INITIAL                    ; 1                      ; Untyped                    ;
; L0_MODE                       ; BYPASS                 ; Untyped                    ;
; L1_MODE                       ; BYPASS                 ; Untyped                    ;
; G0_MODE                       ; BYPASS                 ; Untyped                    ;
; G1_MODE                       ; BYPASS                 ; Untyped                    ;
; G2_MODE                       ; BYPASS                 ; Untyped                    ;
; G3_MODE                       ; BYPASS                 ; Untyped                    ;
; E0_MODE                       ; BYPASS                 ; Untyped                    ;
; E1_MODE                       ; BYPASS                 ; Untyped                    ;
; E2_MODE                       ; BYPASS                 ; Untyped                    ;
; E3_MODE                       ; BYPASS                 ; Untyped                    ;
; L0_PH                         ; 0                      ; Untyped                    ;
; L1_PH                         ; 0                      ; Untyped                    ;
; G0_PH                         ; 0                      ; Untyped                    ;
; G1_PH                         ; 0                      ; Untyped                    ;
; G2_PH                         ; 0                      ; Untyped                    ;
; G3_PH                         ; 0                      ; Untyped                    ;
; E0_PH                         ; 0                      ; Untyped                    ;
; E1_PH                         ; 0                      ; Untyped                    ;
; E2_PH                         ; 0                      ; Untyped                    ;
; E3_PH                         ; 0                      ; Untyped                    ;
; M_PH                          ; 0                      ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; CLK0_COUNTER                  ; G0                     ; Untyped                    ;
; CLK1_COUNTER                  ; G0                     ; Untyped                    ;
; CLK2_COUNTER                  ; G0                     ; Untyped                    ;
; CLK3_COUNTER                  ; G0                     ; Untyped                    ;
; CLK4_COUNTER                  ; G0                     ; Untyped                    ;
; CLK5_COUNTER                  ; G0                     ; Untyped                    ;
; CLK6_COUNTER                  ; E0                     ; Untyped                    ;
; CLK7_COUNTER                  ; E1                     ; Untyped                    ;
; CLK8_COUNTER                  ; E2                     ; Untyped                    ;
; CLK9_COUNTER                  ; E3                     ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; M_TIME_DELAY                  ; 0                      ; Untyped                    ;
; N_TIME_DELAY                  ; 0                      ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                    ;
; VCO_POST_SCALE                ; 0                      ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP          ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                    ;
; CBXI_PARAMETER                ; pll2_altpll1           ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone 10 LP          ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE             ;
+-------------------------------+------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component ;
+--------------------------+----------------+---------------------------------------------------+
; Parameter Name           ; Value          ; Type                                              ;
+--------------------------+----------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                    ;
; WIDTH                    ; 8              ; Signed Integer                                    ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                           ;
; OE_REG                   ; UNREGISTERED   ; Untyped                                           ;
; extend_oe_disable        ; OFF            ; Untyped                                           ;
; IMPLEMENT_INPUT_IN_LCELL ; OFF            ; Untyped                                           ;
; INTENDED_DEVICE_FAMILY   ; Cyclone 10 LP  ; Untyped                                           ;
; DEVICE_FAMILY            ; Cyclone 10 LP  ; Untyped                                           ;
; CBXI_PARAMETER           ; ddio_bidir_a4p ; Untyped                                           ;
+--------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                              ;
+-------------------------------------------------+-------------------------------------------+----------------+
; Parameter Name                                  ; Value                                     ; Type           ;
+-------------------------------------------------+-------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                             ; String         ;
; sld_node_info                                   ; 805334528                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                         ; Signed Integer ;
; sld_data_bits                                   ; 375                                       ; Untyped        ;
; sld_trigger_bits                                ; 1                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                         ; Untyped        ;
; sld_sample_depth                                ; 128                                       ; Untyped        ;
; sld_segment_size                                ; 128                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_top_auto_signaltap_0_1_cc7a, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                         ; Untyped        ;
; sld_ram_pipeline                                ; 5                                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                      ; String         ;
; sld_inversion_mask_length                       ; 21                                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000                     ; Untyped        ;
; sld_power_up_trigger                            ; 0                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 391                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                         ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:CA_sigr_rtl_0 ;
+----------------+----------------+--------------------------------------------+
; Parameter Name ; Value          ; Type                                       ;
+----------------+----------------+--------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                    ;
; TAP_DISTANCE   ; 3              ; Untyped                                    ;
; WIDTH          ; 48             ; Untyped                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                    ;
; CBXI_PARAMETER ; shift_taps_ckm ; Untyped                                    ;
+----------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; pll2:pll2_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+----------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance      ;
+----------------------------+-----------------------------+
; Name                       ; Value                       ;
+----------------------------+-----------------------------+
; Number of entity instances ; 1                           ;
; Entity Instance            ; altshift_taps:CA_sigr_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                           ;
;     -- TAP_DISTANCE        ; 3                           ;
;     -- WIDTH               ; 48                          ;
+----------------------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll2:pll2_inst"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altsource_probe_top:regdata_inst|altsource_probe:issp_impl"                                                                                             ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altsource_probe_top:regdata_inst"                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; source_ena ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; probe      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; source_clk ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altsource_probe_top:ca_input_inst|altsource_probe:issp_impl"                                                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altsource_probe_top:ca_input_inst"                                                                                                                ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; probe      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altsource_probe_top:sp_inst|altsource_probe:issp_impl"                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altsource_probe_top:sp_inst"                                                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source[2]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; source_ena ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; source_clk ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 375              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 452                         ;
; cycloneiii_ddio_out   ; 8                           ;
; cycloneiii_ff         ; 514                         ;
;     CLR               ; 20                          ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 28                          ;
;     ENA CLR           ; 359                         ;
;     ENA CLR SLD       ; 6                           ;
;     plain             ; 99                          ;
; cycloneiii_io_obuf    ; 9                           ;
; cycloneiii_lcell_comb ; 557                         ;
;     arith             ; 8                           ;
;         2 data inputs ; 8                           ;
;     normal            ; 549                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 195                         ;
;         3 data inputs ; 162                         ;
;         4 data inputs ; 182                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 1.51                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 1227                                                   ;
; cycloneiii_ff         ; 4501                                                   ;
;     CLR               ; 409                                                    ;
;     ENA               ; 103                                                    ;
;     ENA CLR           ; 64                                                     ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 8                                                      ;
;     SLD               ; 13                                                     ;
;     plain             ; 3868                                                   ;
; cycloneiii_lcell_comb ; 679                                                    ;
;     arith             ; 70                                                     ;
;         2 data inputs ; 69                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 609                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 24                                                     ;
;         3 data inputs ; 457                                                    ;
;         4 data inputs ; 117                                                    ;
; cycloneiii_ram_block  ; 375                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 4.30                                                   ;
; Average LUT depth     ; 0.57                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 305                                      ;
; cycloneiii_ff         ; 130                                      ;
;     CLR               ; 3                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 69                                       ;
;     ENA CLR SLD       ; 4                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 214                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 205                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 23                                       ;
;         3 data inputs ; 88                                       ;
;         4 data inputs ; 87                                       ;
;                       ;                                          ;
; Max LUT depth         ; 5.00                                     ;
; Average LUT depth     ; 1.94                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:04     ;
; Top                            ; 00:00:02     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+---------+
; buffer_out[0][0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[0][0]                                                                    ; N/A     ;
; buffer_out[0][10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[0][10]                                                                   ; N/A     ;
; buffer_out[0][11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[0][11]                                                                   ; N/A     ;
; buffer_out[0][12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[0][12]                                                                   ; N/A     ;
; buffer_out[0][13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[0][13]                                                                   ; N/A     ;
; buffer_out[0][14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[0][14]                                                                   ; N/A     ;
; buffer_out[0][15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[0][15]                                                                   ; N/A     ;
; buffer_out[0][1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[0][1]                                                                    ; N/A     ;
; buffer_out[0][2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[0][2]                                                                    ; N/A     ;
; buffer_out[0][3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[0][3]                                                                    ; N/A     ;
; buffer_out[0][4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[0][4]                                                                    ; N/A     ;
; buffer_out[0][5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[0][5]                                                                    ; N/A     ;
; buffer_out[0][6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[0][6]                                                                    ; N/A     ;
; buffer_out[0][7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[0][7]                                                                    ; N/A     ;
; buffer_out[0][8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[0][8]                                                                    ; N/A     ;
; buffer_out[0][9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[0][9]                                                                    ; N/A     ;
; buffer_out[10][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[10][0]                                                                   ; N/A     ;
; buffer_out[10][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[10][10]                                                                  ; N/A     ;
; buffer_out[10][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[10][11]                                                                  ; N/A     ;
; buffer_out[10][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[10][12]                                                                  ; N/A     ;
; buffer_out[10][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[10][13]                                                                  ; N/A     ;
; buffer_out[10][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[10][14]                                                                  ; N/A     ;
; buffer_out[10][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[10][15]                                                                  ; N/A     ;
; buffer_out[10][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[10][1]                                                                   ; N/A     ;
; buffer_out[10][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[10][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[10][3]                                                                   ; N/A     ;
; buffer_out[10][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[10][4]                                                                   ; N/A     ;
; buffer_out[10][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[10][5]                                                                   ; N/A     ;
; buffer_out[10][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[10][14]                                                                  ; N/A     ;
; buffer_out[10][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[10][7]                                                                   ; N/A     ;
; buffer_out[10][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[10][8]                                                                   ; N/A     ;
; buffer_out[10][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[10][9]                                                                   ; N/A     ;
; buffer_out[11][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[11][0]                                                                   ; N/A     ;
; buffer_out[11][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[11][10]                                                                  ; N/A     ;
; buffer_out[11][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[11][11]                                                                  ; N/A     ;
; buffer_out[11][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[11][12]                                                                  ; N/A     ;
; buffer_out[11][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[11][13]                                                                  ; N/A     ;
; buffer_out[11][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[11][14]                                                                  ; N/A     ;
; buffer_out[11][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[11][15]                                                                  ; N/A     ;
; buffer_out[11][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[11][1]                                                                   ; N/A     ;
; buffer_out[11][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[11][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[11][11]                                                                  ; N/A     ;
; buffer_out[11][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[11][12]                                                                  ; N/A     ;
; buffer_out[11][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[11][5]                                                                   ; N/A     ;
; buffer_out[11][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[11][14]                                                                  ; N/A     ;
; buffer_out[11][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[11][15]                                                                  ; N/A     ;
; buffer_out[11][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[11][0]                                                                   ; N/A     ;
; buffer_out[11][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[11][9]                                                                   ; N/A     ;
; buffer_out[12][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[12][0]                                                                   ; N/A     ;
; buffer_out[12][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[12][10]                                                                  ; N/A     ;
; buffer_out[12][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[12][11]                                                                  ; N/A     ;
; buffer_out[12][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[12][12]                                                                  ; N/A     ;
; buffer_out[12][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[12][13]                                                                  ; N/A     ;
; buffer_out[12][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[12][14]                                                                  ; N/A     ;
; buffer_out[12][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[12][15]                                                                  ; N/A     ;
; buffer_out[12][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[12][1]                                                                   ; N/A     ;
; buffer_out[12][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[12][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[12][11]                                                                  ; N/A     ;
; buffer_out[12][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[12][12]                                                                  ; N/A     ;
; buffer_out[12][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[12][5]                                                                   ; N/A     ;
; buffer_out[12][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[12][14]                                                                  ; N/A     ;
; buffer_out[12][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[12][15]                                                                  ; N/A     ;
; buffer_out[12][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[12][0]                                                                   ; N/A     ;
; buffer_out[12][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[12][9]                                                                   ; N/A     ;
; buffer_out[13][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[13][0]                                                                   ; N/A     ;
; buffer_out[13][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[13][10]                                                                  ; N/A     ;
; buffer_out[13][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[13][11]                                                                  ; N/A     ;
; buffer_out[13][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[13][12]                                                                  ; N/A     ;
; buffer_out[13][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[13][13]                                                                  ; N/A     ;
; buffer_out[13][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[13][14]                                                                  ; N/A     ;
; buffer_out[13][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[13][15]                                                                  ; N/A     ;
; buffer_out[13][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[13][1]                                                                   ; N/A     ;
; buffer_out[13][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[13][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[13][11]                                                                  ; N/A     ;
; buffer_out[13][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[13][12]                                                                  ; N/A     ;
; buffer_out[13][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[13][5]                                                                   ; N/A     ;
; buffer_out[13][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[13][14]                                                                  ; N/A     ;
; buffer_out[13][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[13][15]                                                                  ; N/A     ;
; buffer_out[13][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[13][0]                                                                   ; N/A     ;
; buffer_out[13][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[13][9]                                                                   ; N/A     ;
; buffer_out[14][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[14][0]                                                                   ; N/A     ;
; buffer_out[14][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[14][10]                                                                  ; N/A     ;
; buffer_out[14][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[14][11]                                                                  ; N/A     ;
; buffer_out[14][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[14][12]                                                                  ; N/A     ;
; buffer_out[14][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[14][13]                                                                  ; N/A     ;
; buffer_out[14][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[14][14]                                                                  ; N/A     ;
; buffer_out[14][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[14][15]                                                                  ; N/A     ;
; buffer_out[14][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[14][1]                                                                   ; N/A     ;
; buffer_out[14][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[14][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[14][11]                                                                  ; N/A     ;
; buffer_out[14][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[14][12]                                                                  ; N/A     ;
; buffer_out[14][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[14][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[14][14]                                                                  ; N/A     ;
; buffer_out[14][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[14][15]                                                                  ; N/A     ;
; buffer_out[14][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[14][0]                                                                   ; N/A     ;
; buffer_out[14][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[14][9]                                                                   ; N/A     ;
; buffer_out[15][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[15][0]                                                                   ; N/A     ;
; buffer_out[15][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[13][5]                                                                   ; N/A     ;
; buffer_out[15][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[15][11]                                                                  ; N/A     ;
; buffer_out[15][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[15][12]                                                                  ; N/A     ;
; buffer_out[15][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[15][0]                                                                   ; N/A     ;
; buffer_out[15][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[15][14]                                                                  ; N/A     ;
; buffer_out[15][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[15][12]                                                                  ; N/A     ;
; buffer_out[15][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[15][1]                                                                   ; N/A     ;
; buffer_out[15][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[15][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[15][11]                                                                  ; N/A     ;
; buffer_out[15][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[15][12]                                                                  ; N/A     ;
; buffer_out[15][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[15][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[15][14]                                                                  ; N/A     ;
; buffer_out[15][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[15][12]                                                                  ; N/A     ;
; buffer_out[15][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[15][0]                                                                   ; N/A     ;
; buffer_out[15][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[15][14]                                                                  ; N/A     ;
; buffer_out[16][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][0]                                                                   ; N/A     ;
; buffer_out[16][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[16][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][11]                                                                  ; N/A     ;
; buffer_out[16][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][12]                                                                  ; N/A     ;
; buffer_out[16][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][0]                                                                   ; N/A     ;
; buffer_out[16][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][14]                                                                  ; N/A     ;
; buffer_out[16][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][12]                                                                  ; N/A     ;
; buffer_out[16][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][1]                                                                   ; N/A     ;
; buffer_out[16][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[16][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][11]                                                                  ; N/A     ;
; buffer_out[16][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][12]                                                                  ; N/A     ;
; buffer_out[16][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[16][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][14]                                                                  ; N/A     ;
; buffer_out[16][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][12]                                                                  ; N/A     ;
; buffer_out[16][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][0]                                                                   ; N/A     ;
; buffer_out[16][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][14]                                                                  ; N/A     ;
; buffer_out[17][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][11]                                                                  ; N/A     ;
; buffer_out[17][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[17][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[17][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][14]                                                                  ; N/A     ;
; buffer_out[17][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][11]                                                                  ; N/A     ;
; buffer_out[17][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][11]                                                                  ; N/A     ;
; buffer_out[17][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][14]                                                                  ; N/A     ;
; buffer_out[17][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][0]                                                                   ; N/A     ;
; buffer_out[17][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[17][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[17][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][14]                                                                  ; N/A     ;
; buffer_out[17][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[17][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][11]                                                                  ; N/A     ;
; buffer_out[17][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][14]                                                                  ; N/A     ;
; buffer_out[17][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][11]                                                                  ; N/A     ;
; buffer_out[17][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][11]                                                                  ; N/A     ;
; buffer_out[18][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[18][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[18][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[18][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][11]                                                                  ; N/A     ;
; buffer_out[18][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[18][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[18][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][11]                                                                  ; N/A     ;
; buffer_out[18][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][11]                                                                  ; N/A     ;
; buffer_out[18][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[18][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[18][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][11]                                                                  ; N/A     ;
; buffer_out[18][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[18][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[18][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[16][11]                                                                  ; N/A     ;
; buffer_out[18][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[18][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[1][0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[1][0]                                                                    ; N/A     ;
; buffer_out[1][10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[1][10]                                                                   ; N/A     ;
; buffer_out[1][11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[1][11]                                                                   ; N/A     ;
; buffer_out[1][12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[1][12]                                                                   ; N/A     ;
; buffer_out[1][13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[1][13]                                                                   ; N/A     ;
; buffer_out[1][14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[1][14]                                                                   ; N/A     ;
; buffer_out[1][15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[1][15]                                                                   ; N/A     ;
; buffer_out[1][1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[1][1]                                                                    ; N/A     ;
; buffer_out[1][2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[1][2]                                                                    ; N/A     ;
; buffer_out[1][3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[1][3]                                                                    ; N/A     ;
; buffer_out[1][4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[1][4]                                                                    ; N/A     ;
; buffer_out[1][5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[1][5]                                                                    ; N/A     ;
; buffer_out[1][6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[1][6]                                                                    ; N/A     ;
; buffer_out[1][7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[1][7]                                                                    ; N/A     ;
; buffer_out[1][8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[1][8]                                                                    ; N/A     ;
; buffer_out[1][9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[1][9]                                                                    ; N/A     ;
; buffer_out[2][0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[2][0]                                                                    ; N/A     ;
; buffer_out[2][10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[2][10]                                                                   ; N/A     ;
; buffer_out[2][11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[2][11]                                                                   ; N/A     ;
; buffer_out[2][12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[2][12]                                                                   ; N/A     ;
; buffer_out[2][13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[2][13]                                                                   ; N/A     ;
; buffer_out[2][14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[2][14]                                                                   ; N/A     ;
; buffer_out[2][15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[2][15]                                                                   ; N/A     ;
; buffer_out[2][1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[2][1]                                                                    ; N/A     ;
; buffer_out[2][2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[2][2]                                                                    ; N/A     ;
; buffer_out[2][3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[2][3]                                                                    ; N/A     ;
; buffer_out[2][4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[2][4]                                                                    ; N/A     ;
; buffer_out[2][5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[2][5]                                                                    ; N/A     ;
; buffer_out[2][6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[2][6]                                                                    ; N/A     ;
; buffer_out[2][7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[2][7]                                                                    ; N/A     ;
; buffer_out[2][8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[2][8]                                                                    ; N/A     ;
; buffer_out[2][9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[2][9]                                                                    ; N/A     ;
; buffer_out[3][0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[3][0]                                                                    ; N/A     ;
; buffer_out[3][10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[3][10]                                                                   ; N/A     ;
; buffer_out[3][11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[3][11]                                                                   ; N/A     ;
; buffer_out[3][12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[3][12]                                                                   ; N/A     ;
; buffer_out[3][13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[3][13]                                                                   ; N/A     ;
; buffer_out[3][14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[3][14]                                                                   ; N/A     ;
; buffer_out[3][15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[3][15]                                                                   ; N/A     ;
; buffer_out[3][1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[3][1]                                                                    ; N/A     ;
; buffer_out[3][2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[3][2]                                                                    ; N/A     ;
; buffer_out[3][3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[3][3]                                                                    ; N/A     ;
; buffer_out[3][4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[3][4]                                                                    ; N/A     ;
; buffer_out[3][5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[3][5]                                                                    ; N/A     ;
; buffer_out[3][6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[3][6]                                                                    ; N/A     ;
; buffer_out[3][7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[3][7]                                                                    ; N/A     ;
; buffer_out[3][8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[3][8]                                                                    ; N/A     ;
; buffer_out[3][9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[3][9]                                                                    ; N/A     ;
; buffer_out[4][0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[4][0]                                                                    ; N/A     ;
; buffer_out[4][10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[4][10]                                                                   ; N/A     ;
; buffer_out[4][11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[4][11]                                                                   ; N/A     ;
; buffer_out[4][12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[4][12]                                                                   ; N/A     ;
; buffer_out[4][13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[4][13]                                                                   ; N/A     ;
; buffer_out[4][14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[4][14]                                                                   ; N/A     ;
; buffer_out[4][15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[4][15]                                                                   ; N/A     ;
; buffer_out[4][1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[4][1]                                                                    ; N/A     ;
; buffer_out[4][2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[4][2]                                                                    ; N/A     ;
; buffer_out[4][3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[4][3]                                                                    ; N/A     ;
; buffer_out[4][4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[4][4]                                                                    ; N/A     ;
; buffer_out[4][5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[4][5]                                                                    ; N/A     ;
; buffer_out[4][6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[4][6]                                                                    ; N/A     ;
; buffer_out[4][7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[4][7]                                                                    ; N/A     ;
; buffer_out[4][8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[4][8]                                                                    ; N/A     ;
; buffer_out[4][9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[4][9]                                                                    ; N/A     ;
; buffer_out[5][0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[5][0]                                                                    ; N/A     ;
; buffer_out[5][10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[5][10]                                                                   ; N/A     ;
; buffer_out[5][11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[5][11]                                                                   ; N/A     ;
; buffer_out[5][12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[5][12]                                                                   ; N/A     ;
; buffer_out[5][13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[5][13]                                                                   ; N/A     ;
; buffer_out[5][14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[5][14]                                                                   ; N/A     ;
; buffer_out[5][15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[5][15]                                                                   ; N/A     ;
; buffer_out[5][1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[5][1]                                                                    ; N/A     ;
; buffer_out[5][2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[5][2]                                                                    ; N/A     ;
; buffer_out[5][3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[5][3]                                                                    ; N/A     ;
; buffer_out[5][4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[5][4]                                                                    ; N/A     ;
; buffer_out[5][5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[5][5]                                                                    ; N/A     ;
; buffer_out[5][6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[5][6]                                                                    ; N/A     ;
; buffer_out[5][7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[5][7]                                                                    ; N/A     ;
; buffer_out[5][8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[5][8]                                                                    ; N/A     ;
; buffer_out[5][9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[5][9]                                                                    ; N/A     ;
; buffer_out[6][0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[6][0]                                                                    ; N/A     ;
; buffer_out[6][10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[6][10]                                                                   ; N/A     ;
; buffer_out[6][11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[6][11]                                                                   ; N/A     ;
; buffer_out[6][12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[6][12]                                                                   ; N/A     ;
; buffer_out[6][13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[6][13]                                                                   ; N/A     ;
; buffer_out[6][14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[6][14]                                                                   ; N/A     ;
; buffer_out[6][15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[6][15]                                                                   ; N/A     ;
; buffer_out[6][1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[6][1]                                                                    ; N/A     ;
; buffer_out[6][2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[14][10]                                                                  ; N/A     ;
; buffer_out[6][3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[6][3]                                                                    ; N/A     ;
; buffer_out[6][4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[6][4]                                                                    ; N/A     ;
; buffer_out[6][5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[6][5]                                                                    ; N/A     ;
; buffer_out[6][6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[6][6]                                                                    ; N/A     ;
; buffer_out[6][7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[6][7]                                                                    ; N/A     ;
; buffer_out[6][8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[6][8]                                                                    ; N/A     ;
; buffer_out[6][9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[6][9]                                                                    ; N/A     ;
; buffer_out[7][0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[7][0]                                                                    ; N/A     ;
; buffer_out[7][10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[7][10]                                                                   ; N/A     ;
; buffer_out[7][11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[7][11]                                                                   ; N/A     ;
; buffer_out[7][12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[7][12]                                                                   ; N/A     ;
; buffer_out[7][13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[7][13]                                                                   ; N/A     ;
; buffer_out[7][14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[7][14]                                                                   ; N/A     ;
; buffer_out[7][15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[7][15]                                                                   ; N/A     ;
; buffer_out[7][1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[7][1]                                                                    ; N/A     ;
; buffer_out[7][2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[13][5]                                                                   ; N/A     ;
; buffer_out[7][3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[7][3]                                                                    ; N/A     ;
; buffer_out[7][4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[7][4]                                                                    ; N/A     ;
; buffer_out[7][5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[7][5]                                                                    ; N/A     ;
; buffer_out[7][6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[7][6]                                                                    ; N/A     ;
; buffer_out[7][7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[7][7]                                                                    ; N/A     ;
; buffer_out[7][8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[7][8]                                                                    ; N/A     ;
; buffer_out[7][9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[7][9]                                                                    ; N/A     ;
; buffer_out[8][0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[8][0]                                                                    ; N/A     ;
; buffer_out[8][10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[8][10]                                                                   ; N/A     ;
; buffer_out[8][11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[8][11]                                                                   ; N/A     ;
; buffer_out[8][12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[8][12]                                                                   ; N/A     ;
; buffer_out[8][13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[8][13]                                                                   ; N/A     ;
; buffer_out[8][14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[8][14]                                                                   ; N/A     ;
; buffer_out[8][15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[8][15]                                                                   ; N/A     ;
; buffer_out[8][1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[8][1]                                                                    ; N/A     ;
; buffer_out[8][2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[8][3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[8][3]                                                                    ; N/A     ;
; buffer_out[8][4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[8][4]                                                                    ; N/A     ;
; buffer_out[8][5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[8][5]                                                                    ; N/A     ;
; buffer_out[8][6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[8][6]                                                                    ; N/A     ;
; buffer_out[8][7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[8][7]                                                                    ; N/A     ;
; buffer_out[8][8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[8][8]                                                                    ; N/A     ;
; buffer_out[8][9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[8][9]                                                                    ; N/A     ;
; buffer_out[9][0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[9][0]                                                                    ; N/A     ;
; buffer_out[9][10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[9][10]                                                                   ; N/A     ;
; buffer_out[9][11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[9][11]                                                                   ; N/A     ;
; buffer_out[9][12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[9][12]                                                                   ; N/A     ;
; buffer_out[9][13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[9][13]                                                                   ; N/A     ;
; buffer_out[9][14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[9][14]                                                                   ; N/A     ;
; buffer_out[9][15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[9][15]                                                                   ; N/A     ;
; buffer_out[9][1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[9][1]                                                                    ; N/A     ;
; buffer_out[9][2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; buffer_out[9][3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[9][3]                                                                    ; N/A     ;
; buffer_out[9][4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[9][4]                                                                    ; N/A     ;
; buffer_out[9][5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[9][5]                                                                    ; N/A     ;
; buffer_out[9][6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[9][14]                                                                   ; N/A     ;
; buffer_out[9][7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[9][7]                                                                    ; N/A     ;
; buffer_out[9][8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[9][8]                                                                    ; N/A     ;
; buffer_out[9][9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; buffer_out[9][9]                                                                    ; N/A     ;
; captured_data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; captured_data[0]                                                                    ; N/A     ;
; captured_data[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; captured_data[10]                                                                   ; N/A     ;
; captured_data[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; captured_data[11]                                                                   ; N/A     ;
; captured_data[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; captured_data[12]                                                                   ; N/A     ;
; captured_data[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; captured_data[13]                                                                   ; N/A     ;
; captured_data[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; captured_data[14]                                                                   ; N/A     ;
; captured_data[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; captured_data[15]                                                                   ; N/A     ;
; captured_data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; captured_data[1]                                                                    ; N/A     ;
; captured_data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; captured_data[2]                                                                    ; N/A     ;
; captured_data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; captured_data[3]                                                                    ; N/A     ;
; captured_data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; captured_data[4]                                                                    ; N/A     ;
; captured_data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; captured_data[5]                                                                    ; N/A     ;
; captured_data[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; captured_data[6]                                                                    ; N/A     ;
; captured_data[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; captured_data[7]                                                                    ; N/A     ;
; captured_data[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; captured_data[8]                                                                    ; N/A     ;
; captured_data[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; captured_data[9]                                                                    ; N/A     ;
; clken                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clken                                                                               ; N/A     ;
; counter[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; counter[0]                                                                          ; N/A     ;
; counter[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; counter[1]                                                                          ; N/A     ;
; counter[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; counter[2]                                                                          ; N/A     ;
; counter[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; counter[3]                                                                          ; N/A     ;
; counter[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; counter[4]                                                                          ; N/A     ;
; csn                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; csn~reg0                                                                            ; N/A     ;
; dataout_reg[0][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[0][0]                                                                   ; N/A     ;
; dataout_reg[0][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[0][10]                                                                  ; N/A     ;
; dataout_reg[0][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[0][11]                                                                  ; N/A     ;
; dataout_reg[0][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[0][12]                                                                  ; N/A     ;
; dataout_reg[0][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[0][13]                                                                  ; N/A     ;
; dataout_reg[0][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[0][14]                                                                  ; N/A     ;
; dataout_reg[0][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[0][15]                                                                  ; N/A     ;
; dataout_reg[0][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[0][1]                                                                   ; N/A     ;
; dataout_reg[0][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[0][2]                                                                   ; N/A     ;
; dataout_reg[0][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[0][3]                                                                   ; N/A     ;
; dataout_reg[0][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[0][4]                                                                   ; N/A     ;
; dataout_reg[0][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[0][5]                                                                   ; N/A     ;
; dataout_reg[0][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[0][6]                                                                   ; N/A     ;
; dataout_reg[0][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[0][7]                                                                   ; N/A     ;
; dataout_reg[0][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[0][8]                                                                   ; N/A     ;
; dataout_reg[0][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[0][9]                                                                   ; N/A     ;
; dataout_reg[1][0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[1][0]                                                                   ; N/A     ;
; dataout_reg[1][10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[1][10]                                                                  ; N/A     ;
; dataout_reg[1][11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[1][11]                                                                  ; N/A     ;
; dataout_reg[1][12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[1][12]                                                                  ; N/A     ;
; dataout_reg[1][13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[1][13]                                                                  ; N/A     ;
; dataout_reg[1][14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[1][14]                                                                  ; N/A     ;
; dataout_reg[1][15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[1][15]                                                                  ; N/A     ;
; dataout_reg[1][1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[1][1]                                                                   ; N/A     ;
; dataout_reg[1][2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[1][2]                                                                   ; N/A     ;
; dataout_reg[1][3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[1][3]                                                                   ; N/A     ;
; dataout_reg[1][4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[1][4]                                                                   ; N/A     ;
; dataout_reg[1][5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[1][5]                                                                   ; N/A     ;
; dataout_reg[1][6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[1][6]                                                                   ; N/A     ;
; dataout_reg[1][7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[1][7]                                                                   ; N/A     ;
; dataout_reg[1][8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[1][8]                                                                   ; N/A     ;
; dataout_reg[1][9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dataout_reg[1][9]                                                                   ; N/A     ;
; datavalid            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datavalid                                                                           ; N/A     ;
; oe                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; oe                                                                                  ; N/A     ;
; oe                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; oe                                                                                  ; N/A     ;
; pll2:pll2_inst|c0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll2:pll2_inst|altpll:altpll_component|pll2_altpll1:auto_generated|wire_pll1_clk[0] ; N/A     ;
; rwds_in              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rwds                                                                                ; N/A     ;
; rwds_oe              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rwds_oe                                                                             ; N/A     ;
; rwds_out             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; rwr_counter[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rwr_counter[0]                                                                      ; N/A     ;
; rwr_counter[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rwr_counter[1]                                                                      ; N/A     ;
; rwr_counter[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rwr_counter[2]                                                                      ; N/A     ;
; rwr_stall            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rwr_stall                                                                           ; N/A     ;
; state.HR_IDLE        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.HR_IDLE~_wirecell                                                             ; N/A     ;
; state.MEM_RD0        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.MEM_RD0                                                                       ; N/A     ;
; state.MEM_RD1        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.MEM_RD1                                                                       ; N/A     ;
; state.MEM_WR0        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.MEM_WR0                                                                       ; N/A     ;
; state.MEM_WR1        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.MEM_WR1                                                                       ; N/A     ;
; state.RD_REG0        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.RD_REG0                                                                       ; N/A     ;
; state.RD_REG1        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.RD_REG1                                                                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition
    Info: Processing started: Tue Mar 25 11:38:51 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c topv2
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 4 design units, including 4 entities, in source file comp_stm.sv
    Info (12023): Found entity 1: rdreg_stm File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv Line: 1
    Info (12023): Found entity 2: wrreg_stm File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv Line: 109
    Info (12023): Found entity 3: rdmem_stm File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv Line: 119
    Info (12023): Found entity 4: wrmem_stm File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/comp_stm.sv Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file top_stm.sv
    Info (12023): Found entity 1: top_stm File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top_stm.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file topv2.sv
    Info (12023): Found entity 1: topv2 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file issp/issp/synthesis/issp.v
    Info (12023): Found entity 1: issp File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/issp.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file issp/issp/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/controller.v
    Info (12023): Found entity 1: controller File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/controller.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0.v
    Info (12023): Found entity 1: controller_mm_interconnect_0 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: controller_mm_interconnect_0_avalon_st_adapter File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_rsp_mux File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_rsp_demux File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_cmd_mux File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_cmd_demux File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_router_001_default_decode File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: controller_mm_interconnect_0_router_001 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_router_default_decode File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/controller_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: controller_mm_interconnect_0_router File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/controller_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_master_0.v
    Info (12023): Found entity 1: controller_master_0 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/controller_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: controller_master_0_p2b_adapter File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/controller_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: controller_master_0_b2p_adapter File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/controller_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file controller/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_master_0_timing_adt.sv
    Info (12023): Found entity 1: controller_master_0_timing_adt File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/controller_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file controller/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/hyperram_controller_top.sv
    Info (12023): Found entity 1: hyperram_controller_top File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/hyperram_controller_top.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/pll/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dq/dq.v
    Info (12023): Found entity 1: dq File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/dq/dq.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll2/pll2.v
    Info (12023): Found entity 1: pll2 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/pll2/pll2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file bootup.sv
    Info (12023): Found entity 1: bootup File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/bootup.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file pll_reconfig/pll_reconfig.v
    Info (12023): Found entity 1: pll_reconfig_pllrcfg_v5q File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/pll_reconfig/pll_reconfig.v Line: 48
    Info (12023): Found entity 2: pll_reconfig File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/pll_reconfig/pll_reconfig.v Line: 1328
Info (12021): Found 1 design units, including 1 entities, in source file topv3.sv
    Info (12023): Found entity 1: topv3 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ck/ck.v
    Info (12023): Found entity 1: ck File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/ck/ck.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file iobuf.sv
    Info (12023): Found entity 1: iobuf File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/iobuf.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at topv3.sv(26): created implicit net for "lock" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv Line: 26
Warning (10236): Verilog HDL Implicit Net warning at topv3.sv(69): created implicit net for "rwds_oe" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv3.sv Line: 69
Info (12127): Elaborating entity "topv2" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at topv2.sv(25): object "regdatar" assigned a value but never read File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 25
Warning (10036): Verilog HDL or VHDL warning at topv2.sv(47): object "prev_regw" assigned a value but never read File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 47
Warning (10036): Verilog HDL or VHDL warning at topv2.sv(48): object "regr_done" assigned a value but never read File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 48
Warning (10858): Verilog HDL warning at topv2.sv(54): object latency used but never assigned File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 54
Warning (10036): Verilog HDL or VHDL warning at topv2.sv(55): object "latencyr" assigned a value but never read File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 55
Warning (10230): Verilog HDL assignment warning at topv2.sv(17): truncated value with size 32 to match size of target (1) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 17
Warning (10230): Verilog HDL assignment warning at topv2.sv(148): truncated value with size 32 to match size of target (3) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 148
Warning (10230): Verilog HDL assignment warning at topv2.sv(261): truncated value with size 32 to match size of target (6) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 261
Warning (10230): Verilog HDL assignment warning at topv2.sv(276): truncated value with size 32 to match size of target (6) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 276
Warning (10230): Verilog HDL assignment warning at topv2.sv(281): truncated value with size 32 to match size of target (6) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 281
Warning (10230): Verilog HDL assignment warning at topv2.sv(297): truncated value with size 32 to match size of target (6) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 297
Warning (10230): Verilog HDL assignment warning at topv2.sv(319): truncated value with size 32 to match size of target (6) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 319
Warning (10230): Verilog HDL assignment warning at topv2.sv(325): truncated value with size 32 to match size of target (6) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 325
Warning (10230): Verilog HDL assignment warning at topv2.sv(339): truncated value with size 32 to match size of target (6) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 339
Warning (10230): Verilog HDL assignment warning at topv2.sv(351): truncated value with size 32 to match size of target (6) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 351
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "altsource_probe_top:sp_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 74
Info (12128): Elaborating entity "altsource_probe" for hierarchy "altsource_probe_top:sp_inst|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "altsource_probe_top:sp_inst|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "altsource_probe_top:sp_inst|altsource_probe:issp_impl" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "NONE"
    Info (12134): Parameter "probe_width" = "17"
    Info (12134): Parameter "source_width" = "6"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "altsource_probe_top:sp_inst|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "altsource_probe_top:sp_inst|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 205
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 508
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 776
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "altsource_probe_top:ca_input_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 87
Info (12128): Elaborating entity "altsource_probe" for hierarchy "altsource_probe_top:ca_input_inst|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "altsource_probe_top:ca_input_inst|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "altsource_probe_top:ca_input_inst|altsource_probe:issp_impl" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "NONE"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "48"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "altsource_probe_top:regdata_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 100
Info (12128): Elaborating entity "altsource_probe" for hierarchy "altsource_probe_top:regdata_inst|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "altsource_probe_top:regdata_inst|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "altsource_probe_top:regdata_inst|altsource_probe:issp_impl" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "NONE"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "16"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "altsource_probe_top:regdata_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "altsource_probe_top:regdata_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "pll2" for hierarchy "pll2:pll2_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 112
Info (12128): Elaborating entity "altpll" for hierarchy "pll2:pll2_inst|altpll:altpll_component" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/pll2/pll2.v Line: 108
Info (12130): Elaborated megafunction instantiation "pll2:pll2_inst|altpll:altpll_component" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/pll2/pll2.v Line: 108
Info (12133): Instantiated megafunction "pll2:pll2_inst|altpll:altpll_component" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/pll2/pll2.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "2500"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll2_altpll1.v
    Info (12023): Found entity 1: pll2_altpll1 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/pll2_altpll1.v Line: 31
Info (12128): Elaborating entity "pll2_altpll1" for hierarchy "pll2:pll2_inst|altpll:altpll_component|pll2_altpll1:auto_generated" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "dq" for hierarchy "dq:dq_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 169
Info (12128): Elaborating entity "altddio_bidir" for hierarchy "dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/dq/dq.v Line: 81
Info (12130): Elaborated megafunction instantiation "dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/dq/dq.v Line: 81
Info (12133): Instantiated megafunction "dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/dq/dq.v Line: 81
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "implement_input_in_lcell" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_bidir"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_bidir_a4p.tdf
    Info (12023): Found entity 1: ddio_bidir_a4p File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ddio_bidir_a4p.tdf Line: 30
Info (12128): Elaborating entity "ddio_bidir_a4p" for hierarchy "dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altddio_bidir.tdf Line: 116
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_0bo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_0bo File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/sld_ela_trigger_0bo.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_top_auto_signaltap_0_1_cc7a.v
    Info (12023): Found entity 1: sld_reserved_top_auto_signaltap_0_1_cc7a File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/sld_reserved_top_auto_signaltap_0_1_cc7a.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e824.tdf
    Info (12023): Found entity 1: altsyncram_e824 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/altsyncram_e824.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lsc.tdf
    Info (12023): Found entity 1: mux_lsc File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/mux_lsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf
    Info (12023): Found entity 1: decode_6vf File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/decode_6vf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6ii.tdf
    Info (12023): Found entity 1: cntr_6ii File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cntr_6ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cmpr_ogc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b6j.tdf
    Info (12023): Found entity 1: cntr_b6j File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cntr_b6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7gi.tdf
    Info (12023): Found entity 1: cntr_7gi File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cntr_7gi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jgc.tdf
    Info (12023): Found entity 1: cmpr_jgc File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cmpr_jgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf
    Info (12023): Found entity 1: cntr_r2j File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cntr_r2j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf
    Info (12023): Found entity 1: cmpr_ggc File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cmpr_ggc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): Picked up _JAVA_OPTIONS: -Xmx1024M
Info (11172): 2025.03.25.11:39:25 Progress: Loading sld1350ec5e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld1350ec5e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 222
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "CA_sigr_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 48
Info (12130): Elaborated megafunction instantiation "altshift_taps:CA_sigr_rtl_0"
Info (12133): Instantiated megafunction "altshift_taps:CA_sigr_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "48"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ckm.tdf
    Info (12023): Found entity 1: shift_taps_ckm File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/shift_taps_ckm.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4961.tdf
    Info (12023): Found entity 1: altsyncram_4961 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/altsyncram_4961.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_r3e.tdf
    Info (12023): Found entity 1: add_sub_r3e File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/add_sub_r3e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vof.tdf
    Info (12023): Found entity 1: cntr_vof File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cntr_vof.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hgc.tdf
    Info (12023): Found entity 1: cmpr_hgc File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cmpr_hgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i8h.tdf
    Info (12023): Found entity 1: cntr_i8h File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/cntr_i8h.tdf Line: 26
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/shift_taps_ckm.tdf Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.rwds_in" driven by bidirectional pin "rwds" cannot be tri-stated File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/topv2.sv Line: 4
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Warning (15899): PLL "pll2:pll2_inst|altpll:altpll_component|pll2_altpll1:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/db/pll2_altpll1.v Line: 51
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    6.000           ck
    Info (332111):    6.000      pll_clk
    Info (332111):   20.000       refclk
    Info (332111):    6.000         rwds
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 473 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (13000): Registers with preset signals will power-up high File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (13000): Registers with preset signals will power-up high File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Warning (20013): Ignored 12 assignments for entity "altera_avalon_packets_to_master" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "altera_avalon_st_bytes_to_packets" -- entity does not exist in design
Warning (20013): Ignored 18 assignments for entity "altera_avalon_st_jtag_interface" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "altera_avalon_st_packets_to_bytes" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "controller" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "controller_master_0" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "controller_master_0_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "controller_master_0_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "controller_master_0_timing_adt" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "controller_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "controller_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "controller_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "controller_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "controller_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "controller_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "controller_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "controller_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "issp" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/output_files/topv2.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 409 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5954 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 5 output pins
    Info (21060): Implemented 9 bidirectional pins
    Info (21061): Implemented 5503 logic cells
    Info (21064): Implemented 423 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 4987 megabytes
    Info: Processing ended: Tue Mar 25 11:39:48 2025
    Info: Elapsed time: 00:00:57
    Info: Total CPU time (on all processors): 00:01:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/output_files/topv2.map.smsg.


