#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000023435b19f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000023435e0d750_0 .net "PC", 31 0, L_0000023435e97490;  1 drivers
v0000023435e0d430_0 .net "cycles_consumed", 31 0, v0000023435e0dd90_0;  1 drivers
v0000023435e0e290_0 .var "input_clk", 0 0;
v0000023435e0edd0_0 .var "rst", 0 0;
S_0000023435d8cea0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000023435b19f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000023435d50d50 .functor NOR 1, v0000023435e0e290_0, v0000023435dfade0_0, C4<0>, C4<0>;
L_0000023435d52170 .functor AND 1, v0000023435de41a0_0, v0000023435de4100_0, C4<1>, C4<1>;
L_0000023435d51760 .functor AND 1, L_0000023435d52170, L_0000023435e0d7f0, C4<1>, C4<1>;
L_0000023435d50ff0 .functor AND 1, v0000023435dd54a0_0, v0000023435dd4640_0, C4<1>, C4<1>;
L_0000023435d51370 .functor AND 1, L_0000023435d50ff0, L_0000023435e0e970, C4<1>, C4<1>;
L_0000023435d50c70 .functor AND 1, v0000023435dfb6a0_0, v0000023435dfc000_0, C4<1>, C4<1>;
L_0000023435d52410 .functor AND 1, L_0000023435d50c70, L_0000023435e0ed30, C4<1>, C4<1>;
L_0000023435d508f0 .functor AND 1, v0000023435de41a0_0, v0000023435de4100_0, C4<1>, C4<1>;
L_0000023435d50ea0 .functor AND 1, L_0000023435d508f0, L_0000023435e0ee70, C4<1>, C4<1>;
L_0000023435d515a0 .functor AND 1, v0000023435dd54a0_0, v0000023435dd4640_0, C4<1>, C4<1>;
L_0000023435d50b20 .functor AND 1, L_0000023435d515a0, L_0000023435e0f050, C4<1>, C4<1>;
L_0000023435d51ae0 .functor AND 1, v0000023435dfb6a0_0, v0000023435dfc000_0, C4<1>, C4<1>;
L_0000023435d51060 .functor AND 1, L_0000023435d51ae0, L_0000023435e0f0f0, C4<1>, C4<1>;
L_0000023435e169d0 .functor NOT 1, L_0000023435d50d50, C4<0>, C4<0>, C4<0>;
L_0000023435e159a0 .functor NOT 1, L_0000023435d50d50, C4<0>, C4<0>, C4<0>;
L_0000023435e7b2a0 .functor NOT 1, L_0000023435d50d50, C4<0>, C4<0>, C4<0>;
L_0000023435e7bc40 .functor NOT 1, L_0000023435d50d50, C4<0>, C4<0>, C4<0>;
L_0000023435e7bb60 .functor NOT 1, L_0000023435d50d50, C4<0>, C4<0>, C4<0>;
L_0000023435e97490 .functor BUFZ 32, v0000023435e01640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023435dfc500_0 .net "EX1_ALU_OPER1", 31 0, L_0000023435e16ea0;  1 drivers
v0000023435dfc0a0_0 .net "EX1_ALU_OPER2", 31 0, L_0000023435e7a350;  1 drivers
v0000023435dfb1a0_0 .net "EX1_PC", 31 0, v0000023435de2760_0;  1 drivers
v0000023435dfcb40_0 .net "EX1_PFC", 31 0, v0000023435de1ea0_0;  1 drivers
v0000023435dfb240_0 .net "EX1_PFC_to_IF", 31 0, L_0000023435e13790;  1 drivers
v0000023435dfc6e0_0 .net "EX1_forward_to_B", 31 0, v0000023435de1fe0_0;  1 drivers
v0000023435dfc780_0 .net "EX1_is_beq", 0 0, v0000023435de3020_0;  1 drivers
v0000023435dfc8c0_0 .net "EX1_is_bne", 0 0, v0000023435de2800_0;  1 drivers
v0000023435dff340_0 .net "EX1_is_jal", 0 0, v0000023435de28a0_0;  1 drivers
v0000023435dff5c0_0 .net "EX1_is_jr", 0 0, v0000023435de2080_0;  1 drivers
v0000023435dfef80_0 .net "EX1_is_oper2_immed", 0 0, v0000023435de2ee0_0;  1 drivers
v0000023435dfd900_0 .net "EX1_memread", 0 0, v0000023435de3ac0_0;  1 drivers
v0000023435dff7a0_0 .net "EX1_memwrite", 0 0, v0000023435de3480_0;  1 drivers
v0000023435dfeda0_0 .net "EX1_opcode", 11 0, v0000023435de2120_0;  1 drivers
v0000023435dfdd60_0 .net "EX1_predicted", 0 0, v0000023435de4060_0;  1 drivers
v0000023435dfe6c0_0 .net "EX1_rd_ind", 4 0, v0000023435de3fc0_0;  1 drivers
v0000023435dfe440_0 .net "EX1_rd_indzero", 0 0, v0000023435de29e0_0;  1 drivers
v0000023435dfee40_0 .net "EX1_regwrite", 0 0, v0000023435de30c0_0;  1 drivers
v0000023435dfd720_0 .net "EX1_rs1", 31 0, v0000023435de2300_0;  1 drivers
v0000023435dfd7c0_0 .net "EX1_rs1_ind", 4 0, v0000023435de3520_0;  1 drivers
v0000023435dff3e0_0 .net "EX1_rs2", 31 0, v0000023435de2940_0;  1 drivers
v0000023435dff0c0_0 .net "EX1_rs2_ind", 4 0, v0000023435de2bc0_0;  1 drivers
v0000023435dffa20_0 .net "EX1_rs2_out", 31 0, L_0000023435e7b770;  1 drivers
v0000023435dfe8a0_0 .net "EX2_ALU_OPER1", 31 0, v0000023435de4b00_0;  1 drivers
v0000023435dff660_0 .net "EX2_ALU_OPER2", 31 0, v0000023435de4560_0;  1 drivers
v0000023435dfd540_0 .net "EX2_ALU_OUT", 31 0, L_0000023435e12a70;  1 drivers
v0000023435dfe940_0 .net "EX2_PC", 31 0, v0000023435de4ba0_0;  1 drivers
v0000023435dfd860_0 .net "EX2_PFC_to_IF", 31 0, v0000023435de4600_0;  1 drivers
v0000023435dfe4e0_0 .net "EX2_forward_to_B", 31 0, v0000023435de4880_0;  1 drivers
v0000023435dfdae0_0 .net "EX2_is_beq", 0 0, v0000023435de4920_0;  1 drivers
v0000023435dfde00_0 .net "EX2_is_bne", 0 0, v0000023435de4f60_0;  1 drivers
v0000023435dfe120_0 .net "EX2_is_jal", 0 0, v0000023435de49c0_0;  1 drivers
v0000023435dfec60_0 .net "EX2_is_jr", 0 0, v0000023435de5780_0;  1 drivers
v0000023435dfd9a0_0 .net "EX2_is_oper2_immed", 0 0, v0000023435de4c40_0;  1 drivers
v0000023435dff020_0 .net "EX2_memread", 0 0, v0000023435de4ce0_0;  1 drivers
v0000023435dfda40_0 .net "EX2_memwrite", 0 0, v0000023435de5000_0;  1 drivers
v0000023435dfe080_0 .net "EX2_opcode", 11 0, v0000023435de4240_0;  1 drivers
v0000023435dfe9e0_0 .net "EX2_predicted", 0 0, v0000023435de5140_0;  1 drivers
v0000023435dfe1c0_0 .net "EX2_rd_ind", 4 0, v0000023435de46a0_0;  1 drivers
v0000023435dfe260_0 .net "EX2_rd_indzero", 0 0, v0000023435de4100_0;  1 drivers
v0000023435dfe580_0 .net "EX2_regwrite", 0 0, v0000023435de41a0_0;  1 drivers
v0000023435dfdf40_0 .net "EX2_rs1", 31 0, v0000023435de5460_0;  1 drivers
v0000023435dfdc20_0 .net "EX2_rs1_ind", 4 0, v0000023435de47e0_0;  1 drivers
v0000023435dfdcc0_0 .net "EX2_rs2_ind", 4 0, v0000023435de5500_0;  1 drivers
v0000023435dff840_0 .net "EX2_rs2_out", 31 0, v0000023435de4a60_0;  1 drivers
v0000023435dfd2c0_0 .net "ID_INST", 31 0, v0000023435de7770_0;  1 drivers
v0000023435dfe300_0 .net "ID_PC", 31 0, v0000023435de7810_0;  1 drivers
v0000023435dfe3a0_0 .net "ID_PFC_to_EX", 31 0, L_0000023435e0fb90;  1 drivers
v0000023435dff160_0 .net "ID_PFC_to_IF", 31 0, L_0000023435e101d0;  1 drivers
v0000023435dfdb80_0 .net "ID_forward_to_B", 31 0, L_0000023435e10ef0;  1 drivers
v0000023435dff700_0 .net "ID_is_beq", 0 0, L_0000023435e10b30;  1 drivers
v0000023435dff8e0_0 .net "ID_is_bne", 0 0, L_0000023435e10bd0;  1 drivers
v0000023435dff980_0 .net "ID_is_j", 0 0, L_0000023435e12cf0;  1 drivers
v0000023435dfeb20_0 .net "ID_is_jal", 0 0, L_0000023435e12f70;  1 drivers
v0000023435dfdea0_0 .net "ID_is_jr", 0 0, L_0000023435e10d10;  1 drivers
v0000023435dfdfe0_0 .net "ID_is_oper2_immed", 0 0, L_0000023435e165e0;  1 drivers
v0000023435dfd360_0 .net "ID_memread", 0 0, L_0000023435e13ab0;  1 drivers
v0000023435dfe620_0 .net "ID_memwrite", 0 0, L_0000023435e136f0;  1 drivers
v0000023435dfe800_0 .net "ID_opcode", 11 0, v0000023435e015a0_0;  1 drivers
v0000023435dfea80_0 .net "ID_predicted", 0 0, v0000023435de91b0_0;  1 drivers
v0000023435dfe760_0 .net "ID_rd_ind", 4 0, v0000023435e01fa0_0;  1 drivers
v0000023435dfebc0_0 .net "ID_regwrite", 0 0, L_0000023435e142d0;  1 drivers
v0000023435dfed00_0 .net "ID_rs1", 31 0, v0000023435dede90_0;  1 drivers
v0000023435dfd400_0 .net "ID_rs1_ind", 4 0, v0000023435dffca0_0;  1 drivers
v0000023435dfeee0_0 .net "ID_rs2", 31 0, v0000023435dee070_0;  1 drivers
v0000023435dff200_0 .net "ID_rs2_ind", 4 0, v0000023435e00ce0_0;  1 drivers
v0000023435dff2a0_0 .net "IF_INST", 31 0, L_0000023435e15fc0;  1 drivers
v0000023435dfd4a0_0 .net "IF_pc", 31 0, v0000023435e01640_0;  1 drivers
v0000023435dff480_0 .net "MEM_ALU_OUT", 31 0, v0000023435dd5680_0;  1 drivers
v0000023435dff520_0 .net "MEM_Data_mem_out", 31 0, v0000023435dfcd20_0;  1 drivers
v0000023435dfd5e0_0 .net "MEM_memread", 0 0, v0000023435dd5180_0;  1 drivers
v0000023435dfd680_0 .net "MEM_memwrite", 0 0, v0000023435dd5860_0;  1 drivers
v0000023435e0db10_0 .net "MEM_opcode", 11 0, v0000023435dd4320_0;  1 drivers
v0000023435e0da70_0 .net "MEM_rd_ind", 4 0, v0000023435dd4c80_0;  1 drivers
v0000023435e0eb50_0 .net "MEM_rd_indzero", 0 0, v0000023435dd4640_0;  1 drivers
v0000023435e0f370_0 .net "MEM_regwrite", 0 0, v0000023435dd54a0_0;  1 drivers
v0000023435e0eab0_0 .net "MEM_rs2", 31 0, v0000023435dd46e0_0;  1 drivers
v0000023435e0d4d0_0 .net "PC", 31 0, L_0000023435e97490;  alias, 1 drivers
v0000023435e0e6f0_0 .net "STALL_ID1_FLUSH", 0 0, v0000023435deabf0_0;  1 drivers
v0000023435e0e3d0_0 .net "STALL_ID2_FLUSH", 0 0, v0000023435deac90_0;  1 drivers
v0000023435e0d390_0 .net "STALL_IF_FLUSH", 0 0, v0000023435ded8f0_0;  1 drivers
v0000023435e0dc50_0 .net "WB_ALU_OUT", 31 0, v0000023435dfb4c0_0;  1 drivers
v0000023435e0d250_0 .net "WB_Data_mem_out", 31 0, v0000023435dfc460_0;  1 drivers
v0000023435e0d9d0_0 .net "WB_memread", 0 0, v0000023435dfb2e0_0;  1 drivers
v0000023435e0df70_0 .net "WB_rd_ind", 4 0, v0000023435dfbb00_0;  1 drivers
v0000023435e0efb0_0 .net "WB_rd_indzero", 0 0, v0000023435dfc000_0;  1 drivers
v0000023435e0d930_0 .net "WB_regwrite", 0 0, v0000023435dfb6a0_0;  1 drivers
v0000023435e0e470_0 .net "Wrong_prediction", 0 0, L_0000023435e7bd20;  1 drivers
v0000023435e0d570_0 .net *"_ivl_1", 0 0, L_0000023435d52170;  1 drivers
v0000023435e0dcf0_0 .net *"_ivl_13", 0 0, L_0000023435d50c70;  1 drivers
v0000023435e0e510_0 .net *"_ivl_14", 0 0, L_0000023435e0ed30;  1 drivers
v0000023435e0ebf0_0 .net *"_ivl_19", 0 0, L_0000023435d508f0;  1 drivers
v0000023435e0d070_0 .net *"_ivl_2", 0 0, L_0000023435e0d7f0;  1 drivers
v0000023435e0f5f0_0 .net *"_ivl_20", 0 0, L_0000023435e0ee70;  1 drivers
v0000023435e0e5b0_0 .net *"_ivl_25", 0 0, L_0000023435d515a0;  1 drivers
v0000023435e0e1f0_0 .net *"_ivl_26", 0 0, L_0000023435e0f050;  1 drivers
v0000023435e0dbb0_0 .net *"_ivl_31", 0 0, L_0000023435d51ae0;  1 drivers
v0000023435e0d110_0 .net *"_ivl_32", 0 0, L_0000023435e0f0f0;  1 drivers
v0000023435e0f550_0 .net *"_ivl_40", 31 0, L_0000023435e121b0;  1 drivers
L_0000023435e30c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023435e0f730_0 .net *"_ivl_43", 26 0, L_0000023435e30c58;  1 drivers
L_0000023435e30ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023435e0f410_0 .net/2u *"_ivl_44", 31 0, L_0000023435e30ca0;  1 drivers
v0000023435e0e010_0 .net *"_ivl_52", 31 0, L_0000023435e7e0d0;  1 drivers
L_0000023435e30d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023435e0ded0_0 .net *"_ivl_55", 26 0, L_0000023435e30d30;  1 drivers
L_0000023435e30d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023435e0e150_0 .net/2u *"_ivl_56", 31 0, L_0000023435e30d78;  1 drivers
v0000023435e0f190_0 .net *"_ivl_7", 0 0, L_0000023435d50ff0;  1 drivers
v0000023435e0f7d0_0 .net *"_ivl_8", 0 0, L_0000023435e0e970;  1 drivers
v0000023435e0d610_0 .net "alu_selA", 1 0, L_0000023435e0d890;  1 drivers
v0000023435e0f2d0_0 .net "alu_selB", 1 0, L_0000023435e10c70;  1 drivers
v0000023435e0e790_0 .net "clk", 0 0, L_0000023435d50d50;  1 drivers
v0000023435e0dd90_0 .var "cycles_consumed", 31 0;
v0000023435e0ef10_0 .net "exhaz", 0 0, L_0000023435d51370;  1 drivers
v0000023435e0ec90_0 .net "exhaz2", 0 0, L_0000023435d50b20;  1 drivers
v0000023435e0f230_0 .net "hlt", 0 0, v0000023435dfade0_0;  1 drivers
v0000023435e0e0b0_0 .net "idhaz", 0 0, L_0000023435d51760;  1 drivers
v0000023435e0ea10_0 .net "idhaz2", 0 0, L_0000023435d50ea0;  1 drivers
v0000023435e0d6b0_0 .net "if_id_write", 0 0, v0000023435dec950_0;  1 drivers
v0000023435e0d1b0_0 .net "input_clk", 0 0, v0000023435e0e290_0;  1 drivers
v0000023435e0de30_0 .net "is_branch_and_taken", 0 0, L_0000023435e163b0;  1 drivers
v0000023435e0e650_0 .net "memhaz", 0 0, L_0000023435d52410;  1 drivers
v0000023435e0e830_0 .net "memhaz2", 0 0, L_0000023435d51060;  1 drivers
v0000023435e0f690_0 .net "pc_src", 2 0, L_0000023435e10770;  1 drivers
v0000023435e0d2f0_0 .net "pc_write", 0 0, v0000023435decef0_0;  1 drivers
v0000023435e0e330_0 .net "rst", 0 0, v0000023435e0edd0_0;  1 drivers
v0000023435e0f4b0_0 .net "store_rs2_forward", 1 0, L_0000023435e11f30;  1 drivers
v0000023435e0e8d0_0 .net "wdata_to_reg_file", 31 0, L_0000023435e96e00;  1 drivers
E_0000023435d58cf0/0 .event negedge, v0000023435de9cf0_0;
E_0000023435d58cf0/1 .event posedge, v0000023435dd4be0_0;
E_0000023435d58cf0 .event/or E_0000023435d58cf0/0, E_0000023435d58cf0/1;
L_0000023435e0d7f0 .cmp/eq 5, v0000023435de46a0_0, v0000023435de3520_0;
L_0000023435e0e970 .cmp/eq 5, v0000023435dd4c80_0, v0000023435de3520_0;
L_0000023435e0ed30 .cmp/eq 5, v0000023435dfbb00_0, v0000023435de3520_0;
L_0000023435e0ee70 .cmp/eq 5, v0000023435de46a0_0, v0000023435de2bc0_0;
L_0000023435e0f050 .cmp/eq 5, v0000023435dd4c80_0, v0000023435de2bc0_0;
L_0000023435e0f0f0 .cmp/eq 5, v0000023435dfbb00_0, v0000023435de2bc0_0;
L_0000023435e121b0 .concat [ 5 27 0 0], v0000023435e01fa0_0, L_0000023435e30c58;
L_0000023435e13b50 .cmp/ne 32, L_0000023435e121b0, L_0000023435e30ca0;
L_0000023435e7e0d0 .concat [ 5 27 0 0], v0000023435de46a0_0, L_0000023435e30d30;
L_0000023435e7f930 .cmp/ne 32, L_0000023435e7e0d0, L_0000023435e30d78;
S_0000023435d8d030 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000023435d8cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000023435d518b0 .functor NOT 1, L_0000023435d51370, C4<0>, C4<0>, C4<0>;
L_0000023435d50e30 .functor AND 1, L_0000023435d52410, L_0000023435d518b0, C4<1>, C4<1>;
L_0000023435d516f0 .functor OR 1, L_0000023435d51760, L_0000023435d50e30, C4<0>, C4<0>;
L_0000023435d50880 .functor OR 1, L_0000023435d51760, L_0000023435d51370, C4<0>, C4<0>;
v0000023435d777d0_0 .net *"_ivl_12", 0 0, L_0000023435d50880;  1 drivers
v0000023435d77af0_0 .net *"_ivl_2", 0 0, L_0000023435d518b0;  1 drivers
v0000023435d770f0_0 .net *"_ivl_5", 0 0, L_0000023435d50e30;  1 drivers
v0000023435d76dd0_0 .net *"_ivl_7", 0 0, L_0000023435d516f0;  1 drivers
v0000023435d78590_0 .net "alu_selA", 1 0, L_0000023435e0d890;  alias, 1 drivers
v0000023435d77190_0 .net "exhaz", 0 0, L_0000023435d51370;  alias, 1 drivers
v0000023435d77cd0_0 .net "idhaz", 0 0, L_0000023435d51760;  alias, 1 drivers
v0000023435d76f10_0 .net "memhaz", 0 0, L_0000023435d52410;  alias, 1 drivers
L_0000023435e0d890 .concat8 [ 1 1 0 0], L_0000023435d516f0, L_0000023435d50880;
S_0000023435ae6030 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000023435d8cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000023435d50ce0 .functor NOT 1, L_0000023435d50b20, C4<0>, C4<0>, C4<0>;
L_0000023435d510d0 .functor AND 1, L_0000023435d51060, L_0000023435d50ce0, C4<1>, C4<1>;
L_0000023435d51bc0 .functor OR 1, L_0000023435d50ea0, L_0000023435d510d0, C4<0>, C4<0>;
L_0000023435d51c30 .functor NOT 1, v0000023435de2ee0_0, C4<0>, C4<0>, C4<0>;
L_0000023435d51140 .functor AND 1, L_0000023435d51bc0, L_0000023435d51c30, C4<1>, C4<1>;
L_0000023435d511b0 .functor OR 1, L_0000023435d50ea0, L_0000023435d50b20, C4<0>, C4<0>;
L_0000023435d513e0 .functor NOT 1, v0000023435de2ee0_0, C4<0>, C4<0>, C4<0>;
L_0000023435d52560 .functor AND 1, L_0000023435d511b0, L_0000023435d513e0, C4<1>, C4<1>;
v0000023435d775f0_0 .net "EX1_is_oper2_immed", 0 0, v0000023435de2ee0_0;  alias, 1 drivers
v0000023435d78130_0 .net *"_ivl_11", 0 0, L_0000023435d51140;  1 drivers
v0000023435d77d70_0 .net *"_ivl_16", 0 0, L_0000023435d511b0;  1 drivers
v0000023435d77e10_0 .net *"_ivl_17", 0 0, L_0000023435d513e0;  1 drivers
v0000023435d77eb0_0 .net *"_ivl_2", 0 0, L_0000023435d50ce0;  1 drivers
v0000023435d76a10_0 .net *"_ivl_20", 0 0, L_0000023435d52560;  1 drivers
v0000023435d77f50_0 .net *"_ivl_5", 0 0, L_0000023435d510d0;  1 drivers
v0000023435d77550_0 .net *"_ivl_7", 0 0, L_0000023435d51bc0;  1 drivers
v0000023435d78090_0 .net *"_ivl_8", 0 0, L_0000023435d51c30;  1 drivers
v0000023435d76c90_0 .net "alu_selB", 1 0, L_0000023435e10c70;  alias, 1 drivers
v0000023435d78630_0 .net "exhaz", 0 0, L_0000023435d50b20;  alias, 1 drivers
v0000023435d786d0_0 .net "idhaz", 0 0, L_0000023435d50ea0;  alias, 1 drivers
v0000023435d781d0_0 .net "memhaz", 0 0, L_0000023435d51060;  alias, 1 drivers
L_0000023435e10c70 .concat8 [ 1 1 0 0], L_0000023435d51140, L_0000023435d52560;
S_0000023435ae61c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000023435d8cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000023435d525d0 .functor NOT 1, L_0000023435d50b20, C4<0>, C4<0>, C4<0>;
L_0000023435d52790 .functor AND 1, L_0000023435d51060, L_0000023435d525d0, C4<1>, C4<1>;
L_0000023435d526b0 .functor OR 1, L_0000023435d50ea0, L_0000023435d52790, C4<0>, C4<0>;
L_0000023435d52720 .functor OR 1, L_0000023435d50ea0, L_0000023435d50b20, C4<0>, C4<0>;
v0000023435d76ab0_0 .net *"_ivl_12", 0 0, L_0000023435d52720;  1 drivers
v0000023435d76e70_0 .net *"_ivl_2", 0 0, L_0000023435d525d0;  1 drivers
v0000023435d76d30_0 .net *"_ivl_5", 0 0, L_0000023435d52790;  1 drivers
v0000023435d78270_0 .net *"_ivl_7", 0 0, L_0000023435d526b0;  1 drivers
v0000023435d78310_0 .net "exhaz", 0 0, L_0000023435d50b20;  alias, 1 drivers
v0000023435d76b50_0 .net "idhaz", 0 0, L_0000023435d50ea0;  alias, 1 drivers
v0000023435cf7c30_0 .net "memhaz", 0 0, L_0000023435d51060;  alias, 1 drivers
v0000023435cf60b0_0 .net "store_rs2_forward", 1 0, L_0000023435e11f30;  alias, 1 drivers
L_0000023435e11f30 .concat8 [ 1 1 0 0], L_0000023435d526b0, L_0000023435d52720;
S_0000023435c269c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000023435d8cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000023435cf7050_0 .net "EX_ALU_OUT", 31 0, L_0000023435e12a70;  alias, 1 drivers
v0000023435cf70f0_0 .net "EX_memread", 0 0, v0000023435de4ce0_0;  alias, 1 drivers
v0000023435cdf2e0_0 .net "EX_memwrite", 0 0, v0000023435de5000_0;  alias, 1 drivers
v0000023435cde3e0_0 .net "EX_opcode", 11 0, v0000023435de4240_0;  alias, 1 drivers
v0000023435dd5040_0 .net "EX_rd_ind", 4 0, v0000023435de46a0_0;  alias, 1 drivers
v0000023435dd59a0_0 .net "EX_rd_indzero", 0 0, L_0000023435e7f930;  1 drivers
v0000023435dd4dc0_0 .net "EX_regwrite", 0 0, v0000023435de41a0_0;  alias, 1 drivers
v0000023435dd4f00_0 .net "EX_rs2_out", 31 0, v0000023435de4a60_0;  alias, 1 drivers
v0000023435dd5680_0 .var "MEM_ALU_OUT", 31 0;
v0000023435dd5180_0 .var "MEM_memread", 0 0;
v0000023435dd5860_0 .var "MEM_memwrite", 0 0;
v0000023435dd4320_0 .var "MEM_opcode", 11 0;
v0000023435dd4c80_0 .var "MEM_rd_ind", 4 0;
v0000023435dd4640_0 .var "MEM_rd_indzero", 0 0;
v0000023435dd54a0_0 .var "MEM_regwrite", 0 0;
v0000023435dd46e0_0 .var "MEM_rs2", 31 0;
v0000023435dd5900_0 .net "clk", 0 0, L_0000023435e7bc40;  1 drivers
v0000023435dd4be0_0 .net "rst", 0 0, v0000023435e0edd0_0;  alias, 1 drivers
E_0000023435d59030 .event posedge, v0000023435dd4be0_0, v0000023435dd5900_0;
S_0000023435c26b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000023435d8cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000023435af1490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023435af14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023435af1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023435af1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023435af1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023435af15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023435af15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023435af1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023435af1650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023435af1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023435af16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023435af16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023435af1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023435af1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023435af17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023435af17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023435af1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023435af1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023435af1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023435af18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023435af18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023435af1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023435af1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023435af1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023435af19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000023435e7b540 .functor XOR 1, L_0000023435e7b4d0, v0000023435de5140_0, C4<0>, C4<0>;
L_0000023435e7bbd0 .functor NOT 1, L_0000023435e7b540, C4<0>, C4<0>, C4<0>;
L_0000023435e7bcb0 .functor OR 1, v0000023435e0edd0_0, L_0000023435e7bbd0, C4<0>, C4<0>;
L_0000023435e7bd20 .functor NOT 1, L_0000023435e7bcb0, C4<0>, C4<0>, C4<0>;
v0000023435dd7070_0 .net "ALU_OP", 3 0, v0000023435dd6cb0_0;  1 drivers
v0000023435dd83d0_0 .net "BranchDecision", 0 0, L_0000023435e7b4d0;  1 drivers
v0000023435dd9730_0 .net "CF", 0 0, v0000023435dd6530_0;  1 drivers
v0000023435dd8470_0 .net "EX_opcode", 11 0, v0000023435de4240_0;  alias, 1 drivers
v0000023435dd88d0_0 .net "Wrong_prediction", 0 0, L_0000023435e7bd20;  alias, 1 drivers
v0000023435dd92d0_0 .net "ZF", 0 0, L_0000023435e7a4a0;  1 drivers
L_0000023435e30ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023435dd97d0_0 .net/2u *"_ivl_0", 31 0, L_0000023435e30ce8;  1 drivers
v0000023435dd8790_0 .net *"_ivl_11", 0 0, L_0000023435e7bcb0;  1 drivers
v0000023435dd8bf0_0 .net *"_ivl_2", 31 0, L_0000023435e135b0;  1 drivers
v0000023435dd8510_0 .net *"_ivl_6", 0 0, L_0000023435e7b540;  1 drivers
v0000023435dd9550_0 .net *"_ivl_8", 0 0, L_0000023435e7bbd0;  1 drivers
v0000023435dd8830_0 .net "alu_out", 31 0, L_0000023435e12a70;  alias, 1 drivers
v0000023435dd95f0_0 .net "alu_outw", 31 0, v0000023435dd6a30_0;  1 drivers
v0000023435dd9870_0 .net "is_beq", 0 0, v0000023435de4920_0;  alias, 1 drivers
v0000023435dd8330_0 .net "is_bne", 0 0, v0000023435de4f60_0;  alias, 1 drivers
v0000023435dd9910_0 .net "is_jal", 0 0, v0000023435de49c0_0;  alias, 1 drivers
v0000023435dd8ab0_0 .net "oper1", 31 0, v0000023435de4b00_0;  alias, 1 drivers
v0000023435dd9690_0 .net "oper2", 31 0, v0000023435de4560_0;  alias, 1 drivers
v0000023435dd85b0_0 .net "pc", 31 0, v0000023435de4ba0_0;  alias, 1 drivers
v0000023435dd8970_0 .net "predicted", 0 0, v0000023435de5140_0;  alias, 1 drivers
v0000023435dd8650_0 .net "rst", 0 0, v0000023435e0edd0_0;  alias, 1 drivers
L_0000023435e135b0 .arith/sum 32, v0000023435de4ba0_0, L_0000023435e30ce8;
L_0000023435e12a70 .functor MUXZ 32, v0000023435dd6a30_0, L_0000023435e135b0, v0000023435de49c0_0, C4<>;
S_0000023435b09aa0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000023435c26b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000023435e7b3f0 .functor AND 1, v0000023435de4920_0, L_0000023435e79fd0, C4<1>, C4<1>;
L_0000023435e7af90 .functor NOT 1, L_0000023435e79fd0, C4<0>, C4<0>, C4<0>;
L_0000023435e7b000 .functor AND 1, v0000023435de4f60_0, L_0000023435e7af90, C4<1>, C4<1>;
L_0000023435e7b4d0 .functor OR 1, L_0000023435e7b3f0, L_0000023435e7b000, C4<0>, C4<0>;
v0000023435dd6ad0_0 .net "BranchDecision", 0 0, L_0000023435e7b4d0;  alias, 1 drivers
v0000023435dd81f0_0 .net *"_ivl_2", 0 0, L_0000023435e7af90;  1 drivers
v0000023435dd7cf0_0 .net "is_beq", 0 0, v0000023435de4920_0;  alias, 1 drivers
v0000023435dd6850_0 .net "is_beq_taken", 0 0, L_0000023435e7b3f0;  1 drivers
v0000023435dd7d90_0 .net "is_bne", 0 0, v0000023435de4f60_0;  alias, 1 drivers
v0000023435dd7ed0_0 .net "is_bne_taken", 0 0, L_0000023435e7b000;  1 drivers
v0000023435dd6210_0 .net "is_eq", 0 0, L_0000023435e79fd0;  1 drivers
v0000023435dd5c70_0 .net "oper1", 31 0, v0000023435de4b00_0;  alias, 1 drivers
v0000023435dd5d10_0 .net "oper2", 31 0, v0000023435de4560_0;  alias, 1 drivers
S_0000023435b09c30 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000023435b09aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000023435e7a510 .functor XOR 1, L_0000023435e14af0, L_0000023435e14b90, C4<0>, C4<0>;
L_0000023435e7b5b0 .functor XOR 1, L_0000023435e14a50, L_0000023435e14c30, C4<0>, C4<0>;
L_0000023435e7a200 .functor XOR 1, L_0000023435e14cd0, L_0000023435e14d70, C4<0>, C4<0>;
L_0000023435e7b850 .functor XOR 1, L_0000023435e14e10, L_0000023435e14eb0, C4<0>, C4<0>;
L_0000023435e7a890 .functor XOR 1, L_0000023435e14f50, L_0000023435e14870, C4<0>, C4<0>;
L_0000023435e7a5f0 .functor XOR 1, L_0000023435e14910, L_0000023435e149b0, C4<0>, C4<0>;
L_0000023435e7a820 .functor XOR 1, L_0000023435e855b0, L_0000023435e849d0, C4<0>, C4<0>;
L_0000023435e7a9e0 .functor XOR 1, L_0000023435e85650, L_0000023435e84750, C4<0>, C4<0>;
L_0000023435e7a580 .functor XOR 1, L_0000023435e850b0, L_0000023435e83710, C4<0>, C4<0>;
L_0000023435e7ae40 .functor XOR 1, L_0000023435e838f0, L_0000023435e83b70, C4<0>, C4<0>;
L_0000023435e7a900 .functor XOR 1, L_0000023435e85510, L_0000023435e833f0, C4<0>, C4<0>;
L_0000023435e7acf0 .functor XOR 1, L_0000023435e83a30, L_0000023435e853d0, C4<0>, C4<0>;
L_0000023435e7a970 .functor XOR 1, L_0000023435e84a70, L_0000023435e83490, C4<0>, C4<0>;
L_0000023435e7b070 .functor XOR 1, L_0000023435e84f70, L_0000023435e830d0, C4<0>, C4<0>;
L_0000023435e7aac0 .functor XOR 1, L_0000023435e83850, L_0000023435e83530, C4<0>, C4<0>;
L_0000023435e7a0b0 .functor XOR 1, L_0000023435e84430, L_0000023435e856f0, C4<0>, C4<0>;
L_0000023435e7aeb0 .functor XOR 1, L_0000023435e85010, L_0000023435e84ed0, C4<0>, C4<0>;
L_0000023435e7a190 .functor XOR 1, L_0000023435e83170, L_0000023435e84890, C4<0>, C4<0>;
L_0000023435e7ab30 .functor XOR 1, L_0000023435e85150, L_0000023435e82f90, C4<0>, C4<0>;
L_0000023435e7a2e0 .functor XOR 1, L_0000023435e83990, L_0000023435e84e30, C4<0>, C4<0>;
L_0000023435e7b310 .functor XOR 1, L_0000023435e83030, L_0000023435e83ad0, C4<0>, C4<0>;
L_0000023435e7b620 .functor XOR 1, L_0000023435e835d0, L_0000023435e83210, C4<0>, C4<0>;
L_0000023435e7aba0 .functor XOR 1, L_0000023435e847f0, L_0000023435e84930, C4<0>, C4<0>;
L_0000023435e7b7e0 .functor XOR 1, L_0000023435e832b0, L_0000023435e83c10, C4<0>, C4<0>;
L_0000023435e7ac80 .functor XOR 1, L_0000023435e85290, L_0000023435e83670, C4<0>, C4<0>;
L_0000023435e7ba10 .functor XOR 1, L_0000023435e83cb0, L_0000023435e84390, C4<0>, C4<0>;
L_0000023435e7b380 .functor XOR 1, L_0000023435e83350, L_0000023435e837b0, C4<0>, C4<0>;
L_0000023435e7b460 .functor XOR 1, L_0000023435e83d50, L_0000023435e84570, C4<0>, C4<0>;
L_0000023435e7ba80 .functor XOR 1, L_0000023435e83f30, L_0000023435e83df0, C4<0>, C4<0>;
L_0000023435e7ad60 .functor XOR 1, L_0000023435e83e90, L_0000023435e84b10, C4<0>, C4<0>;
L_0000023435e7add0 .functor XOR 1, L_0000023435e844d0, L_0000023435e84610, C4<0>, C4<0>;
L_0000023435e7af20 .functor XOR 1, L_0000023435e85330, L_0000023435e83fd0, C4<0>, C4<0>;
L_0000023435e79fd0/0/0 .functor OR 1, L_0000023435e84070, L_0000023435e84110, L_0000023435e846b0, L_0000023435e841b0;
L_0000023435e79fd0/0/4 .functor OR 1, L_0000023435e842f0, L_0000023435e84250, L_0000023435e84bb0, L_0000023435e84c50;
L_0000023435e79fd0/0/8 .functor OR 1, L_0000023435e84cf0, L_0000023435e84d90, L_0000023435e851f0, L_0000023435e85e70;
L_0000023435e79fd0/0/12 .functor OR 1, L_0000023435e85ab0, L_0000023435e85d30, L_0000023435e85dd0, L_0000023435e85b50;
L_0000023435e79fd0/0/16 .functor OR 1, L_0000023435e85970, L_0000023435e85a10, L_0000023435e85790, L_0000023435e858d0;
L_0000023435e79fd0/0/20 .functor OR 1, L_0000023435e85bf0, L_0000023435e85c90, L_0000023435e85830, L_0000023435e7e670;
L_0000023435e79fd0/0/24 .functor OR 1, L_0000023435e7f750, L_0000023435e80330, L_0000023435e803d0, L_0000023435e7f7f0;
L_0000023435e79fd0/0/28 .functor OR 1, L_0000023435e7e710, L_0000023435e7fe30, L_0000023435e7f1b0, L_0000023435e7f570;
L_0000023435e79fd0/1/0 .functor OR 1, L_0000023435e79fd0/0/0, L_0000023435e79fd0/0/4, L_0000023435e79fd0/0/8, L_0000023435e79fd0/0/12;
L_0000023435e79fd0/1/4 .functor OR 1, L_0000023435e79fd0/0/16, L_0000023435e79fd0/0/20, L_0000023435e79fd0/0/24, L_0000023435e79fd0/0/28;
L_0000023435e79fd0 .functor NOR 1, L_0000023435e79fd0/1/0, L_0000023435e79fd0/1/4, C4<0>, C4<0>;
v0000023435dd5220_0 .net *"_ivl_0", 0 0, L_0000023435e7a510;  1 drivers
v0000023435dd4e60_0 .net *"_ivl_101", 0 0, L_0000023435e84ed0;  1 drivers
v0000023435dd50e0_0 .net *"_ivl_102", 0 0, L_0000023435e7a190;  1 drivers
v0000023435dd4460_0 .net *"_ivl_105", 0 0, L_0000023435e83170;  1 drivers
v0000023435dd4780_0 .net *"_ivl_107", 0 0, L_0000023435e84890;  1 drivers
v0000023435dd52c0_0 .net *"_ivl_108", 0 0, L_0000023435e7ab30;  1 drivers
v0000023435dd5360_0 .net *"_ivl_11", 0 0, L_0000023435e14c30;  1 drivers
v0000023435dd5400_0 .net *"_ivl_111", 0 0, L_0000023435e85150;  1 drivers
v0000023435dd5540_0 .net *"_ivl_113", 0 0, L_0000023435e82f90;  1 drivers
v0000023435dd55e0_0 .net *"_ivl_114", 0 0, L_0000023435e7a2e0;  1 drivers
v0000023435dd4820_0 .net *"_ivl_117", 0 0, L_0000023435e83990;  1 drivers
v0000023435dd43c0_0 .net *"_ivl_119", 0 0, L_0000023435e84e30;  1 drivers
v0000023435dd5720_0 .net *"_ivl_12", 0 0, L_0000023435e7a200;  1 drivers
v0000023435dd48c0_0 .net *"_ivl_120", 0 0, L_0000023435e7b310;  1 drivers
v0000023435dd4960_0 .net *"_ivl_123", 0 0, L_0000023435e83030;  1 drivers
v0000023435dd57c0_0 .net *"_ivl_125", 0 0, L_0000023435e83ad0;  1 drivers
v0000023435dd4500_0 .net *"_ivl_126", 0 0, L_0000023435e7b620;  1 drivers
v0000023435dd45a0_0 .net *"_ivl_129", 0 0, L_0000023435e835d0;  1 drivers
v0000023435dd4a00_0 .net *"_ivl_131", 0 0, L_0000023435e83210;  1 drivers
v0000023435dd4aa0_0 .net *"_ivl_132", 0 0, L_0000023435e7aba0;  1 drivers
v0000023435dd4b40_0 .net *"_ivl_135", 0 0, L_0000023435e847f0;  1 drivers
v0000023435dd4d20_0 .net *"_ivl_137", 0 0, L_0000023435e84930;  1 drivers
v0000023435dd2160_0 .net *"_ivl_138", 0 0, L_0000023435e7b7e0;  1 drivers
v0000023435dd4140_0 .net *"_ivl_141", 0 0, L_0000023435e832b0;  1 drivers
v0000023435dd3420_0 .net *"_ivl_143", 0 0, L_0000023435e83c10;  1 drivers
v0000023435dd2840_0 .net *"_ivl_144", 0 0, L_0000023435e7ac80;  1 drivers
v0000023435dd34c0_0 .net *"_ivl_147", 0 0, L_0000023435e85290;  1 drivers
v0000023435dd2f20_0 .net *"_ivl_149", 0 0, L_0000023435e83670;  1 drivers
v0000023435dd3ce0_0 .net *"_ivl_15", 0 0, L_0000023435e14cd0;  1 drivers
v0000023435dd2520_0 .net *"_ivl_150", 0 0, L_0000023435e7ba10;  1 drivers
v0000023435dd3240_0 .net *"_ivl_153", 0 0, L_0000023435e83cb0;  1 drivers
v0000023435dd3560_0 .net *"_ivl_155", 0 0, L_0000023435e84390;  1 drivers
v0000023435dd2a20_0 .net *"_ivl_156", 0 0, L_0000023435e7b380;  1 drivers
v0000023435dd2e80_0 .net *"_ivl_159", 0 0, L_0000023435e83350;  1 drivers
v0000023435dd41e0_0 .net *"_ivl_161", 0 0, L_0000023435e837b0;  1 drivers
v0000023435dd1c60_0 .net *"_ivl_162", 0 0, L_0000023435e7b460;  1 drivers
v0000023435dd3b00_0 .net *"_ivl_165", 0 0, L_0000023435e83d50;  1 drivers
v0000023435dd3380_0 .net *"_ivl_167", 0 0, L_0000023435e84570;  1 drivers
v0000023435dd1bc0_0 .net *"_ivl_168", 0 0, L_0000023435e7ba80;  1 drivers
v0000023435dd2700_0 .net *"_ivl_17", 0 0, L_0000023435e14d70;  1 drivers
v0000023435dd4000_0 .net *"_ivl_171", 0 0, L_0000023435e83f30;  1 drivers
v0000023435dd1b20_0 .net *"_ivl_173", 0 0, L_0000023435e83df0;  1 drivers
v0000023435dd1da0_0 .net *"_ivl_174", 0 0, L_0000023435e7ad60;  1 drivers
v0000023435dd2ca0_0 .net *"_ivl_177", 0 0, L_0000023435e83e90;  1 drivers
v0000023435dd3600_0 .net *"_ivl_179", 0 0, L_0000023435e84b10;  1 drivers
v0000023435dd40a0_0 .net *"_ivl_18", 0 0, L_0000023435e7b850;  1 drivers
v0000023435dd4280_0 .net *"_ivl_180", 0 0, L_0000023435e7add0;  1 drivers
v0000023435dd3ec0_0 .net *"_ivl_183", 0 0, L_0000023435e844d0;  1 drivers
v0000023435dd2ac0_0 .net *"_ivl_185", 0 0, L_0000023435e84610;  1 drivers
v0000023435dd2980_0 .net *"_ivl_186", 0 0, L_0000023435e7af20;  1 drivers
v0000023435dd2c00_0 .net *"_ivl_190", 0 0, L_0000023435e85330;  1 drivers
v0000023435dd3c40_0 .net *"_ivl_192", 0 0, L_0000023435e83fd0;  1 drivers
v0000023435dd2d40_0 .net *"_ivl_194", 0 0, L_0000023435e84070;  1 drivers
v0000023435dd3d80_0 .net *"_ivl_196", 0 0, L_0000023435e84110;  1 drivers
v0000023435dd25c0_0 .net *"_ivl_198", 0 0, L_0000023435e846b0;  1 drivers
v0000023435dd31a0_0 .net *"_ivl_200", 0 0, L_0000023435e841b0;  1 drivers
v0000023435dd2660_0 .net *"_ivl_202", 0 0, L_0000023435e842f0;  1 drivers
v0000023435dd3880_0 .net *"_ivl_204", 0 0, L_0000023435e84250;  1 drivers
v0000023435dd32e0_0 .net *"_ivl_206", 0 0, L_0000023435e84bb0;  1 drivers
v0000023435dd3ba0_0 .net *"_ivl_208", 0 0, L_0000023435e84c50;  1 drivers
v0000023435dd2fc0_0 .net *"_ivl_21", 0 0, L_0000023435e14e10;  1 drivers
v0000023435dd3e20_0 .net *"_ivl_210", 0 0, L_0000023435e84cf0;  1 drivers
v0000023435dd3f60_0 .net *"_ivl_212", 0 0, L_0000023435e84d90;  1 drivers
v0000023435dd2340_0 .net *"_ivl_214", 0 0, L_0000023435e851f0;  1 drivers
v0000023435dd36a0_0 .net *"_ivl_216", 0 0, L_0000023435e85e70;  1 drivers
v0000023435dd1e40_0 .net *"_ivl_218", 0 0, L_0000023435e85ab0;  1 drivers
v0000023435dd1d00_0 .net *"_ivl_220", 0 0, L_0000023435e85d30;  1 drivers
v0000023435dd2480_0 .net *"_ivl_222", 0 0, L_0000023435e85dd0;  1 drivers
v0000023435dd1ee0_0 .net *"_ivl_224", 0 0, L_0000023435e85b50;  1 drivers
v0000023435dd1f80_0 .net *"_ivl_226", 0 0, L_0000023435e85970;  1 drivers
v0000023435dd39c0_0 .net *"_ivl_228", 0 0, L_0000023435e85a10;  1 drivers
v0000023435dd27a0_0 .net *"_ivl_23", 0 0, L_0000023435e14eb0;  1 drivers
v0000023435dd3740_0 .net *"_ivl_230", 0 0, L_0000023435e85790;  1 drivers
v0000023435dd22a0_0 .net *"_ivl_232", 0 0, L_0000023435e858d0;  1 drivers
v0000023435dd3060_0 .net *"_ivl_234", 0 0, L_0000023435e85bf0;  1 drivers
v0000023435dd28e0_0 .net *"_ivl_236", 0 0, L_0000023435e85c90;  1 drivers
v0000023435dd2020_0 .net *"_ivl_238", 0 0, L_0000023435e85830;  1 drivers
v0000023435dd20c0_0 .net *"_ivl_24", 0 0, L_0000023435e7a890;  1 drivers
v0000023435dd2200_0 .net *"_ivl_240", 0 0, L_0000023435e7e670;  1 drivers
v0000023435dd23e0_0 .net *"_ivl_242", 0 0, L_0000023435e7f750;  1 drivers
v0000023435dd37e0_0 .net *"_ivl_244", 0 0, L_0000023435e80330;  1 drivers
v0000023435dd2b60_0 .net *"_ivl_246", 0 0, L_0000023435e803d0;  1 drivers
v0000023435dd3920_0 .net *"_ivl_248", 0 0, L_0000023435e7f7f0;  1 drivers
v0000023435dd2de0_0 .net *"_ivl_250", 0 0, L_0000023435e7e710;  1 drivers
v0000023435dd3100_0 .net *"_ivl_252", 0 0, L_0000023435e7fe30;  1 drivers
v0000023435dd3a60_0 .net *"_ivl_254", 0 0, L_0000023435e7f1b0;  1 drivers
v0000023435cf6330_0 .net *"_ivl_256", 0 0, L_0000023435e7f570;  1 drivers
v0000023435dd7570_0 .net *"_ivl_27", 0 0, L_0000023435e14f50;  1 drivers
v0000023435dd74d0_0 .net *"_ivl_29", 0 0, L_0000023435e14870;  1 drivers
v0000023435dd5b30_0 .net *"_ivl_3", 0 0, L_0000023435e14af0;  1 drivers
v0000023435dd6f30_0 .net *"_ivl_30", 0 0, L_0000023435e7a5f0;  1 drivers
v0000023435dd5db0_0 .net *"_ivl_33", 0 0, L_0000023435e14910;  1 drivers
v0000023435dd60d0_0 .net *"_ivl_35", 0 0, L_0000023435e149b0;  1 drivers
v0000023435dd63f0_0 .net *"_ivl_36", 0 0, L_0000023435e7a820;  1 drivers
v0000023435dd7250_0 .net *"_ivl_39", 0 0, L_0000023435e855b0;  1 drivers
v0000023435dd7390_0 .net *"_ivl_41", 0 0, L_0000023435e849d0;  1 drivers
v0000023435dd8290_0 .net *"_ivl_42", 0 0, L_0000023435e7a9e0;  1 drivers
v0000023435dd8010_0 .net *"_ivl_45", 0 0, L_0000023435e85650;  1 drivers
v0000023435dd71b0_0 .net *"_ivl_47", 0 0, L_0000023435e84750;  1 drivers
v0000023435dd6670_0 .net *"_ivl_48", 0 0, L_0000023435e7a580;  1 drivers
v0000023435dd7bb0_0 .net *"_ivl_5", 0 0, L_0000023435e14b90;  1 drivers
v0000023435dd7e30_0 .net *"_ivl_51", 0 0, L_0000023435e850b0;  1 drivers
v0000023435dd6b70_0 .net *"_ivl_53", 0 0, L_0000023435e83710;  1 drivers
v0000023435dd8150_0 .net *"_ivl_54", 0 0, L_0000023435e7ae40;  1 drivers
v0000023435dd6350_0 .net *"_ivl_57", 0 0, L_0000023435e838f0;  1 drivers
v0000023435dd7c50_0 .net *"_ivl_59", 0 0, L_0000023435e83b70;  1 drivers
v0000023435dd7b10_0 .net *"_ivl_6", 0 0, L_0000023435e7b5b0;  1 drivers
v0000023435dd62b0_0 .net *"_ivl_60", 0 0, L_0000023435e7a900;  1 drivers
v0000023435dd5e50_0 .net *"_ivl_63", 0 0, L_0000023435e85510;  1 drivers
v0000023435dd7430_0 .net *"_ivl_65", 0 0, L_0000023435e833f0;  1 drivers
v0000023435dd7930_0 .net *"_ivl_66", 0 0, L_0000023435e7acf0;  1 drivers
v0000023435dd5bd0_0 .net *"_ivl_69", 0 0, L_0000023435e83a30;  1 drivers
v0000023435dd7610_0 .net *"_ivl_71", 0 0, L_0000023435e853d0;  1 drivers
v0000023435dd6710_0 .net *"_ivl_72", 0 0, L_0000023435e7a970;  1 drivers
v0000023435dd76b0_0 .net *"_ivl_75", 0 0, L_0000023435e84a70;  1 drivers
v0000023435dd7890_0 .net *"_ivl_77", 0 0, L_0000023435e83490;  1 drivers
v0000023435dd6df0_0 .net *"_ivl_78", 0 0, L_0000023435e7b070;  1 drivers
v0000023435dd6990_0 .net *"_ivl_81", 0 0, L_0000023435e84f70;  1 drivers
v0000023435dd80b0_0 .net *"_ivl_83", 0 0, L_0000023435e830d0;  1 drivers
v0000023435dd79d0_0 .net *"_ivl_84", 0 0, L_0000023435e7aac0;  1 drivers
v0000023435dd6fd0_0 .net *"_ivl_87", 0 0, L_0000023435e83850;  1 drivers
v0000023435dd72f0_0 .net *"_ivl_89", 0 0, L_0000023435e83530;  1 drivers
v0000023435dd7750_0 .net *"_ivl_9", 0 0, L_0000023435e14a50;  1 drivers
v0000023435dd6e90_0 .net *"_ivl_90", 0 0, L_0000023435e7a0b0;  1 drivers
v0000023435dd7110_0 .net *"_ivl_93", 0 0, L_0000023435e84430;  1 drivers
v0000023435dd5ef0_0 .net *"_ivl_95", 0 0, L_0000023435e856f0;  1 drivers
v0000023435dd77f0_0 .net *"_ivl_96", 0 0, L_0000023435e7aeb0;  1 drivers
v0000023435dd67b0_0 .net *"_ivl_99", 0 0, L_0000023435e85010;  1 drivers
v0000023435dd7f70_0 .net "a", 31 0, v0000023435de4b00_0;  alias, 1 drivers
v0000023435dd6c10_0 .net "b", 31 0, v0000023435de4560_0;  alias, 1 drivers
v0000023435dd7a70_0 .net "out", 0 0, L_0000023435e79fd0;  alias, 1 drivers
v0000023435dd6170_0 .net "temp", 31 0, L_0000023435e85470;  1 drivers
L_0000023435e14af0 .part v0000023435de4b00_0, 0, 1;
L_0000023435e14b90 .part v0000023435de4560_0, 0, 1;
L_0000023435e14a50 .part v0000023435de4b00_0, 1, 1;
L_0000023435e14c30 .part v0000023435de4560_0, 1, 1;
L_0000023435e14cd0 .part v0000023435de4b00_0, 2, 1;
L_0000023435e14d70 .part v0000023435de4560_0, 2, 1;
L_0000023435e14e10 .part v0000023435de4b00_0, 3, 1;
L_0000023435e14eb0 .part v0000023435de4560_0, 3, 1;
L_0000023435e14f50 .part v0000023435de4b00_0, 4, 1;
L_0000023435e14870 .part v0000023435de4560_0, 4, 1;
L_0000023435e14910 .part v0000023435de4b00_0, 5, 1;
L_0000023435e149b0 .part v0000023435de4560_0, 5, 1;
L_0000023435e855b0 .part v0000023435de4b00_0, 6, 1;
L_0000023435e849d0 .part v0000023435de4560_0, 6, 1;
L_0000023435e85650 .part v0000023435de4b00_0, 7, 1;
L_0000023435e84750 .part v0000023435de4560_0, 7, 1;
L_0000023435e850b0 .part v0000023435de4b00_0, 8, 1;
L_0000023435e83710 .part v0000023435de4560_0, 8, 1;
L_0000023435e838f0 .part v0000023435de4b00_0, 9, 1;
L_0000023435e83b70 .part v0000023435de4560_0, 9, 1;
L_0000023435e85510 .part v0000023435de4b00_0, 10, 1;
L_0000023435e833f0 .part v0000023435de4560_0, 10, 1;
L_0000023435e83a30 .part v0000023435de4b00_0, 11, 1;
L_0000023435e853d0 .part v0000023435de4560_0, 11, 1;
L_0000023435e84a70 .part v0000023435de4b00_0, 12, 1;
L_0000023435e83490 .part v0000023435de4560_0, 12, 1;
L_0000023435e84f70 .part v0000023435de4b00_0, 13, 1;
L_0000023435e830d0 .part v0000023435de4560_0, 13, 1;
L_0000023435e83850 .part v0000023435de4b00_0, 14, 1;
L_0000023435e83530 .part v0000023435de4560_0, 14, 1;
L_0000023435e84430 .part v0000023435de4b00_0, 15, 1;
L_0000023435e856f0 .part v0000023435de4560_0, 15, 1;
L_0000023435e85010 .part v0000023435de4b00_0, 16, 1;
L_0000023435e84ed0 .part v0000023435de4560_0, 16, 1;
L_0000023435e83170 .part v0000023435de4b00_0, 17, 1;
L_0000023435e84890 .part v0000023435de4560_0, 17, 1;
L_0000023435e85150 .part v0000023435de4b00_0, 18, 1;
L_0000023435e82f90 .part v0000023435de4560_0, 18, 1;
L_0000023435e83990 .part v0000023435de4b00_0, 19, 1;
L_0000023435e84e30 .part v0000023435de4560_0, 19, 1;
L_0000023435e83030 .part v0000023435de4b00_0, 20, 1;
L_0000023435e83ad0 .part v0000023435de4560_0, 20, 1;
L_0000023435e835d0 .part v0000023435de4b00_0, 21, 1;
L_0000023435e83210 .part v0000023435de4560_0, 21, 1;
L_0000023435e847f0 .part v0000023435de4b00_0, 22, 1;
L_0000023435e84930 .part v0000023435de4560_0, 22, 1;
L_0000023435e832b0 .part v0000023435de4b00_0, 23, 1;
L_0000023435e83c10 .part v0000023435de4560_0, 23, 1;
L_0000023435e85290 .part v0000023435de4b00_0, 24, 1;
L_0000023435e83670 .part v0000023435de4560_0, 24, 1;
L_0000023435e83cb0 .part v0000023435de4b00_0, 25, 1;
L_0000023435e84390 .part v0000023435de4560_0, 25, 1;
L_0000023435e83350 .part v0000023435de4b00_0, 26, 1;
L_0000023435e837b0 .part v0000023435de4560_0, 26, 1;
L_0000023435e83d50 .part v0000023435de4b00_0, 27, 1;
L_0000023435e84570 .part v0000023435de4560_0, 27, 1;
L_0000023435e83f30 .part v0000023435de4b00_0, 28, 1;
L_0000023435e83df0 .part v0000023435de4560_0, 28, 1;
L_0000023435e83e90 .part v0000023435de4b00_0, 29, 1;
L_0000023435e84b10 .part v0000023435de4560_0, 29, 1;
L_0000023435e844d0 .part v0000023435de4b00_0, 30, 1;
L_0000023435e84610 .part v0000023435de4560_0, 30, 1;
LS_0000023435e85470_0_0 .concat8 [ 1 1 1 1], L_0000023435e7a510, L_0000023435e7b5b0, L_0000023435e7a200, L_0000023435e7b850;
LS_0000023435e85470_0_4 .concat8 [ 1 1 1 1], L_0000023435e7a890, L_0000023435e7a5f0, L_0000023435e7a820, L_0000023435e7a9e0;
LS_0000023435e85470_0_8 .concat8 [ 1 1 1 1], L_0000023435e7a580, L_0000023435e7ae40, L_0000023435e7a900, L_0000023435e7acf0;
LS_0000023435e85470_0_12 .concat8 [ 1 1 1 1], L_0000023435e7a970, L_0000023435e7b070, L_0000023435e7aac0, L_0000023435e7a0b0;
LS_0000023435e85470_0_16 .concat8 [ 1 1 1 1], L_0000023435e7aeb0, L_0000023435e7a190, L_0000023435e7ab30, L_0000023435e7a2e0;
LS_0000023435e85470_0_20 .concat8 [ 1 1 1 1], L_0000023435e7b310, L_0000023435e7b620, L_0000023435e7aba0, L_0000023435e7b7e0;
LS_0000023435e85470_0_24 .concat8 [ 1 1 1 1], L_0000023435e7ac80, L_0000023435e7ba10, L_0000023435e7b380, L_0000023435e7b460;
LS_0000023435e85470_0_28 .concat8 [ 1 1 1 1], L_0000023435e7ba80, L_0000023435e7ad60, L_0000023435e7add0, L_0000023435e7af20;
LS_0000023435e85470_1_0 .concat8 [ 4 4 4 4], LS_0000023435e85470_0_0, LS_0000023435e85470_0_4, LS_0000023435e85470_0_8, LS_0000023435e85470_0_12;
LS_0000023435e85470_1_4 .concat8 [ 4 4 4 4], LS_0000023435e85470_0_16, LS_0000023435e85470_0_20, LS_0000023435e85470_0_24, LS_0000023435e85470_0_28;
L_0000023435e85470 .concat8 [ 16 16 0 0], LS_0000023435e85470_1_0, LS_0000023435e85470_1_4;
L_0000023435e85330 .part v0000023435de4b00_0, 31, 1;
L_0000023435e83fd0 .part v0000023435de4560_0, 31, 1;
L_0000023435e84070 .part L_0000023435e85470, 0, 1;
L_0000023435e84110 .part L_0000023435e85470, 1, 1;
L_0000023435e846b0 .part L_0000023435e85470, 2, 1;
L_0000023435e841b0 .part L_0000023435e85470, 3, 1;
L_0000023435e842f0 .part L_0000023435e85470, 4, 1;
L_0000023435e84250 .part L_0000023435e85470, 5, 1;
L_0000023435e84bb0 .part L_0000023435e85470, 6, 1;
L_0000023435e84c50 .part L_0000023435e85470, 7, 1;
L_0000023435e84cf0 .part L_0000023435e85470, 8, 1;
L_0000023435e84d90 .part L_0000023435e85470, 9, 1;
L_0000023435e851f0 .part L_0000023435e85470, 10, 1;
L_0000023435e85e70 .part L_0000023435e85470, 11, 1;
L_0000023435e85ab0 .part L_0000023435e85470, 12, 1;
L_0000023435e85d30 .part L_0000023435e85470, 13, 1;
L_0000023435e85dd0 .part L_0000023435e85470, 14, 1;
L_0000023435e85b50 .part L_0000023435e85470, 15, 1;
L_0000023435e85970 .part L_0000023435e85470, 16, 1;
L_0000023435e85a10 .part L_0000023435e85470, 17, 1;
L_0000023435e85790 .part L_0000023435e85470, 18, 1;
L_0000023435e858d0 .part L_0000023435e85470, 19, 1;
L_0000023435e85bf0 .part L_0000023435e85470, 20, 1;
L_0000023435e85c90 .part L_0000023435e85470, 21, 1;
L_0000023435e85830 .part L_0000023435e85470, 22, 1;
L_0000023435e7e670 .part L_0000023435e85470, 23, 1;
L_0000023435e7f750 .part L_0000023435e85470, 24, 1;
L_0000023435e80330 .part L_0000023435e85470, 25, 1;
L_0000023435e803d0 .part L_0000023435e85470, 26, 1;
L_0000023435e7f7f0 .part L_0000023435e85470, 27, 1;
L_0000023435e7e710 .part L_0000023435e85470, 28, 1;
L_0000023435e7fe30 .part L_0000023435e85470, 29, 1;
L_0000023435e7f1b0 .part L_0000023435e85470, 30, 1;
L_0000023435e7f570 .part L_0000023435e85470, 31, 1;
S_0000023435b4d8a0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000023435c26b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000023435d58a70 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000023435e7a4a0 .functor NOT 1, L_0000023435e129d0, C4<0>, C4<0>, C4<0>;
v0000023435dd5f90_0 .net "A", 31 0, v0000023435de4b00_0;  alias, 1 drivers
v0000023435dd6490_0 .net "ALUOP", 3 0, v0000023435dd6cb0_0;  alias, 1 drivers
v0000023435dd6030_0 .net "B", 31 0, v0000023435de4560_0;  alias, 1 drivers
v0000023435dd6530_0 .var "CF", 0 0;
v0000023435dd65d0_0 .net "ZF", 0 0, L_0000023435e7a4a0;  alias, 1 drivers
v0000023435dd68f0_0 .net *"_ivl_1", 0 0, L_0000023435e129d0;  1 drivers
v0000023435dd6a30_0 .var "res", 31 0;
E_0000023435d593f0 .event anyedge, v0000023435dd6490_0, v0000023435dd7f70_0, v0000023435dd6c10_0, v0000023435dd6530_0;
L_0000023435e129d0 .reduce/or v0000023435dd6a30_0;
S_0000023435b4da30 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000023435c26b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000023435dda2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023435dda328 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023435dda360 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023435dda398 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023435dda3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023435dda408 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023435dda440 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023435dda478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023435dda4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023435dda4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023435dda520 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023435dda558 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023435dda590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023435dda5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023435dda600 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023435dda638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023435dda670 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023435dda6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023435dda6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023435dda718 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023435dda750 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023435dda788 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023435dda7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023435dda7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023435dda830 .param/l "xori" 0 9 12, C4<001110000000>;
v0000023435dd6cb0_0 .var "ALU_OP", 3 0;
v0000023435dd6d50_0 .net "opcode", 11 0, v0000023435de4240_0;  alias, 1 drivers
E_0000023435d58e70 .event anyedge, v0000023435cde3e0_0;
S_0000023435b50140 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000023435d8cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000023435de1b80_0 .net "EX1_forward_to_B", 31 0, v0000023435de1fe0_0;  alias, 1 drivers
v0000023435de3980_0 .net "EX_PFC", 31 0, v0000023435de1ea0_0;  alias, 1 drivers
v0000023435de2260_0 .net "EX_PFC_to_IF", 31 0, L_0000023435e13790;  alias, 1 drivers
v0000023435de1f40_0 .net "alu_selA", 1 0, L_0000023435e0d890;  alias, 1 drivers
v0000023435de3e80_0 .net "alu_selB", 1 0, L_0000023435e10c70;  alias, 1 drivers
v0000023435de2a80_0 .net "ex_haz", 31 0, v0000023435dd5680_0;  alias, 1 drivers
v0000023435de33e0_0 .net "id_haz", 31 0, L_0000023435e12a70;  alias, 1 drivers
v0000023435de3340_0 .net "is_jr", 0 0, v0000023435de2080_0;  alias, 1 drivers
v0000023435de3d40_0 .net "mem_haz", 31 0, L_0000023435e96e00;  alias, 1 drivers
v0000023435de3de0_0 .net "oper1", 31 0, L_0000023435e16ea0;  alias, 1 drivers
v0000023435de3f20_0 .net "oper2", 31 0, L_0000023435e7a350;  alias, 1 drivers
v0000023435de3200_0 .net "pc", 31 0, v0000023435de2760_0;  alias, 1 drivers
v0000023435de26c0_0 .net "rs1", 31 0, v0000023435de2300_0;  alias, 1 drivers
v0000023435de3660_0 .net "rs2_in", 31 0, v0000023435de2940_0;  alias, 1 drivers
v0000023435de21c0_0 .net "rs2_out", 31 0, L_0000023435e7b770;  alias, 1 drivers
v0000023435de1e00_0 .net "store_rs2_forward", 1 0, L_0000023435e11f30;  alias, 1 drivers
L_0000023435e13790 .functor MUXZ 32, v0000023435de1ea0_0, L_0000023435e16ea0, v0000023435de2080_0, C4<>;
S_0000023435b502d0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000023435b50140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000023435d58f30 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000023435e152a0 .functor NOT 1, L_0000023435e12070, C4<0>, C4<0>, C4<0>;
L_0000023435e15070 .functor NOT 1, L_0000023435e124d0, C4<0>, C4<0>, C4<0>;
L_0000023435e15c40 .functor NOT 1, L_0000023435e14370, C4<0>, C4<0>, C4<0>;
L_0000023435e154d0 .functor NOT 1, L_0000023435e12930, C4<0>, C4<0>, C4<0>;
L_0000023435e15150 .functor AND 32, L_0000023435e15a10, v0000023435de2300_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435e155b0 .functor AND 32, L_0000023435e168f0, L_0000023435e96e00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435e15620 .functor OR 32, L_0000023435e15150, L_0000023435e155b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023435e15690 .functor AND 32, L_0000023435e16730, v0000023435dd5680_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435e16ce0 .functor OR 32, L_0000023435e15620, L_0000023435e15690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023435e16dc0 .functor AND 32, L_0000023435e15540, L_0000023435e12a70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435e16ea0 .functor OR 32, L_0000023435e16ce0, L_0000023435e16dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023435dd9050_0 .net *"_ivl_1", 0 0, L_0000023435e12070;  1 drivers
v0000023435dd90f0_0 .net *"_ivl_13", 0 0, L_0000023435e14370;  1 drivers
v0000023435dd9230_0 .net *"_ivl_14", 0 0, L_0000023435e15c40;  1 drivers
v0000023435dd94b0_0 .net *"_ivl_19", 0 0, L_0000023435e13830;  1 drivers
v0000023435dd9370_0 .net *"_ivl_2", 0 0, L_0000023435e152a0;  1 drivers
v0000023435dddc80_0 .net *"_ivl_23", 0 0, L_0000023435e138d0;  1 drivers
v0000023435dddb40_0 .net *"_ivl_27", 0 0, L_0000023435e12930;  1 drivers
v0000023435ddcd80_0 .net *"_ivl_28", 0 0, L_0000023435e154d0;  1 drivers
v0000023435ddbf20_0 .net *"_ivl_33", 0 0, L_0000023435e13c90;  1 drivers
v0000023435ddbb60_0 .net *"_ivl_37", 0 0, L_0000023435e12610;  1 drivers
v0000023435ddca60_0 .net *"_ivl_40", 31 0, L_0000023435e15150;  1 drivers
v0000023435ddd3c0_0 .net *"_ivl_42", 31 0, L_0000023435e155b0;  1 drivers
v0000023435ddddc0_0 .net *"_ivl_44", 31 0, L_0000023435e15620;  1 drivers
v0000023435dddfa0_0 .net *"_ivl_46", 31 0, L_0000023435e15690;  1 drivers
v0000023435dddd20_0 .net *"_ivl_48", 31 0, L_0000023435e16ce0;  1 drivers
v0000023435ddc880_0 .net *"_ivl_50", 31 0, L_0000023435e16dc0;  1 drivers
v0000023435ddc740_0 .net *"_ivl_7", 0 0, L_0000023435e124d0;  1 drivers
v0000023435ddd640_0 .net *"_ivl_8", 0 0, L_0000023435e15070;  1 drivers
v0000023435ddc1a0_0 .net "ina", 31 0, v0000023435de2300_0;  alias, 1 drivers
v0000023435ddbde0_0 .net "inb", 31 0, L_0000023435e96e00;  alias, 1 drivers
v0000023435ddd460_0 .net "inc", 31 0, v0000023435dd5680_0;  alias, 1 drivers
v0000023435ddc240_0 .net "ind", 31 0, L_0000023435e12a70;  alias, 1 drivers
v0000023435ddcc40_0 .net "out", 31 0, L_0000023435e16ea0;  alias, 1 drivers
v0000023435ddda00_0 .net "s0", 31 0, L_0000023435e15a10;  1 drivers
v0000023435ddd500_0 .net "s1", 31 0, L_0000023435e168f0;  1 drivers
v0000023435ddc2e0_0 .net "s2", 31 0, L_0000023435e16730;  1 drivers
v0000023435ddc7e0_0 .net "s3", 31 0, L_0000023435e15540;  1 drivers
v0000023435ddd6e0_0 .net "sel", 1 0, L_0000023435e0d890;  alias, 1 drivers
L_0000023435e12070 .part L_0000023435e0d890, 1, 1;
LS_0000023435e12bb0_0_0 .concat [ 1 1 1 1], L_0000023435e152a0, L_0000023435e152a0, L_0000023435e152a0, L_0000023435e152a0;
LS_0000023435e12bb0_0_4 .concat [ 1 1 1 1], L_0000023435e152a0, L_0000023435e152a0, L_0000023435e152a0, L_0000023435e152a0;
LS_0000023435e12bb0_0_8 .concat [ 1 1 1 1], L_0000023435e152a0, L_0000023435e152a0, L_0000023435e152a0, L_0000023435e152a0;
LS_0000023435e12bb0_0_12 .concat [ 1 1 1 1], L_0000023435e152a0, L_0000023435e152a0, L_0000023435e152a0, L_0000023435e152a0;
LS_0000023435e12bb0_0_16 .concat [ 1 1 1 1], L_0000023435e152a0, L_0000023435e152a0, L_0000023435e152a0, L_0000023435e152a0;
LS_0000023435e12bb0_0_20 .concat [ 1 1 1 1], L_0000023435e152a0, L_0000023435e152a0, L_0000023435e152a0, L_0000023435e152a0;
LS_0000023435e12bb0_0_24 .concat [ 1 1 1 1], L_0000023435e152a0, L_0000023435e152a0, L_0000023435e152a0, L_0000023435e152a0;
LS_0000023435e12bb0_0_28 .concat [ 1 1 1 1], L_0000023435e152a0, L_0000023435e152a0, L_0000023435e152a0, L_0000023435e152a0;
LS_0000023435e12bb0_1_0 .concat [ 4 4 4 4], LS_0000023435e12bb0_0_0, LS_0000023435e12bb0_0_4, LS_0000023435e12bb0_0_8, LS_0000023435e12bb0_0_12;
LS_0000023435e12bb0_1_4 .concat [ 4 4 4 4], LS_0000023435e12bb0_0_16, LS_0000023435e12bb0_0_20, LS_0000023435e12bb0_0_24, LS_0000023435e12bb0_0_28;
L_0000023435e12bb0 .concat [ 16 16 0 0], LS_0000023435e12bb0_1_0, LS_0000023435e12bb0_1_4;
L_0000023435e124d0 .part L_0000023435e0d890, 0, 1;
LS_0000023435e13290_0_0 .concat [ 1 1 1 1], L_0000023435e15070, L_0000023435e15070, L_0000023435e15070, L_0000023435e15070;
LS_0000023435e13290_0_4 .concat [ 1 1 1 1], L_0000023435e15070, L_0000023435e15070, L_0000023435e15070, L_0000023435e15070;
LS_0000023435e13290_0_8 .concat [ 1 1 1 1], L_0000023435e15070, L_0000023435e15070, L_0000023435e15070, L_0000023435e15070;
LS_0000023435e13290_0_12 .concat [ 1 1 1 1], L_0000023435e15070, L_0000023435e15070, L_0000023435e15070, L_0000023435e15070;
LS_0000023435e13290_0_16 .concat [ 1 1 1 1], L_0000023435e15070, L_0000023435e15070, L_0000023435e15070, L_0000023435e15070;
LS_0000023435e13290_0_20 .concat [ 1 1 1 1], L_0000023435e15070, L_0000023435e15070, L_0000023435e15070, L_0000023435e15070;
LS_0000023435e13290_0_24 .concat [ 1 1 1 1], L_0000023435e15070, L_0000023435e15070, L_0000023435e15070, L_0000023435e15070;
LS_0000023435e13290_0_28 .concat [ 1 1 1 1], L_0000023435e15070, L_0000023435e15070, L_0000023435e15070, L_0000023435e15070;
LS_0000023435e13290_1_0 .concat [ 4 4 4 4], LS_0000023435e13290_0_0, LS_0000023435e13290_0_4, LS_0000023435e13290_0_8, LS_0000023435e13290_0_12;
LS_0000023435e13290_1_4 .concat [ 4 4 4 4], LS_0000023435e13290_0_16, LS_0000023435e13290_0_20, LS_0000023435e13290_0_24, LS_0000023435e13290_0_28;
L_0000023435e13290 .concat [ 16 16 0 0], LS_0000023435e13290_1_0, LS_0000023435e13290_1_4;
L_0000023435e14370 .part L_0000023435e0d890, 1, 1;
LS_0000023435e13bf0_0_0 .concat [ 1 1 1 1], L_0000023435e15c40, L_0000023435e15c40, L_0000023435e15c40, L_0000023435e15c40;
LS_0000023435e13bf0_0_4 .concat [ 1 1 1 1], L_0000023435e15c40, L_0000023435e15c40, L_0000023435e15c40, L_0000023435e15c40;
LS_0000023435e13bf0_0_8 .concat [ 1 1 1 1], L_0000023435e15c40, L_0000023435e15c40, L_0000023435e15c40, L_0000023435e15c40;
LS_0000023435e13bf0_0_12 .concat [ 1 1 1 1], L_0000023435e15c40, L_0000023435e15c40, L_0000023435e15c40, L_0000023435e15c40;
LS_0000023435e13bf0_0_16 .concat [ 1 1 1 1], L_0000023435e15c40, L_0000023435e15c40, L_0000023435e15c40, L_0000023435e15c40;
LS_0000023435e13bf0_0_20 .concat [ 1 1 1 1], L_0000023435e15c40, L_0000023435e15c40, L_0000023435e15c40, L_0000023435e15c40;
LS_0000023435e13bf0_0_24 .concat [ 1 1 1 1], L_0000023435e15c40, L_0000023435e15c40, L_0000023435e15c40, L_0000023435e15c40;
LS_0000023435e13bf0_0_28 .concat [ 1 1 1 1], L_0000023435e15c40, L_0000023435e15c40, L_0000023435e15c40, L_0000023435e15c40;
LS_0000023435e13bf0_1_0 .concat [ 4 4 4 4], LS_0000023435e13bf0_0_0, LS_0000023435e13bf0_0_4, LS_0000023435e13bf0_0_8, LS_0000023435e13bf0_0_12;
LS_0000023435e13bf0_1_4 .concat [ 4 4 4 4], LS_0000023435e13bf0_0_16, LS_0000023435e13bf0_0_20, LS_0000023435e13bf0_0_24, LS_0000023435e13bf0_0_28;
L_0000023435e13bf0 .concat [ 16 16 0 0], LS_0000023435e13bf0_1_0, LS_0000023435e13bf0_1_4;
L_0000023435e13830 .part L_0000023435e0d890, 0, 1;
LS_0000023435e13010_0_0 .concat [ 1 1 1 1], L_0000023435e13830, L_0000023435e13830, L_0000023435e13830, L_0000023435e13830;
LS_0000023435e13010_0_4 .concat [ 1 1 1 1], L_0000023435e13830, L_0000023435e13830, L_0000023435e13830, L_0000023435e13830;
LS_0000023435e13010_0_8 .concat [ 1 1 1 1], L_0000023435e13830, L_0000023435e13830, L_0000023435e13830, L_0000023435e13830;
LS_0000023435e13010_0_12 .concat [ 1 1 1 1], L_0000023435e13830, L_0000023435e13830, L_0000023435e13830, L_0000023435e13830;
LS_0000023435e13010_0_16 .concat [ 1 1 1 1], L_0000023435e13830, L_0000023435e13830, L_0000023435e13830, L_0000023435e13830;
LS_0000023435e13010_0_20 .concat [ 1 1 1 1], L_0000023435e13830, L_0000023435e13830, L_0000023435e13830, L_0000023435e13830;
LS_0000023435e13010_0_24 .concat [ 1 1 1 1], L_0000023435e13830, L_0000023435e13830, L_0000023435e13830, L_0000023435e13830;
LS_0000023435e13010_0_28 .concat [ 1 1 1 1], L_0000023435e13830, L_0000023435e13830, L_0000023435e13830, L_0000023435e13830;
LS_0000023435e13010_1_0 .concat [ 4 4 4 4], LS_0000023435e13010_0_0, LS_0000023435e13010_0_4, LS_0000023435e13010_0_8, LS_0000023435e13010_0_12;
LS_0000023435e13010_1_4 .concat [ 4 4 4 4], LS_0000023435e13010_0_16, LS_0000023435e13010_0_20, LS_0000023435e13010_0_24, LS_0000023435e13010_0_28;
L_0000023435e13010 .concat [ 16 16 0 0], LS_0000023435e13010_1_0, LS_0000023435e13010_1_4;
L_0000023435e138d0 .part L_0000023435e0d890, 1, 1;
LS_0000023435e147d0_0_0 .concat [ 1 1 1 1], L_0000023435e138d0, L_0000023435e138d0, L_0000023435e138d0, L_0000023435e138d0;
LS_0000023435e147d0_0_4 .concat [ 1 1 1 1], L_0000023435e138d0, L_0000023435e138d0, L_0000023435e138d0, L_0000023435e138d0;
LS_0000023435e147d0_0_8 .concat [ 1 1 1 1], L_0000023435e138d0, L_0000023435e138d0, L_0000023435e138d0, L_0000023435e138d0;
LS_0000023435e147d0_0_12 .concat [ 1 1 1 1], L_0000023435e138d0, L_0000023435e138d0, L_0000023435e138d0, L_0000023435e138d0;
LS_0000023435e147d0_0_16 .concat [ 1 1 1 1], L_0000023435e138d0, L_0000023435e138d0, L_0000023435e138d0, L_0000023435e138d0;
LS_0000023435e147d0_0_20 .concat [ 1 1 1 1], L_0000023435e138d0, L_0000023435e138d0, L_0000023435e138d0, L_0000023435e138d0;
LS_0000023435e147d0_0_24 .concat [ 1 1 1 1], L_0000023435e138d0, L_0000023435e138d0, L_0000023435e138d0, L_0000023435e138d0;
LS_0000023435e147d0_0_28 .concat [ 1 1 1 1], L_0000023435e138d0, L_0000023435e138d0, L_0000023435e138d0, L_0000023435e138d0;
LS_0000023435e147d0_1_0 .concat [ 4 4 4 4], LS_0000023435e147d0_0_0, LS_0000023435e147d0_0_4, LS_0000023435e147d0_0_8, LS_0000023435e147d0_0_12;
LS_0000023435e147d0_1_4 .concat [ 4 4 4 4], LS_0000023435e147d0_0_16, LS_0000023435e147d0_0_20, LS_0000023435e147d0_0_24, LS_0000023435e147d0_0_28;
L_0000023435e147d0 .concat [ 16 16 0 0], LS_0000023435e147d0_1_0, LS_0000023435e147d0_1_4;
L_0000023435e12930 .part L_0000023435e0d890, 0, 1;
LS_0000023435e144b0_0_0 .concat [ 1 1 1 1], L_0000023435e154d0, L_0000023435e154d0, L_0000023435e154d0, L_0000023435e154d0;
LS_0000023435e144b0_0_4 .concat [ 1 1 1 1], L_0000023435e154d0, L_0000023435e154d0, L_0000023435e154d0, L_0000023435e154d0;
LS_0000023435e144b0_0_8 .concat [ 1 1 1 1], L_0000023435e154d0, L_0000023435e154d0, L_0000023435e154d0, L_0000023435e154d0;
LS_0000023435e144b0_0_12 .concat [ 1 1 1 1], L_0000023435e154d0, L_0000023435e154d0, L_0000023435e154d0, L_0000023435e154d0;
LS_0000023435e144b0_0_16 .concat [ 1 1 1 1], L_0000023435e154d0, L_0000023435e154d0, L_0000023435e154d0, L_0000023435e154d0;
LS_0000023435e144b0_0_20 .concat [ 1 1 1 1], L_0000023435e154d0, L_0000023435e154d0, L_0000023435e154d0, L_0000023435e154d0;
LS_0000023435e144b0_0_24 .concat [ 1 1 1 1], L_0000023435e154d0, L_0000023435e154d0, L_0000023435e154d0, L_0000023435e154d0;
LS_0000023435e144b0_0_28 .concat [ 1 1 1 1], L_0000023435e154d0, L_0000023435e154d0, L_0000023435e154d0, L_0000023435e154d0;
LS_0000023435e144b0_1_0 .concat [ 4 4 4 4], LS_0000023435e144b0_0_0, LS_0000023435e144b0_0_4, LS_0000023435e144b0_0_8, LS_0000023435e144b0_0_12;
LS_0000023435e144b0_1_4 .concat [ 4 4 4 4], LS_0000023435e144b0_0_16, LS_0000023435e144b0_0_20, LS_0000023435e144b0_0_24, LS_0000023435e144b0_0_28;
L_0000023435e144b0 .concat [ 16 16 0 0], LS_0000023435e144b0_1_0, LS_0000023435e144b0_1_4;
L_0000023435e13c90 .part L_0000023435e0d890, 1, 1;
LS_0000023435e14230_0_0 .concat [ 1 1 1 1], L_0000023435e13c90, L_0000023435e13c90, L_0000023435e13c90, L_0000023435e13c90;
LS_0000023435e14230_0_4 .concat [ 1 1 1 1], L_0000023435e13c90, L_0000023435e13c90, L_0000023435e13c90, L_0000023435e13c90;
LS_0000023435e14230_0_8 .concat [ 1 1 1 1], L_0000023435e13c90, L_0000023435e13c90, L_0000023435e13c90, L_0000023435e13c90;
LS_0000023435e14230_0_12 .concat [ 1 1 1 1], L_0000023435e13c90, L_0000023435e13c90, L_0000023435e13c90, L_0000023435e13c90;
LS_0000023435e14230_0_16 .concat [ 1 1 1 1], L_0000023435e13c90, L_0000023435e13c90, L_0000023435e13c90, L_0000023435e13c90;
LS_0000023435e14230_0_20 .concat [ 1 1 1 1], L_0000023435e13c90, L_0000023435e13c90, L_0000023435e13c90, L_0000023435e13c90;
LS_0000023435e14230_0_24 .concat [ 1 1 1 1], L_0000023435e13c90, L_0000023435e13c90, L_0000023435e13c90, L_0000023435e13c90;
LS_0000023435e14230_0_28 .concat [ 1 1 1 1], L_0000023435e13c90, L_0000023435e13c90, L_0000023435e13c90, L_0000023435e13c90;
LS_0000023435e14230_1_0 .concat [ 4 4 4 4], LS_0000023435e14230_0_0, LS_0000023435e14230_0_4, LS_0000023435e14230_0_8, LS_0000023435e14230_0_12;
LS_0000023435e14230_1_4 .concat [ 4 4 4 4], LS_0000023435e14230_0_16, LS_0000023435e14230_0_20, LS_0000023435e14230_0_24, LS_0000023435e14230_0_28;
L_0000023435e14230 .concat [ 16 16 0 0], LS_0000023435e14230_1_0, LS_0000023435e14230_1_4;
L_0000023435e12610 .part L_0000023435e0d890, 0, 1;
LS_0000023435e14550_0_0 .concat [ 1 1 1 1], L_0000023435e12610, L_0000023435e12610, L_0000023435e12610, L_0000023435e12610;
LS_0000023435e14550_0_4 .concat [ 1 1 1 1], L_0000023435e12610, L_0000023435e12610, L_0000023435e12610, L_0000023435e12610;
LS_0000023435e14550_0_8 .concat [ 1 1 1 1], L_0000023435e12610, L_0000023435e12610, L_0000023435e12610, L_0000023435e12610;
LS_0000023435e14550_0_12 .concat [ 1 1 1 1], L_0000023435e12610, L_0000023435e12610, L_0000023435e12610, L_0000023435e12610;
LS_0000023435e14550_0_16 .concat [ 1 1 1 1], L_0000023435e12610, L_0000023435e12610, L_0000023435e12610, L_0000023435e12610;
LS_0000023435e14550_0_20 .concat [ 1 1 1 1], L_0000023435e12610, L_0000023435e12610, L_0000023435e12610, L_0000023435e12610;
LS_0000023435e14550_0_24 .concat [ 1 1 1 1], L_0000023435e12610, L_0000023435e12610, L_0000023435e12610, L_0000023435e12610;
LS_0000023435e14550_0_28 .concat [ 1 1 1 1], L_0000023435e12610, L_0000023435e12610, L_0000023435e12610, L_0000023435e12610;
LS_0000023435e14550_1_0 .concat [ 4 4 4 4], LS_0000023435e14550_0_0, LS_0000023435e14550_0_4, LS_0000023435e14550_0_8, LS_0000023435e14550_0_12;
LS_0000023435e14550_1_4 .concat [ 4 4 4 4], LS_0000023435e14550_0_16, LS_0000023435e14550_0_20, LS_0000023435e14550_0_24, LS_0000023435e14550_0_28;
L_0000023435e14550 .concat [ 16 16 0 0], LS_0000023435e14550_1_0, LS_0000023435e14550_1_4;
S_0000023435b08200 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000023435b502d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023435e15a10 .functor AND 32, L_0000023435e12bb0, L_0000023435e13290, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023435dd8a10_0 .net "in1", 31 0, L_0000023435e12bb0;  1 drivers
v0000023435dd9410_0 .net "in2", 31 0, L_0000023435e13290;  1 drivers
v0000023435dd99b0_0 .net "out", 31 0, L_0000023435e15a10;  alias, 1 drivers
S_0000023435b08390 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000023435b502d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023435e168f0 .functor AND 32, L_0000023435e13bf0, L_0000023435e13010, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023435dd86f0_0 .net "in1", 31 0, L_0000023435e13bf0;  1 drivers
v0000023435dd8b50_0 .net "in2", 31 0, L_0000023435e13010;  1 drivers
v0000023435dd9190_0 .net "out", 31 0, L_0000023435e168f0;  alias, 1 drivers
S_0000023435b40940 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000023435b502d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023435e16730 .functor AND 32, L_0000023435e147d0, L_0000023435e144b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023435dd8c90_0 .net "in1", 31 0, L_0000023435e147d0;  1 drivers
v0000023435dd8d30_0 .net "in2", 31 0, L_0000023435e144b0;  1 drivers
v0000023435dd8dd0_0 .net "out", 31 0, L_0000023435e16730;  alias, 1 drivers
S_0000023435ddb540 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000023435b502d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023435e15540 .functor AND 32, L_0000023435e14230, L_0000023435e14550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023435dd8f10_0 .net "in1", 31 0, L_0000023435e14230;  1 drivers
v0000023435dd8e70_0 .net "in2", 31 0, L_0000023435e14550;  1 drivers
v0000023435dd8fb0_0 .net "out", 31 0, L_0000023435e15540;  alias, 1 drivers
S_0000023435ddb220 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000023435b50140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000023435d58bb0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000023435e16e30 .functor NOT 1, L_0000023435e13d30, C4<0>, C4<0>, C4<0>;
L_0000023435e16f10 .functor NOT 1, L_0000023435e14190, C4<0>, C4<0>, C4<0>;
L_0000023435e16c70 .functor NOT 1, L_0000023435e12d90, C4<0>, C4<0>, C4<0>;
L_0000023435e7b230 .functor NOT 1, L_0000023435e13510, C4<0>, C4<0>, C4<0>;
L_0000023435e7b8c0 .functor AND 32, L_0000023435e16d50, v0000023435de1fe0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435e7b700 .functor AND 32, L_0000023435e16f80, L_0000023435e96e00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435e7a430 .functor OR 32, L_0000023435e7b8c0, L_0000023435e7b700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023435e7aa50 .functor AND 32, L_0000023435d517d0, v0000023435dd5680_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435e7baf0 .functor OR 32, L_0000023435e7a430, L_0000023435e7aa50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023435e7a120 .functor AND 32, L_0000023435e7b0e0, L_0000023435e12a70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435e7a350 .functor OR 32, L_0000023435e7baf0, L_0000023435e7a120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023435ddd320_0 .net *"_ivl_1", 0 0, L_0000023435e13d30;  1 drivers
v0000023435ddc420_0 .net *"_ivl_13", 0 0, L_0000023435e12d90;  1 drivers
v0000023435ddc9c0_0 .net *"_ivl_14", 0 0, L_0000023435e16c70;  1 drivers
v0000023435ddd0a0_0 .net *"_ivl_19", 0 0, L_0000023435e12ed0;  1 drivers
v0000023435ddbe80_0 .net *"_ivl_2", 0 0, L_0000023435e16e30;  1 drivers
v0000023435ddc380_0 .net *"_ivl_23", 0 0, L_0000023435e13f10;  1 drivers
v0000023435ddcb00_0 .net *"_ivl_27", 0 0, L_0000023435e13510;  1 drivers
v0000023435dde040_0 .net *"_ivl_28", 0 0, L_0000023435e7b230;  1 drivers
v0000023435ddd5a0_0 .net *"_ivl_33", 0 0, L_0000023435e12110;  1 drivers
v0000023435ddc600_0 .net *"_ivl_37", 0 0, L_0000023435e13fb0;  1 drivers
v0000023435ddbfc0_0 .net *"_ivl_40", 31 0, L_0000023435e7b8c0;  1 drivers
v0000023435ddcec0_0 .net *"_ivl_42", 31 0, L_0000023435e7b700;  1 drivers
v0000023435ddcf60_0 .net *"_ivl_44", 31 0, L_0000023435e7a430;  1 drivers
v0000023435ddc060_0 .net *"_ivl_46", 31 0, L_0000023435e7aa50;  1 drivers
v0000023435dddf00_0 .net *"_ivl_48", 31 0, L_0000023435e7baf0;  1 drivers
v0000023435ddd1e0_0 .net *"_ivl_50", 31 0, L_0000023435e7a120;  1 drivers
v0000023435ddce20_0 .net *"_ivl_7", 0 0, L_0000023435e14190;  1 drivers
v0000023435ddd000_0 .net *"_ivl_8", 0 0, L_0000023435e16f10;  1 drivers
v0000023435ddb8e0_0 .net "ina", 31 0, v0000023435de1fe0_0;  alias, 1 drivers
v0000023435ddd820_0 .net "inb", 31 0, L_0000023435e96e00;  alias, 1 drivers
v0000023435ddd140_0 .net "inc", 31 0, v0000023435dd5680_0;  alias, 1 drivers
v0000023435ddd280_0 .net "ind", 31 0, L_0000023435e12a70;  alias, 1 drivers
v0000023435dddaa0_0 .net "out", 31 0, L_0000023435e7a350;  alias, 1 drivers
v0000023435ddb980_0 .net "s0", 31 0, L_0000023435e16d50;  1 drivers
v0000023435ddba20_0 .net "s1", 31 0, L_0000023435e16f80;  1 drivers
v0000023435ddbac0_0 .net "s2", 31 0, L_0000023435d517d0;  1 drivers
v0000023435ddbca0_0 .net "s3", 31 0, L_0000023435e7b0e0;  1 drivers
v0000023435ddc4c0_0 .net "sel", 1 0, L_0000023435e10c70;  alias, 1 drivers
L_0000023435e13d30 .part L_0000023435e10c70, 1, 1;
LS_0000023435e12c50_0_0 .concat [ 1 1 1 1], L_0000023435e16e30, L_0000023435e16e30, L_0000023435e16e30, L_0000023435e16e30;
LS_0000023435e12c50_0_4 .concat [ 1 1 1 1], L_0000023435e16e30, L_0000023435e16e30, L_0000023435e16e30, L_0000023435e16e30;
LS_0000023435e12c50_0_8 .concat [ 1 1 1 1], L_0000023435e16e30, L_0000023435e16e30, L_0000023435e16e30, L_0000023435e16e30;
LS_0000023435e12c50_0_12 .concat [ 1 1 1 1], L_0000023435e16e30, L_0000023435e16e30, L_0000023435e16e30, L_0000023435e16e30;
LS_0000023435e12c50_0_16 .concat [ 1 1 1 1], L_0000023435e16e30, L_0000023435e16e30, L_0000023435e16e30, L_0000023435e16e30;
LS_0000023435e12c50_0_20 .concat [ 1 1 1 1], L_0000023435e16e30, L_0000023435e16e30, L_0000023435e16e30, L_0000023435e16e30;
LS_0000023435e12c50_0_24 .concat [ 1 1 1 1], L_0000023435e16e30, L_0000023435e16e30, L_0000023435e16e30, L_0000023435e16e30;
LS_0000023435e12c50_0_28 .concat [ 1 1 1 1], L_0000023435e16e30, L_0000023435e16e30, L_0000023435e16e30, L_0000023435e16e30;
LS_0000023435e12c50_1_0 .concat [ 4 4 4 4], LS_0000023435e12c50_0_0, LS_0000023435e12c50_0_4, LS_0000023435e12c50_0_8, LS_0000023435e12c50_0_12;
LS_0000023435e12c50_1_4 .concat [ 4 4 4 4], LS_0000023435e12c50_0_16, LS_0000023435e12c50_0_20, LS_0000023435e12c50_0_24, LS_0000023435e12c50_0_28;
L_0000023435e12c50 .concat [ 16 16 0 0], LS_0000023435e12c50_1_0, LS_0000023435e12c50_1_4;
L_0000023435e14190 .part L_0000023435e10c70, 0, 1;
LS_0000023435e145f0_0_0 .concat [ 1 1 1 1], L_0000023435e16f10, L_0000023435e16f10, L_0000023435e16f10, L_0000023435e16f10;
LS_0000023435e145f0_0_4 .concat [ 1 1 1 1], L_0000023435e16f10, L_0000023435e16f10, L_0000023435e16f10, L_0000023435e16f10;
LS_0000023435e145f0_0_8 .concat [ 1 1 1 1], L_0000023435e16f10, L_0000023435e16f10, L_0000023435e16f10, L_0000023435e16f10;
LS_0000023435e145f0_0_12 .concat [ 1 1 1 1], L_0000023435e16f10, L_0000023435e16f10, L_0000023435e16f10, L_0000023435e16f10;
LS_0000023435e145f0_0_16 .concat [ 1 1 1 1], L_0000023435e16f10, L_0000023435e16f10, L_0000023435e16f10, L_0000023435e16f10;
LS_0000023435e145f0_0_20 .concat [ 1 1 1 1], L_0000023435e16f10, L_0000023435e16f10, L_0000023435e16f10, L_0000023435e16f10;
LS_0000023435e145f0_0_24 .concat [ 1 1 1 1], L_0000023435e16f10, L_0000023435e16f10, L_0000023435e16f10, L_0000023435e16f10;
LS_0000023435e145f0_0_28 .concat [ 1 1 1 1], L_0000023435e16f10, L_0000023435e16f10, L_0000023435e16f10, L_0000023435e16f10;
LS_0000023435e145f0_1_0 .concat [ 4 4 4 4], LS_0000023435e145f0_0_0, LS_0000023435e145f0_0_4, LS_0000023435e145f0_0_8, LS_0000023435e145f0_0_12;
LS_0000023435e145f0_1_4 .concat [ 4 4 4 4], LS_0000023435e145f0_0_16, LS_0000023435e145f0_0_20, LS_0000023435e145f0_0_24, LS_0000023435e145f0_0_28;
L_0000023435e145f0 .concat [ 16 16 0 0], LS_0000023435e145f0_1_0, LS_0000023435e145f0_1_4;
L_0000023435e12d90 .part L_0000023435e10c70, 1, 1;
LS_0000023435e12e30_0_0 .concat [ 1 1 1 1], L_0000023435e16c70, L_0000023435e16c70, L_0000023435e16c70, L_0000023435e16c70;
LS_0000023435e12e30_0_4 .concat [ 1 1 1 1], L_0000023435e16c70, L_0000023435e16c70, L_0000023435e16c70, L_0000023435e16c70;
LS_0000023435e12e30_0_8 .concat [ 1 1 1 1], L_0000023435e16c70, L_0000023435e16c70, L_0000023435e16c70, L_0000023435e16c70;
LS_0000023435e12e30_0_12 .concat [ 1 1 1 1], L_0000023435e16c70, L_0000023435e16c70, L_0000023435e16c70, L_0000023435e16c70;
LS_0000023435e12e30_0_16 .concat [ 1 1 1 1], L_0000023435e16c70, L_0000023435e16c70, L_0000023435e16c70, L_0000023435e16c70;
LS_0000023435e12e30_0_20 .concat [ 1 1 1 1], L_0000023435e16c70, L_0000023435e16c70, L_0000023435e16c70, L_0000023435e16c70;
LS_0000023435e12e30_0_24 .concat [ 1 1 1 1], L_0000023435e16c70, L_0000023435e16c70, L_0000023435e16c70, L_0000023435e16c70;
LS_0000023435e12e30_0_28 .concat [ 1 1 1 1], L_0000023435e16c70, L_0000023435e16c70, L_0000023435e16c70, L_0000023435e16c70;
LS_0000023435e12e30_1_0 .concat [ 4 4 4 4], LS_0000023435e12e30_0_0, LS_0000023435e12e30_0_4, LS_0000023435e12e30_0_8, LS_0000023435e12e30_0_12;
LS_0000023435e12e30_1_4 .concat [ 4 4 4 4], LS_0000023435e12e30_0_16, LS_0000023435e12e30_0_20, LS_0000023435e12e30_0_24, LS_0000023435e12e30_0_28;
L_0000023435e12e30 .concat [ 16 16 0 0], LS_0000023435e12e30_1_0, LS_0000023435e12e30_1_4;
L_0000023435e12ed0 .part L_0000023435e10c70, 0, 1;
LS_0000023435e13e70_0_0 .concat [ 1 1 1 1], L_0000023435e12ed0, L_0000023435e12ed0, L_0000023435e12ed0, L_0000023435e12ed0;
LS_0000023435e13e70_0_4 .concat [ 1 1 1 1], L_0000023435e12ed0, L_0000023435e12ed0, L_0000023435e12ed0, L_0000023435e12ed0;
LS_0000023435e13e70_0_8 .concat [ 1 1 1 1], L_0000023435e12ed0, L_0000023435e12ed0, L_0000023435e12ed0, L_0000023435e12ed0;
LS_0000023435e13e70_0_12 .concat [ 1 1 1 1], L_0000023435e12ed0, L_0000023435e12ed0, L_0000023435e12ed0, L_0000023435e12ed0;
LS_0000023435e13e70_0_16 .concat [ 1 1 1 1], L_0000023435e12ed0, L_0000023435e12ed0, L_0000023435e12ed0, L_0000023435e12ed0;
LS_0000023435e13e70_0_20 .concat [ 1 1 1 1], L_0000023435e12ed0, L_0000023435e12ed0, L_0000023435e12ed0, L_0000023435e12ed0;
LS_0000023435e13e70_0_24 .concat [ 1 1 1 1], L_0000023435e12ed0, L_0000023435e12ed0, L_0000023435e12ed0, L_0000023435e12ed0;
LS_0000023435e13e70_0_28 .concat [ 1 1 1 1], L_0000023435e12ed0, L_0000023435e12ed0, L_0000023435e12ed0, L_0000023435e12ed0;
LS_0000023435e13e70_1_0 .concat [ 4 4 4 4], LS_0000023435e13e70_0_0, LS_0000023435e13e70_0_4, LS_0000023435e13e70_0_8, LS_0000023435e13e70_0_12;
LS_0000023435e13e70_1_4 .concat [ 4 4 4 4], LS_0000023435e13e70_0_16, LS_0000023435e13e70_0_20, LS_0000023435e13e70_0_24, LS_0000023435e13e70_0_28;
L_0000023435e13e70 .concat [ 16 16 0 0], LS_0000023435e13e70_1_0, LS_0000023435e13e70_1_4;
L_0000023435e13f10 .part L_0000023435e10c70, 1, 1;
LS_0000023435e13970_0_0 .concat [ 1 1 1 1], L_0000023435e13f10, L_0000023435e13f10, L_0000023435e13f10, L_0000023435e13f10;
LS_0000023435e13970_0_4 .concat [ 1 1 1 1], L_0000023435e13f10, L_0000023435e13f10, L_0000023435e13f10, L_0000023435e13f10;
LS_0000023435e13970_0_8 .concat [ 1 1 1 1], L_0000023435e13f10, L_0000023435e13f10, L_0000023435e13f10, L_0000023435e13f10;
LS_0000023435e13970_0_12 .concat [ 1 1 1 1], L_0000023435e13f10, L_0000023435e13f10, L_0000023435e13f10, L_0000023435e13f10;
LS_0000023435e13970_0_16 .concat [ 1 1 1 1], L_0000023435e13f10, L_0000023435e13f10, L_0000023435e13f10, L_0000023435e13f10;
LS_0000023435e13970_0_20 .concat [ 1 1 1 1], L_0000023435e13f10, L_0000023435e13f10, L_0000023435e13f10, L_0000023435e13f10;
LS_0000023435e13970_0_24 .concat [ 1 1 1 1], L_0000023435e13f10, L_0000023435e13f10, L_0000023435e13f10, L_0000023435e13f10;
LS_0000023435e13970_0_28 .concat [ 1 1 1 1], L_0000023435e13f10, L_0000023435e13f10, L_0000023435e13f10, L_0000023435e13f10;
LS_0000023435e13970_1_0 .concat [ 4 4 4 4], LS_0000023435e13970_0_0, LS_0000023435e13970_0_4, LS_0000023435e13970_0_8, LS_0000023435e13970_0_12;
LS_0000023435e13970_1_4 .concat [ 4 4 4 4], LS_0000023435e13970_0_16, LS_0000023435e13970_0_20, LS_0000023435e13970_0_24, LS_0000023435e13970_0_28;
L_0000023435e13970 .concat [ 16 16 0 0], LS_0000023435e13970_1_0, LS_0000023435e13970_1_4;
L_0000023435e13510 .part L_0000023435e10c70, 0, 1;
LS_0000023435e12750_0_0 .concat [ 1 1 1 1], L_0000023435e7b230, L_0000023435e7b230, L_0000023435e7b230, L_0000023435e7b230;
LS_0000023435e12750_0_4 .concat [ 1 1 1 1], L_0000023435e7b230, L_0000023435e7b230, L_0000023435e7b230, L_0000023435e7b230;
LS_0000023435e12750_0_8 .concat [ 1 1 1 1], L_0000023435e7b230, L_0000023435e7b230, L_0000023435e7b230, L_0000023435e7b230;
LS_0000023435e12750_0_12 .concat [ 1 1 1 1], L_0000023435e7b230, L_0000023435e7b230, L_0000023435e7b230, L_0000023435e7b230;
LS_0000023435e12750_0_16 .concat [ 1 1 1 1], L_0000023435e7b230, L_0000023435e7b230, L_0000023435e7b230, L_0000023435e7b230;
LS_0000023435e12750_0_20 .concat [ 1 1 1 1], L_0000023435e7b230, L_0000023435e7b230, L_0000023435e7b230, L_0000023435e7b230;
LS_0000023435e12750_0_24 .concat [ 1 1 1 1], L_0000023435e7b230, L_0000023435e7b230, L_0000023435e7b230, L_0000023435e7b230;
LS_0000023435e12750_0_28 .concat [ 1 1 1 1], L_0000023435e7b230, L_0000023435e7b230, L_0000023435e7b230, L_0000023435e7b230;
LS_0000023435e12750_1_0 .concat [ 4 4 4 4], LS_0000023435e12750_0_0, LS_0000023435e12750_0_4, LS_0000023435e12750_0_8, LS_0000023435e12750_0_12;
LS_0000023435e12750_1_4 .concat [ 4 4 4 4], LS_0000023435e12750_0_16, LS_0000023435e12750_0_20, LS_0000023435e12750_0_24, LS_0000023435e12750_0_28;
L_0000023435e12750 .concat [ 16 16 0 0], LS_0000023435e12750_1_0, LS_0000023435e12750_1_4;
L_0000023435e12110 .part L_0000023435e10c70, 1, 1;
LS_0000023435e130b0_0_0 .concat [ 1 1 1 1], L_0000023435e12110, L_0000023435e12110, L_0000023435e12110, L_0000023435e12110;
LS_0000023435e130b0_0_4 .concat [ 1 1 1 1], L_0000023435e12110, L_0000023435e12110, L_0000023435e12110, L_0000023435e12110;
LS_0000023435e130b0_0_8 .concat [ 1 1 1 1], L_0000023435e12110, L_0000023435e12110, L_0000023435e12110, L_0000023435e12110;
LS_0000023435e130b0_0_12 .concat [ 1 1 1 1], L_0000023435e12110, L_0000023435e12110, L_0000023435e12110, L_0000023435e12110;
LS_0000023435e130b0_0_16 .concat [ 1 1 1 1], L_0000023435e12110, L_0000023435e12110, L_0000023435e12110, L_0000023435e12110;
LS_0000023435e130b0_0_20 .concat [ 1 1 1 1], L_0000023435e12110, L_0000023435e12110, L_0000023435e12110, L_0000023435e12110;
LS_0000023435e130b0_0_24 .concat [ 1 1 1 1], L_0000023435e12110, L_0000023435e12110, L_0000023435e12110, L_0000023435e12110;
LS_0000023435e130b0_0_28 .concat [ 1 1 1 1], L_0000023435e12110, L_0000023435e12110, L_0000023435e12110, L_0000023435e12110;
LS_0000023435e130b0_1_0 .concat [ 4 4 4 4], LS_0000023435e130b0_0_0, LS_0000023435e130b0_0_4, LS_0000023435e130b0_0_8, LS_0000023435e130b0_0_12;
LS_0000023435e130b0_1_4 .concat [ 4 4 4 4], LS_0000023435e130b0_0_16, LS_0000023435e130b0_0_20, LS_0000023435e130b0_0_24, LS_0000023435e130b0_0_28;
L_0000023435e130b0 .concat [ 16 16 0 0], LS_0000023435e130b0_1_0, LS_0000023435e130b0_1_4;
L_0000023435e13fb0 .part L_0000023435e10c70, 0, 1;
LS_0000023435e14690_0_0 .concat [ 1 1 1 1], L_0000023435e13fb0, L_0000023435e13fb0, L_0000023435e13fb0, L_0000023435e13fb0;
LS_0000023435e14690_0_4 .concat [ 1 1 1 1], L_0000023435e13fb0, L_0000023435e13fb0, L_0000023435e13fb0, L_0000023435e13fb0;
LS_0000023435e14690_0_8 .concat [ 1 1 1 1], L_0000023435e13fb0, L_0000023435e13fb0, L_0000023435e13fb0, L_0000023435e13fb0;
LS_0000023435e14690_0_12 .concat [ 1 1 1 1], L_0000023435e13fb0, L_0000023435e13fb0, L_0000023435e13fb0, L_0000023435e13fb0;
LS_0000023435e14690_0_16 .concat [ 1 1 1 1], L_0000023435e13fb0, L_0000023435e13fb0, L_0000023435e13fb0, L_0000023435e13fb0;
LS_0000023435e14690_0_20 .concat [ 1 1 1 1], L_0000023435e13fb0, L_0000023435e13fb0, L_0000023435e13fb0, L_0000023435e13fb0;
LS_0000023435e14690_0_24 .concat [ 1 1 1 1], L_0000023435e13fb0, L_0000023435e13fb0, L_0000023435e13fb0, L_0000023435e13fb0;
LS_0000023435e14690_0_28 .concat [ 1 1 1 1], L_0000023435e13fb0, L_0000023435e13fb0, L_0000023435e13fb0, L_0000023435e13fb0;
LS_0000023435e14690_1_0 .concat [ 4 4 4 4], LS_0000023435e14690_0_0, LS_0000023435e14690_0_4, LS_0000023435e14690_0_8, LS_0000023435e14690_0_12;
LS_0000023435e14690_1_4 .concat [ 4 4 4 4], LS_0000023435e14690_0_16, LS_0000023435e14690_0_20, LS_0000023435e14690_0_24, LS_0000023435e14690_0_28;
L_0000023435e14690 .concat [ 16 16 0 0], LS_0000023435e14690_1_0, LS_0000023435e14690_1_4;
S_0000023435ddb090 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000023435ddb220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023435e16d50 .functor AND 32, L_0000023435e12c50, L_0000023435e145f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023435ddcba0_0 .net "in1", 31 0, L_0000023435e12c50;  1 drivers
v0000023435dddbe0_0 .net "in2", 31 0, L_0000023435e145f0;  1 drivers
v0000023435ddd8c0_0 .net "out", 31 0, L_0000023435e16d50;  alias, 1 drivers
S_0000023435ddb6d0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000023435ddb220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023435e16f80 .functor AND 32, L_0000023435e12e30, L_0000023435e13e70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023435ddbd40_0 .net "in1", 31 0, L_0000023435e12e30;  1 drivers
v0000023435ddbc00_0 .net "in2", 31 0, L_0000023435e13e70;  1 drivers
v0000023435ddd960_0 .net "out", 31 0, L_0000023435e16f80;  alias, 1 drivers
S_0000023435ddb3b0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000023435ddb220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023435d517d0 .functor AND 32, L_0000023435e13970, L_0000023435e12750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023435ddde60_0 .net "in1", 31 0, L_0000023435e13970;  1 drivers
v0000023435ddd780_0 .net "in2", 31 0, L_0000023435e12750;  1 drivers
v0000023435ddc100_0 .net "out", 31 0, L_0000023435d517d0;  alias, 1 drivers
S_0000023435dda8c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000023435ddb220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023435e7b0e0 .functor AND 32, L_0000023435e130b0, L_0000023435e14690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023435ddc6a0_0 .net "in1", 31 0, L_0000023435e130b0;  1 drivers
v0000023435ddc920_0 .net "in2", 31 0, L_0000023435e14690;  1 drivers
v0000023435ddcce0_0 .net "out", 31 0, L_0000023435e7b0e0;  alias, 1 drivers
S_0000023435ddaa50 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000023435b50140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000023435d59330 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000023435e7a3c0 .functor NOT 1, L_0000023435e12250, C4<0>, C4<0>, C4<0>;
L_0000023435e79f60 .functor NOT 1, L_0000023435e14050, C4<0>, C4<0>, C4<0>;
L_0000023435e7a040 .functor NOT 1, L_0000023435e133d0, C4<0>, C4<0>, C4<0>;
L_0000023435e7a660 .functor NOT 1, L_0000023435e12390, C4<0>, C4<0>, C4<0>;
L_0000023435e7b150 .functor AND 32, L_0000023435e7a740, v0000023435de2940_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435e7ac10 .functor AND 32, L_0000023435e7b690, L_0000023435e96e00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435e7b9a0 .functor OR 32, L_0000023435e7b150, L_0000023435e7ac10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023435e7a7b0 .functor AND 32, L_0000023435e7b930, v0000023435dd5680_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435e7b1c0 .functor OR 32, L_0000023435e7b9a0, L_0000023435e7a7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023435e7a270 .functor AND 32, L_0000023435e7a6d0, L_0000023435e12a70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435e7b770 .functor OR 32, L_0000023435e7b1c0, L_0000023435e7a270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023435dde0e0_0 .net *"_ivl_1", 0 0, L_0000023435e12250;  1 drivers
v0000023435ddea40_0 .net *"_ivl_13", 0 0, L_0000023435e133d0;  1 drivers
v0000023435dde400_0 .net *"_ivl_14", 0 0, L_0000023435e7a040;  1 drivers
v0000023435ddf3a0_0 .net *"_ivl_19", 0 0, L_0000023435e12b10;  1 drivers
v0000023435ddecc0_0 .net *"_ivl_2", 0 0, L_0000023435e7a3c0;  1 drivers
v0000023435ddeae0_0 .net *"_ivl_23", 0 0, L_0000023435e131f0;  1 drivers
v0000023435dde540_0 .net *"_ivl_27", 0 0, L_0000023435e12390;  1 drivers
v0000023435ddf120_0 .net *"_ivl_28", 0 0, L_0000023435e7a660;  1 drivers
v0000023435ddf300_0 .net *"_ivl_33", 0 0, L_0000023435e13650;  1 drivers
v0000023435ddf760_0 .net *"_ivl_37", 0 0, L_0000023435e127f0;  1 drivers
v0000023435ddf440_0 .net *"_ivl_40", 31 0, L_0000023435e7b150;  1 drivers
v0000023435dde720_0 .net *"_ivl_42", 31 0, L_0000023435e7ac10;  1 drivers
v0000023435ddf4e0_0 .net *"_ivl_44", 31 0, L_0000023435e7b9a0;  1 drivers
v0000023435dde5e0_0 .net *"_ivl_46", 31 0, L_0000023435e7a7b0;  1 drivers
v0000023435ddf260_0 .net *"_ivl_48", 31 0, L_0000023435e7b1c0;  1 drivers
v0000023435dde680_0 .net *"_ivl_50", 31 0, L_0000023435e7a270;  1 drivers
v0000023435ddf1c0_0 .net *"_ivl_7", 0 0, L_0000023435e14050;  1 drivers
v0000023435ddf580_0 .net *"_ivl_8", 0 0, L_0000023435e79f60;  1 drivers
v0000023435ddf6c0_0 .net "ina", 31 0, v0000023435de2940_0;  alias, 1 drivers
v0000023435dde860_0 .net "inb", 31 0, L_0000023435e96e00;  alias, 1 drivers
v0000023435ddeb80_0 .net "inc", 31 0, v0000023435dd5680_0;  alias, 1 drivers
v0000023435dde900_0 .net "ind", 31 0, L_0000023435e12a70;  alias, 1 drivers
v0000023435dded60_0 .net "out", 31 0, L_0000023435e7b770;  alias, 1 drivers
v0000023435ddec20_0 .net "s0", 31 0, L_0000023435e7a740;  1 drivers
v0000023435ddeea0_0 .net "s1", 31 0, L_0000023435e7b690;  1 drivers
v0000023435ddefe0_0 .net "s2", 31 0, L_0000023435e7b930;  1 drivers
v0000023435de23a0_0 .net "s3", 31 0, L_0000023435e7a6d0;  1 drivers
v0000023435de2b20_0 .net "sel", 1 0, L_0000023435e11f30;  alias, 1 drivers
L_0000023435e12250 .part L_0000023435e11f30, 1, 1;
LS_0000023435e14730_0_0 .concat [ 1 1 1 1], L_0000023435e7a3c0, L_0000023435e7a3c0, L_0000023435e7a3c0, L_0000023435e7a3c0;
LS_0000023435e14730_0_4 .concat [ 1 1 1 1], L_0000023435e7a3c0, L_0000023435e7a3c0, L_0000023435e7a3c0, L_0000023435e7a3c0;
LS_0000023435e14730_0_8 .concat [ 1 1 1 1], L_0000023435e7a3c0, L_0000023435e7a3c0, L_0000023435e7a3c0, L_0000023435e7a3c0;
LS_0000023435e14730_0_12 .concat [ 1 1 1 1], L_0000023435e7a3c0, L_0000023435e7a3c0, L_0000023435e7a3c0, L_0000023435e7a3c0;
LS_0000023435e14730_0_16 .concat [ 1 1 1 1], L_0000023435e7a3c0, L_0000023435e7a3c0, L_0000023435e7a3c0, L_0000023435e7a3c0;
LS_0000023435e14730_0_20 .concat [ 1 1 1 1], L_0000023435e7a3c0, L_0000023435e7a3c0, L_0000023435e7a3c0, L_0000023435e7a3c0;
LS_0000023435e14730_0_24 .concat [ 1 1 1 1], L_0000023435e7a3c0, L_0000023435e7a3c0, L_0000023435e7a3c0, L_0000023435e7a3c0;
LS_0000023435e14730_0_28 .concat [ 1 1 1 1], L_0000023435e7a3c0, L_0000023435e7a3c0, L_0000023435e7a3c0, L_0000023435e7a3c0;
LS_0000023435e14730_1_0 .concat [ 4 4 4 4], LS_0000023435e14730_0_0, LS_0000023435e14730_0_4, LS_0000023435e14730_0_8, LS_0000023435e14730_0_12;
LS_0000023435e14730_1_4 .concat [ 4 4 4 4], LS_0000023435e14730_0_16, LS_0000023435e14730_0_20, LS_0000023435e14730_0_24, LS_0000023435e14730_0_28;
L_0000023435e14730 .concat [ 16 16 0 0], LS_0000023435e14730_1_0, LS_0000023435e14730_1_4;
L_0000023435e14050 .part L_0000023435e11f30, 0, 1;
LS_0000023435e13150_0_0 .concat [ 1 1 1 1], L_0000023435e79f60, L_0000023435e79f60, L_0000023435e79f60, L_0000023435e79f60;
LS_0000023435e13150_0_4 .concat [ 1 1 1 1], L_0000023435e79f60, L_0000023435e79f60, L_0000023435e79f60, L_0000023435e79f60;
LS_0000023435e13150_0_8 .concat [ 1 1 1 1], L_0000023435e79f60, L_0000023435e79f60, L_0000023435e79f60, L_0000023435e79f60;
LS_0000023435e13150_0_12 .concat [ 1 1 1 1], L_0000023435e79f60, L_0000023435e79f60, L_0000023435e79f60, L_0000023435e79f60;
LS_0000023435e13150_0_16 .concat [ 1 1 1 1], L_0000023435e79f60, L_0000023435e79f60, L_0000023435e79f60, L_0000023435e79f60;
LS_0000023435e13150_0_20 .concat [ 1 1 1 1], L_0000023435e79f60, L_0000023435e79f60, L_0000023435e79f60, L_0000023435e79f60;
LS_0000023435e13150_0_24 .concat [ 1 1 1 1], L_0000023435e79f60, L_0000023435e79f60, L_0000023435e79f60, L_0000023435e79f60;
LS_0000023435e13150_0_28 .concat [ 1 1 1 1], L_0000023435e79f60, L_0000023435e79f60, L_0000023435e79f60, L_0000023435e79f60;
LS_0000023435e13150_1_0 .concat [ 4 4 4 4], LS_0000023435e13150_0_0, LS_0000023435e13150_0_4, LS_0000023435e13150_0_8, LS_0000023435e13150_0_12;
LS_0000023435e13150_1_4 .concat [ 4 4 4 4], LS_0000023435e13150_0_16, LS_0000023435e13150_0_20, LS_0000023435e13150_0_24, LS_0000023435e13150_0_28;
L_0000023435e13150 .concat [ 16 16 0 0], LS_0000023435e13150_1_0, LS_0000023435e13150_1_4;
L_0000023435e133d0 .part L_0000023435e11f30, 1, 1;
LS_0000023435e13330_0_0 .concat [ 1 1 1 1], L_0000023435e7a040, L_0000023435e7a040, L_0000023435e7a040, L_0000023435e7a040;
LS_0000023435e13330_0_4 .concat [ 1 1 1 1], L_0000023435e7a040, L_0000023435e7a040, L_0000023435e7a040, L_0000023435e7a040;
LS_0000023435e13330_0_8 .concat [ 1 1 1 1], L_0000023435e7a040, L_0000023435e7a040, L_0000023435e7a040, L_0000023435e7a040;
LS_0000023435e13330_0_12 .concat [ 1 1 1 1], L_0000023435e7a040, L_0000023435e7a040, L_0000023435e7a040, L_0000023435e7a040;
LS_0000023435e13330_0_16 .concat [ 1 1 1 1], L_0000023435e7a040, L_0000023435e7a040, L_0000023435e7a040, L_0000023435e7a040;
LS_0000023435e13330_0_20 .concat [ 1 1 1 1], L_0000023435e7a040, L_0000023435e7a040, L_0000023435e7a040, L_0000023435e7a040;
LS_0000023435e13330_0_24 .concat [ 1 1 1 1], L_0000023435e7a040, L_0000023435e7a040, L_0000023435e7a040, L_0000023435e7a040;
LS_0000023435e13330_0_28 .concat [ 1 1 1 1], L_0000023435e7a040, L_0000023435e7a040, L_0000023435e7a040, L_0000023435e7a040;
LS_0000023435e13330_1_0 .concat [ 4 4 4 4], LS_0000023435e13330_0_0, LS_0000023435e13330_0_4, LS_0000023435e13330_0_8, LS_0000023435e13330_0_12;
LS_0000023435e13330_1_4 .concat [ 4 4 4 4], LS_0000023435e13330_0_16, LS_0000023435e13330_0_20, LS_0000023435e13330_0_24, LS_0000023435e13330_0_28;
L_0000023435e13330 .concat [ 16 16 0 0], LS_0000023435e13330_1_0, LS_0000023435e13330_1_4;
L_0000023435e12b10 .part L_0000023435e11f30, 0, 1;
LS_0000023435e140f0_0_0 .concat [ 1 1 1 1], L_0000023435e12b10, L_0000023435e12b10, L_0000023435e12b10, L_0000023435e12b10;
LS_0000023435e140f0_0_4 .concat [ 1 1 1 1], L_0000023435e12b10, L_0000023435e12b10, L_0000023435e12b10, L_0000023435e12b10;
LS_0000023435e140f0_0_8 .concat [ 1 1 1 1], L_0000023435e12b10, L_0000023435e12b10, L_0000023435e12b10, L_0000023435e12b10;
LS_0000023435e140f0_0_12 .concat [ 1 1 1 1], L_0000023435e12b10, L_0000023435e12b10, L_0000023435e12b10, L_0000023435e12b10;
LS_0000023435e140f0_0_16 .concat [ 1 1 1 1], L_0000023435e12b10, L_0000023435e12b10, L_0000023435e12b10, L_0000023435e12b10;
LS_0000023435e140f0_0_20 .concat [ 1 1 1 1], L_0000023435e12b10, L_0000023435e12b10, L_0000023435e12b10, L_0000023435e12b10;
LS_0000023435e140f0_0_24 .concat [ 1 1 1 1], L_0000023435e12b10, L_0000023435e12b10, L_0000023435e12b10, L_0000023435e12b10;
LS_0000023435e140f0_0_28 .concat [ 1 1 1 1], L_0000023435e12b10, L_0000023435e12b10, L_0000023435e12b10, L_0000023435e12b10;
LS_0000023435e140f0_1_0 .concat [ 4 4 4 4], LS_0000023435e140f0_0_0, LS_0000023435e140f0_0_4, LS_0000023435e140f0_0_8, LS_0000023435e140f0_0_12;
LS_0000023435e140f0_1_4 .concat [ 4 4 4 4], LS_0000023435e140f0_0_16, LS_0000023435e140f0_0_20, LS_0000023435e140f0_0_24, LS_0000023435e140f0_0_28;
L_0000023435e140f0 .concat [ 16 16 0 0], LS_0000023435e140f0_1_0, LS_0000023435e140f0_1_4;
L_0000023435e131f0 .part L_0000023435e11f30, 1, 1;
LS_0000023435e122f0_0_0 .concat [ 1 1 1 1], L_0000023435e131f0, L_0000023435e131f0, L_0000023435e131f0, L_0000023435e131f0;
LS_0000023435e122f0_0_4 .concat [ 1 1 1 1], L_0000023435e131f0, L_0000023435e131f0, L_0000023435e131f0, L_0000023435e131f0;
LS_0000023435e122f0_0_8 .concat [ 1 1 1 1], L_0000023435e131f0, L_0000023435e131f0, L_0000023435e131f0, L_0000023435e131f0;
LS_0000023435e122f0_0_12 .concat [ 1 1 1 1], L_0000023435e131f0, L_0000023435e131f0, L_0000023435e131f0, L_0000023435e131f0;
LS_0000023435e122f0_0_16 .concat [ 1 1 1 1], L_0000023435e131f0, L_0000023435e131f0, L_0000023435e131f0, L_0000023435e131f0;
LS_0000023435e122f0_0_20 .concat [ 1 1 1 1], L_0000023435e131f0, L_0000023435e131f0, L_0000023435e131f0, L_0000023435e131f0;
LS_0000023435e122f0_0_24 .concat [ 1 1 1 1], L_0000023435e131f0, L_0000023435e131f0, L_0000023435e131f0, L_0000023435e131f0;
LS_0000023435e122f0_0_28 .concat [ 1 1 1 1], L_0000023435e131f0, L_0000023435e131f0, L_0000023435e131f0, L_0000023435e131f0;
LS_0000023435e122f0_1_0 .concat [ 4 4 4 4], LS_0000023435e122f0_0_0, LS_0000023435e122f0_0_4, LS_0000023435e122f0_0_8, LS_0000023435e122f0_0_12;
LS_0000023435e122f0_1_4 .concat [ 4 4 4 4], LS_0000023435e122f0_0_16, LS_0000023435e122f0_0_20, LS_0000023435e122f0_0_24, LS_0000023435e122f0_0_28;
L_0000023435e122f0 .concat [ 16 16 0 0], LS_0000023435e122f0_1_0, LS_0000023435e122f0_1_4;
L_0000023435e12390 .part L_0000023435e11f30, 0, 1;
LS_0000023435e12570_0_0 .concat [ 1 1 1 1], L_0000023435e7a660, L_0000023435e7a660, L_0000023435e7a660, L_0000023435e7a660;
LS_0000023435e12570_0_4 .concat [ 1 1 1 1], L_0000023435e7a660, L_0000023435e7a660, L_0000023435e7a660, L_0000023435e7a660;
LS_0000023435e12570_0_8 .concat [ 1 1 1 1], L_0000023435e7a660, L_0000023435e7a660, L_0000023435e7a660, L_0000023435e7a660;
LS_0000023435e12570_0_12 .concat [ 1 1 1 1], L_0000023435e7a660, L_0000023435e7a660, L_0000023435e7a660, L_0000023435e7a660;
LS_0000023435e12570_0_16 .concat [ 1 1 1 1], L_0000023435e7a660, L_0000023435e7a660, L_0000023435e7a660, L_0000023435e7a660;
LS_0000023435e12570_0_20 .concat [ 1 1 1 1], L_0000023435e7a660, L_0000023435e7a660, L_0000023435e7a660, L_0000023435e7a660;
LS_0000023435e12570_0_24 .concat [ 1 1 1 1], L_0000023435e7a660, L_0000023435e7a660, L_0000023435e7a660, L_0000023435e7a660;
LS_0000023435e12570_0_28 .concat [ 1 1 1 1], L_0000023435e7a660, L_0000023435e7a660, L_0000023435e7a660, L_0000023435e7a660;
LS_0000023435e12570_1_0 .concat [ 4 4 4 4], LS_0000023435e12570_0_0, LS_0000023435e12570_0_4, LS_0000023435e12570_0_8, LS_0000023435e12570_0_12;
LS_0000023435e12570_1_4 .concat [ 4 4 4 4], LS_0000023435e12570_0_16, LS_0000023435e12570_0_20, LS_0000023435e12570_0_24, LS_0000023435e12570_0_28;
L_0000023435e12570 .concat [ 16 16 0 0], LS_0000023435e12570_1_0, LS_0000023435e12570_1_4;
L_0000023435e13650 .part L_0000023435e11f30, 1, 1;
LS_0000023435e126b0_0_0 .concat [ 1 1 1 1], L_0000023435e13650, L_0000023435e13650, L_0000023435e13650, L_0000023435e13650;
LS_0000023435e126b0_0_4 .concat [ 1 1 1 1], L_0000023435e13650, L_0000023435e13650, L_0000023435e13650, L_0000023435e13650;
LS_0000023435e126b0_0_8 .concat [ 1 1 1 1], L_0000023435e13650, L_0000023435e13650, L_0000023435e13650, L_0000023435e13650;
LS_0000023435e126b0_0_12 .concat [ 1 1 1 1], L_0000023435e13650, L_0000023435e13650, L_0000023435e13650, L_0000023435e13650;
LS_0000023435e126b0_0_16 .concat [ 1 1 1 1], L_0000023435e13650, L_0000023435e13650, L_0000023435e13650, L_0000023435e13650;
LS_0000023435e126b0_0_20 .concat [ 1 1 1 1], L_0000023435e13650, L_0000023435e13650, L_0000023435e13650, L_0000023435e13650;
LS_0000023435e126b0_0_24 .concat [ 1 1 1 1], L_0000023435e13650, L_0000023435e13650, L_0000023435e13650, L_0000023435e13650;
LS_0000023435e126b0_0_28 .concat [ 1 1 1 1], L_0000023435e13650, L_0000023435e13650, L_0000023435e13650, L_0000023435e13650;
LS_0000023435e126b0_1_0 .concat [ 4 4 4 4], LS_0000023435e126b0_0_0, LS_0000023435e126b0_0_4, LS_0000023435e126b0_0_8, LS_0000023435e126b0_0_12;
LS_0000023435e126b0_1_4 .concat [ 4 4 4 4], LS_0000023435e126b0_0_16, LS_0000023435e126b0_0_20, LS_0000023435e126b0_0_24, LS_0000023435e126b0_0_28;
L_0000023435e126b0 .concat [ 16 16 0 0], LS_0000023435e126b0_1_0, LS_0000023435e126b0_1_4;
L_0000023435e127f0 .part L_0000023435e11f30, 0, 1;
LS_0000023435e12890_0_0 .concat [ 1 1 1 1], L_0000023435e127f0, L_0000023435e127f0, L_0000023435e127f0, L_0000023435e127f0;
LS_0000023435e12890_0_4 .concat [ 1 1 1 1], L_0000023435e127f0, L_0000023435e127f0, L_0000023435e127f0, L_0000023435e127f0;
LS_0000023435e12890_0_8 .concat [ 1 1 1 1], L_0000023435e127f0, L_0000023435e127f0, L_0000023435e127f0, L_0000023435e127f0;
LS_0000023435e12890_0_12 .concat [ 1 1 1 1], L_0000023435e127f0, L_0000023435e127f0, L_0000023435e127f0, L_0000023435e127f0;
LS_0000023435e12890_0_16 .concat [ 1 1 1 1], L_0000023435e127f0, L_0000023435e127f0, L_0000023435e127f0, L_0000023435e127f0;
LS_0000023435e12890_0_20 .concat [ 1 1 1 1], L_0000023435e127f0, L_0000023435e127f0, L_0000023435e127f0, L_0000023435e127f0;
LS_0000023435e12890_0_24 .concat [ 1 1 1 1], L_0000023435e127f0, L_0000023435e127f0, L_0000023435e127f0, L_0000023435e127f0;
LS_0000023435e12890_0_28 .concat [ 1 1 1 1], L_0000023435e127f0, L_0000023435e127f0, L_0000023435e127f0, L_0000023435e127f0;
LS_0000023435e12890_1_0 .concat [ 4 4 4 4], LS_0000023435e12890_0_0, LS_0000023435e12890_0_4, LS_0000023435e12890_0_8, LS_0000023435e12890_0_12;
LS_0000023435e12890_1_4 .concat [ 4 4 4 4], LS_0000023435e12890_0_16, LS_0000023435e12890_0_20, LS_0000023435e12890_0_24, LS_0000023435e12890_0_28;
L_0000023435e12890 .concat [ 16 16 0 0], LS_0000023435e12890_1_0, LS_0000023435e12890_1_4;
S_0000023435ddabe0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000023435ddaa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023435e7a740 .functor AND 32, L_0000023435e14730, L_0000023435e13150, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023435ddc560_0 .net "in1", 31 0, L_0000023435e14730;  1 drivers
v0000023435ddef40_0 .net "in2", 31 0, L_0000023435e13150;  1 drivers
v0000023435dde4a0_0 .net "out", 31 0, L_0000023435e7a740;  alias, 1 drivers
S_0000023435ddad70 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000023435ddaa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023435e7b690 .functor AND 32, L_0000023435e13330, L_0000023435e140f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023435dde360_0 .net "in1", 31 0, L_0000023435e13330;  1 drivers
v0000023435ddee00_0 .net "in2", 31 0, L_0000023435e140f0;  1 drivers
v0000023435dde180_0 .net "out", 31 0, L_0000023435e7b690;  alias, 1 drivers
S_0000023435ddaf00 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000023435ddaa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023435e7b930 .functor AND 32, L_0000023435e122f0, L_0000023435e12570, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023435dde9a0_0 .net "in1", 31 0, L_0000023435e122f0;  1 drivers
v0000023435dde2c0_0 .net "in2", 31 0, L_0000023435e12570;  1 drivers
v0000023435dde220_0 .net "out", 31 0, L_0000023435e7b930;  alias, 1 drivers
S_0000023435ddff20 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000023435ddaa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000023435e7a6d0 .functor AND 32, L_0000023435e126b0, L_0000023435e12890, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023435dde7c0_0 .net "in1", 31 0, L_0000023435e126b0;  1 drivers
v0000023435ddf080_0 .net "in2", 31 0, L_0000023435e12890;  1 drivers
v0000023435ddf620_0 .net "out", 31 0, L_0000023435e7a6d0;  alias, 1 drivers
S_0000023435de11e0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000023435d8cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000023435de58b0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023435de58e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023435de5920 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023435de5958 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023435de5990 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023435de59c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023435de5a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023435de5a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023435de5a70 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023435de5aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023435de5ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023435de5b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023435de5b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023435de5b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023435de5bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023435de5bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023435de5c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023435de5c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023435de5ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023435de5cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023435de5d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023435de5d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023435de5d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023435de5db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023435de5df0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000023435de2760_0 .var "EX1_PC", 31 0;
v0000023435de1ea0_0 .var "EX1_PFC", 31 0;
v0000023435de1fe0_0 .var "EX1_forward_to_B", 31 0;
v0000023435de3020_0 .var "EX1_is_beq", 0 0;
v0000023435de2800_0 .var "EX1_is_bne", 0 0;
v0000023435de28a0_0 .var "EX1_is_jal", 0 0;
v0000023435de2080_0 .var "EX1_is_jr", 0 0;
v0000023435de2ee0_0 .var "EX1_is_oper2_immed", 0 0;
v0000023435de3ac0_0 .var "EX1_memread", 0 0;
v0000023435de3480_0 .var "EX1_memwrite", 0 0;
v0000023435de2120_0 .var "EX1_opcode", 11 0;
v0000023435de4060_0 .var "EX1_predicted", 0 0;
v0000023435de3fc0_0 .var "EX1_rd_ind", 4 0;
v0000023435de29e0_0 .var "EX1_rd_indzero", 0 0;
v0000023435de30c0_0 .var "EX1_regwrite", 0 0;
v0000023435de2300_0 .var "EX1_rs1", 31 0;
v0000023435de3520_0 .var "EX1_rs1_ind", 4 0;
v0000023435de2940_0 .var "EX1_rs2", 31 0;
v0000023435de2bc0_0 .var "EX1_rs2_ind", 4 0;
v0000023435de2e40_0 .net "FLUSH", 0 0, v0000023435deabf0_0;  alias, 1 drivers
v0000023435de32a0_0 .net "ID_PC", 31 0, v0000023435de7810_0;  alias, 1 drivers
v0000023435de2620_0 .net "ID_PFC_to_EX", 31 0, L_0000023435e0fb90;  alias, 1 drivers
v0000023435de2440_0 .net "ID_forward_to_B", 31 0, L_0000023435e10ef0;  alias, 1 drivers
v0000023435de1900_0 .net "ID_is_beq", 0 0, L_0000023435e10b30;  alias, 1 drivers
v0000023435de2d00_0 .net "ID_is_bne", 0 0, L_0000023435e10bd0;  alias, 1 drivers
v0000023435de2c60_0 .net "ID_is_jal", 0 0, L_0000023435e12f70;  alias, 1 drivers
v0000023435de24e0_0 .net "ID_is_jr", 0 0, L_0000023435e10d10;  alias, 1 drivers
v0000023435de3c00_0 .net "ID_is_oper2_immed", 0 0, L_0000023435e165e0;  alias, 1 drivers
v0000023435de1d60_0 .net "ID_memread", 0 0, L_0000023435e13ab0;  alias, 1 drivers
v0000023435de1ae0_0 .net "ID_memwrite", 0 0, L_0000023435e136f0;  alias, 1 drivers
v0000023435de3160_0 .net "ID_opcode", 11 0, v0000023435e015a0_0;  alias, 1 drivers
v0000023435de2580_0 .net "ID_predicted", 0 0, v0000023435de91b0_0;  alias, 1 drivers
v0000023435de3b60_0 .net "ID_rd_ind", 4 0, v0000023435e01fa0_0;  alias, 1 drivers
v0000023435de2da0_0 .net "ID_rd_indzero", 0 0, L_0000023435e13b50;  1 drivers
v0000023435de35c0_0 .net "ID_regwrite", 0 0, L_0000023435e142d0;  alias, 1 drivers
v0000023435de3ca0_0 .net "ID_rs1", 31 0, v0000023435dede90_0;  alias, 1 drivers
v0000023435de2f80_0 .net "ID_rs1_ind", 4 0, v0000023435dffca0_0;  alias, 1 drivers
v0000023435de3700_0 .net "ID_rs2", 31 0, v0000023435dee070_0;  alias, 1 drivers
v0000023435de1c20_0 .net "ID_rs2_ind", 4 0, v0000023435e00ce0_0;  alias, 1 drivers
v0000023435de38e0_0 .net "clk", 0 0, L_0000023435e159a0;  1 drivers
v0000023435de1a40_0 .net "rst", 0 0, v0000023435e0edd0_0;  alias, 1 drivers
E_0000023435d593b0 .event posedge, v0000023435dd4be0_0, v0000023435de38e0_0;
S_0000023435ddfc00 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000023435d8cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000023435de5e30 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023435de5e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023435de5ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023435de5ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023435de5f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023435de5f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023435de5f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023435de5fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023435de5ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023435de6028 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023435de6060 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023435de6098 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023435de60d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023435de6108 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023435de6140 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023435de6178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023435de61b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023435de61e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023435de6220 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023435de6258 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023435de6290 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023435de62c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023435de6300 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023435de6338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023435de6370 .param/l "xori" 0 9 12, C4<001110000000>;
v0000023435de19a0_0 .net "EX1_ALU_OPER1", 31 0, L_0000023435e16ea0;  alias, 1 drivers
v0000023435de1cc0_0 .net "EX1_ALU_OPER2", 31 0, L_0000023435e7a350;  alias, 1 drivers
v0000023435de37a0_0 .net "EX1_PC", 31 0, v0000023435de2760_0;  alias, 1 drivers
v0000023435de3840_0 .net "EX1_PFC_to_IF", 31 0, L_0000023435e13790;  alias, 1 drivers
v0000023435de3a20_0 .net "EX1_forward_to_B", 31 0, v0000023435de1fe0_0;  alias, 1 drivers
v0000023435de5640_0 .net "EX1_is_beq", 0 0, v0000023435de3020_0;  alias, 1 drivers
v0000023435de50a0_0 .net "EX1_is_bne", 0 0, v0000023435de2800_0;  alias, 1 drivers
v0000023435de4740_0 .net "EX1_is_jal", 0 0, v0000023435de28a0_0;  alias, 1 drivers
v0000023435de56e0_0 .net "EX1_is_jr", 0 0, v0000023435de2080_0;  alias, 1 drivers
v0000023435de51e0_0 .net "EX1_is_oper2_immed", 0 0, v0000023435de2ee0_0;  alias, 1 drivers
v0000023435de5320_0 .net "EX1_memread", 0 0, v0000023435de3ac0_0;  alias, 1 drivers
v0000023435de4380_0 .net "EX1_memwrite", 0 0, v0000023435de3480_0;  alias, 1 drivers
v0000023435de4420_0 .net "EX1_opcode", 11 0, v0000023435de2120_0;  alias, 1 drivers
v0000023435de44c0_0 .net "EX1_predicted", 0 0, v0000023435de4060_0;  alias, 1 drivers
v0000023435de4ec0_0 .net "EX1_rd_ind", 4 0, v0000023435de3fc0_0;  alias, 1 drivers
v0000023435de5280_0 .net "EX1_rd_indzero", 0 0, v0000023435de29e0_0;  alias, 1 drivers
v0000023435de4d80_0 .net "EX1_regwrite", 0 0, v0000023435de30c0_0;  alias, 1 drivers
v0000023435de4e20_0 .net "EX1_rs1", 31 0, v0000023435de2300_0;  alias, 1 drivers
v0000023435de55a0_0 .net "EX1_rs1_ind", 4 0, v0000023435de3520_0;  alias, 1 drivers
v0000023435de53c0_0 .net "EX1_rs2_ind", 4 0, v0000023435de2bc0_0;  alias, 1 drivers
v0000023435de42e0_0 .net "EX1_rs2_out", 31 0, L_0000023435e7b770;  alias, 1 drivers
v0000023435de4b00_0 .var "EX2_ALU_OPER1", 31 0;
v0000023435de4560_0 .var "EX2_ALU_OPER2", 31 0;
v0000023435de4ba0_0 .var "EX2_PC", 31 0;
v0000023435de4600_0 .var "EX2_PFC_to_IF", 31 0;
v0000023435de4880_0 .var "EX2_forward_to_B", 31 0;
v0000023435de4920_0 .var "EX2_is_beq", 0 0;
v0000023435de4f60_0 .var "EX2_is_bne", 0 0;
v0000023435de49c0_0 .var "EX2_is_jal", 0 0;
v0000023435de5780_0 .var "EX2_is_jr", 0 0;
v0000023435de4c40_0 .var "EX2_is_oper2_immed", 0 0;
v0000023435de4ce0_0 .var "EX2_memread", 0 0;
v0000023435de5000_0 .var "EX2_memwrite", 0 0;
v0000023435de4240_0 .var "EX2_opcode", 11 0;
v0000023435de5140_0 .var "EX2_predicted", 0 0;
v0000023435de46a0_0 .var "EX2_rd_ind", 4 0;
v0000023435de4100_0 .var "EX2_rd_indzero", 0 0;
v0000023435de41a0_0 .var "EX2_regwrite", 0 0;
v0000023435de5460_0 .var "EX2_rs1", 31 0;
v0000023435de47e0_0 .var "EX2_rs1_ind", 4 0;
v0000023435de5500_0 .var "EX2_rs2_ind", 4 0;
v0000023435de4a60_0 .var "EX2_rs2_out", 31 0;
v0000023435dea470_0 .net "FLUSH", 0 0, v0000023435deac90_0;  alias, 1 drivers
v0000023435de9390_0 .net "clk", 0 0, L_0000023435e7b2a0;  1 drivers
v0000023435de9d90_0 .net "rst", 0 0, v0000023435e0edd0_0;  alias, 1 drivers
E_0000023435d59670 .event posedge, v0000023435dd4be0_0, v0000023435de9390_0;
S_0000023435ddf8e0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000023435d8cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000023435dee3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023435dee3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023435dee430 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023435dee468 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023435dee4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023435dee4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023435dee510 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023435dee548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023435dee580 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023435dee5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023435dee5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023435dee628 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023435dee660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023435dee698 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023435dee6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023435dee708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023435dee740 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023435dee778 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023435dee7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023435dee7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023435dee820 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023435dee858 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023435dee890 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023435dee8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023435dee900 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000023435e15f50 .functor OR 1, L_0000023435e10b30, L_0000023435e10bd0, C4<0>, C4<0>;
L_0000023435e163b0 .functor AND 1, L_0000023435e15f50, L_0000023435e157e0, C4<1>, C4<1>;
L_0000023435e15e00 .functor OR 1, L_0000023435e10b30, L_0000023435e10bd0, C4<0>, C4<0>;
L_0000023435e16a40 .functor AND 1, L_0000023435e15e00, L_0000023435e157e0, C4<1>, C4<1>;
L_0000023435e16420 .functor OR 1, L_0000023435e10b30, L_0000023435e10bd0, C4<0>, C4<0>;
L_0000023435e153f0 .functor AND 1, L_0000023435e16420, v0000023435de91b0_0, C4<1>, C4<1>;
v0000023435de6af0_0 .net "EX1_memread", 0 0, v0000023435de3ac0_0;  alias, 1 drivers
v0000023435de6870_0 .net "EX1_opcode", 11 0, v0000023435de2120_0;  alias, 1 drivers
v0000023435de8490_0 .net "EX1_rd_ind", 4 0, v0000023435de3fc0_0;  alias, 1 drivers
v0000023435de8ad0_0 .net "EX1_rd_indzero", 0 0, v0000023435de29e0_0;  alias, 1 drivers
v0000023435de79f0_0 .net "EX2_memread", 0 0, v0000023435de4ce0_0;  alias, 1 drivers
v0000023435de7f90_0 .net "EX2_opcode", 11 0, v0000023435de4240_0;  alias, 1 drivers
v0000023435de7db0_0 .net "EX2_rd_ind", 4 0, v0000023435de46a0_0;  alias, 1 drivers
v0000023435de69b0_0 .net "EX2_rd_indzero", 0 0, v0000023435de4100_0;  alias, 1 drivers
v0000023435de83f0_0 .net "ID_EX1_flush", 0 0, v0000023435deabf0_0;  alias, 1 drivers
v0000023435de67d0_0 .net "ID_EX2_flush", 0 0, v0000023435deac90_0;  alias, 1 drivers
v0000023435de8170_0 .net "ID_is_beq", 0 0, L_0000023435e10b30;  alias, 1 drivers
v0000023435de7950_0 .net "ID_is_bne", 0 0, L_0000023435e10bd0;  alias, 1 drivers
v0000023435de6c30_0 .net "ID_is_j", 0 0, L_0000023435e12cf0;  alias, 1 drivers
v0000023435de7270_0 .net "ID_is_jal", 0 0, L_0000023435e12f70;  alias, 1 drivers
v0000023435de7e50_0 .net "ID_is_jr", 0 0, L_0000023435e10d10;  alias, 1 drivers
v0000023435de6a50_0 .net "ID_opcode", 11 0, v0000023435e015a0_0;  alias, 1 drivers
v0000023435de8210_0 .net "ID_rs1_ind", 4 0, v0000023435dffca0_0;  alias, 1 drivers
v0000023435de78b0_0 .net "ID_rs2_ind", 4 0, v0000023435e00ce0_0;  alias, 1 drivers
v0000023435de7a90_0 .net "IF_ID_flush", 0 0, v0000023435ded8f0_0;  alias, 1 drivers
v0000023435de88f0_0 .net "IF_ID_write", 0 0, v0000023435dec950_0;  alias, 1 drivers
v0000023435de7ef0_0 .net "PC_src", 2 0, L_0000023435e10770;  alias, 1 drivers
v0000023435de76d0_0 .net "PFC_to_EX", 31 0, L_0000023435e0fb90;  alias, 1 drivers
v0000023435de7c70_0 .net "PFC_to_IF", 31 0, L_0000023435e101d0;  alias, 1 drivers
v0000023435de65f0_0 .net "WB_rd_ind", 4 0, v0000023435dfbb00_0;  alias, 1 drivers
v0000023435de7d10_0 .net "Wrong_prediction", 0 0, L_0000023435e7bd20;  alias, 1 drivers
v0000023435de8990_0 .net *"_ivl_11", 0 0, L_0000023435e16a40;  1 drivers
v0000023435de8b70_0 .net *"_ivl_13", 9 0, L_0000023435e103b0;  1 drivers
v0000023435de7310_0 .net *"_ivl_15", 9 0, L_0000023435e11530;  1 drivers
v0000023435de6910_0 .net *"_ivl_16", 9 0, L_0000023435e115d0;  1 drivers
v0000023435de6b90_0 .net *"_ivl_19", 9 0, L_0000023435e11a30;  1 drivers
v0000023435de85d0_0 .net *"_ivl_20", 9 0, L_0000023435e10810;  1 drivers
v0000023435de87b0_0 .net *"_ivl_25", 0 0, L_0000023435e16420;  1 drivers
v0000023435de8030_0 .net *"_ivl_27", 0 0, L_0000023435e153f0;  1 drivers
v0000023435de6cd0_0 .net *"_ivl_29", 9 0, L_0000023435e0f910;  1 drivers
v0000023435de7b30_0 .net *"_ivl_3", 0 0, L_0000023435e15f50;  1 drivers
L_0000023435e301f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000023435de80d0_0 .net/2u *"_ivl_30", 9 0, L_0000023435e301f0;  1 drivers
v0000023435de7130_0 .net *"_ivl_32", 9 0, L_0000023435e10090;  1 drivers
v0000023435de6d70_0 .net *"_ivl_35", 9 0, L_0000023435e0fe10;  1 drivers
v0000023435de6410_0 .net *"_ivl_37", 9 0, L_0000023435e10630;  1 drivers
v0000023435de8a30_0 .net *"_ivl_38", 9 0, L_0000023435e106d0;  1 drivers
v0000023435de64b0_0 .net *"_ivl_40", 9 0, L_0000023435e0f9b0;  1 drivers
L_0000023435e30238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023435de8670_0 .net/2s *"_ivl_45", 21 0, L_0000023435e30238;  1 drivers
L_0000023435e30280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023435de8850_0 .net/2s *"_ivl_50", 21 0, L_0000023435e30280;  1 drivers
v0000023435de7bd0_0 .net *"_ivl_9", 0 0, L_0000023435e15e00;  1 drivers
v0000023435de82b0_0 .net "clk", 0 0, L_0000023435d50d50;  alias, 1 drivers
v0000023435de6e10_0 .net "forward_to_B", 31 0, L_0000023435e10ef0;  alias, 1 drivers
v0000023435de6550_0 .net "imm", 31 0, v0000023435debe10_0;  1 drivers
v0000023435de73b0_0 .net "inst", 31 0, v0000023435de7770_0;  alias, 1 drivers
v0000023435de6eb0_0 .net "is_branch_and_taken", 0 0, L_0000023435e163b0;  alias, 1 drivers
v0000023435de8350_0 .net "is_oper2_immed", 0 0, L_0000023435e165e0;  alias, 1 drivers
v0000023435de6f50_0 .net "mem_read", 0 0, L_0000023435e13ab0;  alias, 1 drivers
v0000023435de8710_0 .net "mem_write", 0 0, L_0000023435e136f0;  alias, 1 drivers
v0000023435de6690_0 .net "pc", 31 0, v0000023435de7810_0;  alias, 1 drivers
v0000023435de8530_0 .net "pc_write", 0 0, v0000023435decef0_0;  alias, 1 drivers
v0000023435de6ff0_0 .net "predicted", 0 0, L_0000023435e157e0;  1 drivers
v0000023435de7590_0 .net "predicted_to_EX", 0 0, v0000023435de91b0_0;  alias, 1 drivers
v0000023435de6730_0 .net "reg_write", 0 0, L_0000023435e142d0;  alias, 1 drivers
v0000023435de7090_0 .net "reg_write_from_wb", 0 0, v0000023435dfb6a0_0;  alias, 1 drivers
v0000023435de71d0_0 .net "rs1", 31 0, v0000023435dede90_0;  alias, 1 drivers
v0000023435de7450_0 .net "rs2", 31 0, v0000023435dee070_0;  alias, 1 drivers
v0000023435de74f0_0 .net "rst", 0 0, v0000023435e0edd0_0;  alias, 1 drivers
v0000023435de7630_0 .net "wr_reg_data", 31 0, L_0000023435e96e00;  alias, 1 drivers
L_0000023435e10ef0 .functor MUXZ 32, v0000023435dee070_0, v0000023435debe10_0, L_0000023435e165e0, C4<>;
L_0000023435e103b0 .part v0000023435de7810_0, 0, 10;
L_0000023435e11530 .part v0000023435de7770_0, 0, 10;
L_0000023435e115d0 .arith/sum 10, L_0000023435e103b0, L_0000023435e11530;
L_0000023435e11a30 .part v0000023435de7770_0, 0, 10;
L_0000023435e10810 .functor MUXZ 10, L_0000023435e11a30, L_0000023435e115d0, L_0000023435e16a40, C4<>;
L_0000023435e0f910 .part v0000023435de7810_0, 0, 10;
L_0000023435e10090 .arith/sum 10, L_0000023435e0f910, L_0000023435e301f0;
L_0000023435e0fe10 .part v0000023435de7810_0, 0, 10;
L_0000023435e10630 .part v0000023435de7770_0, 0, 10;
L_0000023435e106d0 .arith/sum 10, L_0000023435e0fe10, L_0000023435e10630;
L_0000023435e0f9b0 .functor MUXZ 10, L_0000023435e106d0, L_0000023435e10090, L_0000023435e153f0, C4<>;
L_0000023435e101d0 .concat8 [ 10 22 0 0], L_0000023435e10810, L_0000023435e30238;
L_0000023435e0fb90 .concat8 [ 10 22 0 0], L_0000023435e0f9b0, L_0000023435e30280;
S_0000023435de1050 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000023435ddf8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000023435dee940 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023435dee978 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023435dee9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023435dee9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023435deea20 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023435deea58 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023435deea90 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023435deeac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023435deeb00 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023435deeb38 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023435deeb70 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023435deeba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023435deebe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023435deec18 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023435deec50 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023435deec88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023435deecc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023435deecf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023435deed30 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023435deed68 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023435deeda0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023435deedd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023435deee10 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023435deee48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023435deee80 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000023435e15af0 .functor OR 1, L_0000023435e157e0, L_0000023435e0fc30, C4<0>, C4<0>;
L_0000023435e15ee0 .functor OR 1, L_0000023435e15af0, L_0000023435e0fff0, C4<0>, C4<0>;
v0000023435dea650_0 .net "EX1_opcode", 11 0, v0000023435de2120_0;  alias, 1 drivers
v0000023435de9250_0 .net "EX2_opcode", 11 0, v0000023435de4240_0;  alias, 1 drivers
v0000023435deb2d0_0 .net "ID_opcode", 11 0, v0000023435e015a0_0;  alias, 1 drivers
v0000023435de9bb0_0 .net "PC_src", 2 0, L_0000023435e10770;  alias, 1 drivers
v0000023435deb230_0 .net "Wrong_prediction", 0 0, L_0000023435e7bd20;  alias, 1 drivers
L_0000023435e303e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000023435de92f0_0 .net/2u *"_ivl_0", 2 0, L_0000023435e303e8;  1 drivers
v0000023435dea6f0_0 .net *"_ivl_10", 0 0, L_0000023435e11170;  1 drivers
L_0000023435e30508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000023435deaf10_0 .net/2u *"_ivl_12", 2 0, L_0000023435e30508;  1 drivers
L_0000023435e30550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000023435de8df0_0 .net/2u *"_ivl_14", 11 0, L_0000023435e30550;  1 drivers
v0000023435de9610_0 .net *"_ivl_16", 0 0, L_0000023435e0fc30;  1 drivers
v0000023435dea790_0 .net *"_ivl_19", 0 0, L_0000023435e15af0;  1 drivers
L_0000023435e30430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000023435deb050_0 .net/2u *"_ivl_2", 11 0, L_0000023435e30430;  1 drivers
L_0000023435e30598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000023435de9430_0 .net/2u *"_ivl_20", 11 0, L_0000023435e30598;  1 drivers
v0000023435dea830_0 .net *"_ivl_22", 0 0, L_0000023435e0fff0;  1 drivers
v0000023435dea010_0 .net *"_ivl_25", 0 0, L_0000023435e15ee0;  1 drivers
L_0000023435e305e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000023435de97f0_0 .net/2u *"_ivl_26", 2 0, L_0000023435e305e0;  1 drivers
L_0000023435e30628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000023435de8e90_0 .net/2u *"_ivl_28", 2 0, L_0000023435e30628;  1 drivers
v0000023435dead30_0 .net *"_ivl_30", 2 0, L_0000023435e11210;  1 drivers
v0000023435deab50_0 .net *"_ivl_32", 2 0, L_0000023435e118f0;  1 drivers
v0000023435dea290_0 .net *"_ivl_34", 2 0, L_0000023435e0fcd0;  1 drivers
v0000023435de9890_0 .net *"_ivl_4", 0 0, L_0000023435e108b0;  1 drivers
L_0000023435e30478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000023435dea330_0 .net/2u *"_ivl_6", 2 0, L_0000023435e30478;  1 drivers
L_0000023435e304c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000023435de94d0_0 .net/2u *"_ivl_8", 11 0, L_0000023435e304c0;  1 drivers
v0000023435de8cb0_0 .net "clk", 0 0, L_0000023435d50d50;  alias, 1 drivers
v0000023435dea3d0_0 .net "predicted", 0 0, L_0000023435e157e0;  alias, 1 drivers
v0000023435de9ed0_0 .net "predicted_to_EX", 0 0, v0000023435de91b0_0;  alias, 1 drivers
v0000023435de9930_0 .net "rst", 0 0, v0000023435e0edd0_0;  alias, 1 drivers
v0000023435dea8d0_0 .net "state", 1 0, v0000023435deafb0_0;  1 drivers
L_0000023435e108b0 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30430;
L_0000023435e11170 .cmp/eq 12, v0000023435de2120_0, L_0000023435e304c0;
L_0000023435e0fc30 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30550;
L_0000023435e0fff0 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30598;
L_0000023435e11210 .functor MUXZ 3, L_0000023435e30628, L_0000023435e305e0, L_0000023435e15ee0, C4<>;
L_0000023435e118f0 .functor MUXZ 3, L_0000023435e11210, L_0000023435e30508, L_0000023435e11170, C4<>;
L_0000023435e0fcd0 .functor MUXZ 3, L_0000023435e118f0, L_0000023435e30478, L_0000023435e108b0, C4<>;
L_0000023435e10770 .functor MUXZ 3, L_0000023435e0fcd0, L_0000023435e303e8, L_0000023435e7bd20, C4<>;
S_0000023435ddfd90 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000023435de1050;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000023435deeec0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023435deeef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023435deef30 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023435deef68 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023435deefa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023435deefd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023435def010 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023435def048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023435def080 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023435def0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023435def0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023435def128 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023435def160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023435def198 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023435def1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023435def208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023435def240 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023435def278 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023435def2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023435def2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023435def320 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023435def358 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023435def390 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023435def3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023435def400 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000023435e16b90 .functor OR 1, L_0000023435e0fd70, L_0000023435e11030, C4<0>, C4<0>;
L_0000023435e16490 .functor OR 1, L_0000023435e10e50, L_0000023435e10270, C4<0>, C4<0>;
L_0000023435e16c00 .functor AND 1, L_0000023435e16b90, L_0000023435e16490, C4<1>, C4<1>;
L_0000023435e15380 .functor NOT 1, L_0000023435e16c00, C4<0>, C4<0>, C4<0>;
L_0000023435e16500 .functor OR 1, v0000023435e0edd0_0, L_0000023435e15380, C4<0>, C4<0>;
L_0000023435e157e0 .functor NOT 1, L_0000023435e16500, C4<0>, C4<0>, C4<0>;
v0000023435de9f70_0 .net "EX_opcode", 11 0, v0000023435de4240_0;  alias, 1 drivers
v0000023435de9e30_0 .net "ID_opcode", 11 0, v0000023435e015a0_0;  alias, 1 drivers
v0000023435de9750_0 .net "Wrong_prediction", 0 0, L_0000023435e7bd20;  alias, 1 drivers
L_0000023435e302c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000023435dea5b0_0 .net/2u *"_ivl_0", 11 0, L_0000023435e302c8;  1 drivers
L_0000023435e30358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000023435de8d50_0 .net/2u *"_ivl_10", 1 0, L_0000023435e30358;  1 drivers
v0000023435dea0b0_0 .net *"_ivl_12", 0 0, L_0000023435e10e50;  1 drivers
L_0000023435e303a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000023435dea150_0 .net/2u *"_ivl_14", 1 0, L_0000023435e303a0;  1 drivers
v0000023435de9a70_0 .net *"_ivl_16", 0 0, L_0000023435e10270;  1 drivers
v0000023435deb370_0 .net *"_ivl_19", 0 0, L_0000023435e16490;  1 drivers
v0000023435de9110_0 .net *"_ivl_2", 0 0, L_0000023435e0fd70;  1 drivers
v0000023435dea1f0_0 .net *"_ivl_21", 0 0, L_0000023435e16c00;  1 drivers
v0000023435deadd0_0 .net *"_ivl_22", 0 0, L_0000023435e15380;  1 drivers
v0000023435dea510_0 .net *"_ivl_25", 0 0, L_0000023435e16500;  1 drivers
L_0000023435e30310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000023435deb190_0 .net/2u *"_ivl_4", 11 0, L_0000023435e30310;  1 drivers
v0000023435de8c10_0 .net *"_ivl_6", 0 0, L_0000023435e11030;  1 drivers
v0000023435de9b10_0 .net *"_ivl_9", 0 0, L_0000023435e16b90;  1 drivers
v0000023435de9cf0_0 .net "clk", 0 0, L_0000023435d50d50;  alias, 1 drivers
v0000023435dea970_0 .net "predicted", 0 0, L_0000023435e157e0;  alias, 1 drivers
v0000023435de91b0_0 .var "predicted_to_EX", 0 0;
v0000023435deae70_0 .net "rst", 0 0, v0000023435e0edd0_0;  alias, 1 drivers
v0000023435deafb0_0 .var "state", 1 0;
E_0000023435d58df0 .event posedge, v0000023435de9cf0_0, v0000023435dd4be0_0;
L_0000023435e0fd70 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e302c8;
L_0000023435e11030 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30310;
L_0000023435e10e50 .cmp/eq 2, v0000023435deafb0_0, L_0000023435e30358;
L_0000023435e10270 .cmp/eq 2, v0000023435deafb0_0, L_0000023435e303a0;
S_0000023435de0d30 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000023435ddf8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000023435df1450 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023435df1488 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023435df14c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023435df14f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023435df1530 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023435df1568 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023435df15a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023435df15d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023435df1610 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023435df1648 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023435df1680 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023435df16b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023435df16f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023435df1728 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023435df1760 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023435df1798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023435df17d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023435df1808 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023435df1840 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023435df1878 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023435df18b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023435df18e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023435df1920 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023435df1958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023435df1990 .param/l "xori" 0 9 12, C4<001110000000>;
v0000023435de9570_0 .net "EX1_memread", 0 0, v0000023435de3ac0_0;  alias, 1 drivers
v0000023435de96b0_0 .net "EX1_rd_ind", 4 0, v0000023435de3fc0_0;  alias, 1 drivers
v0000023435de9c50_0 .net "EX1_rd_indzero", 0 0, v0000023435de29e0_0;  alias, 1 drivers
v0000023435deaa10_0 .net "EX2_memread", 0 0, v0000023435de4ce0_0;  alias, 1 drivers
v0000023435deaab0_0 .net "EX2_rd_ind", 4 0, v0000023435de46a0_0;  alias, 1 drivers
v0000023435de99d0_0 .net "EX2_rd_indzero", 0 0, v0000023435de4100_0;  alias, 1 drivers
v0000023435deabf0_0 .var "ID_EX1_flush", 0 0;
v0000023435deac90_0 .var "ID_EX2_flush", 0 0;
v0000023435deb0f0_0 .net "ID_opcode", 11 0, v0000023435e015a0_0;  alias, 1 drivers
v0000023435de8f30_0 .net "ID_rs1_ind", 4 0, v0000023435dffca0_0;  alias, 1 drivers
v0000023435de8fd0_0 .net "ID_rs2_ind", 4 0, v0000023435e00ce0_0;  alias, 1 drivers
v0000023435dec950_0 .var "IF_ID_Write", 0 0;
v0000023435ded8f0_0 .var "IF_ID_flush", 0 0;
v0000023435decef0_0 .var "PC_Write", 0 0;
v0000023435dec310_0 .net "Wrong_prediction", 0 0, L_0000023435e7bd20;  alias, 1 drivers
E_0000023435d58e30/0 .event anyedge, v0000023435dd88d0_0, v0000023435de3ac0_0, v0000023435de29e0_0, v0000023435de2f80_0;
E_0000023435d58e30/1 .event anyedge, v0000023435de3fc0_0, v0000023435de1c20_0, v0000023435cf70f0_0, v0000023435de4100_0;
E_0000023435d58e30/2 .event anyedge, v0000023435dd5040_0, v0000023435de3160_0;
E_0000023435d58e30 .event/or E_0000023435d58e30/0, E_0000023435d58e30/1, E_0000023435d58e30/2;
S_0000023435de0560 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000023435ddf8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000023435df99e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023435df9a18 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023435df9a50 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023435df9a88 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023435df9ac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023435df9af8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023435df9b30 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023435df9b68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023435df9ba0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023435df9bd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023435df9c10 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023435df9c48 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023435df9c80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023435df9cb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023435df9cf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023435df9d28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023435df9d60 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023435df9d98 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023435df9dd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023435df9e08 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023435df9e40 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023435df9e78 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023435df9eb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023435df9ee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023435df9f20 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000023435e15700 .functor OR 1, L_0000023435e10130, L_0000023435e11ad0, C4<0>, C4<0>;
L_0000023435e16180 .functor OR 1, L_0000023435e15700, L_0000023435e11670, C4<0>, C4<0>;
L_0000023435e160a0 .functor OR 1, L_0000023435e16180, L_0000023435e10450, C4<0>, C4<0>;
L_0000023435e16570 .functor OR 1, L_0000023435e160a0, L_0000023435e11990, C4<0>, C4<0>;
L_0000023435e15bd0 .functor OR 1, L_0000023435e16570, L_0000023435e10950, C4<0>, C4<0>;
L_0000023435e15460 .functor OR 1, L_0000023435e15bd0, L_0000023435e117b0, C4<0>, C4<0>;
L_0000023435e15a80 .functor OR 1, L_0000023435e15460, L_0000023435e109f0, C4<0>, C4<0>;
L_0000023435e165e0 .functor OR 1, L_0000023435e15a80, L_0000023435e10a90, C4<0>, C4<0>;
L_0000023435e166c0 .functor OR 1, L_0000023435e13dd0, L_0000023435e14410, C4<0>, C4<0>;
L_0000023435e15850 .functor OR 1, L_0000023435e166c0, L_0000023435e13a10, C4<0>, C4<0>;
L_0000023435e158c0 .functor OR 1, L_0000023435e15850, L_0000023435e13470, C4<0>, C4<0>;
L_0000023435e15cb0 .functor OR 1, L_0000023435e158c0, L_0000023435e12430, C4<0>, C4<0>;
v0000023435deb910_0 .net "ID_opcode", 11 0, v0000023435e015a0_0;  alias, 1 drivers
L_0000023435e30670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000023435dec8b0_0 .net/2u *"_ivl_0", 11 0, L_0000023435e30670;  1 drivers
L_0000023435e30700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000023435deb410_0 .net/2u *"_ivl_10", 11 0, L_0000023435e30700;  1 drivers
L_0000023435e30bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000023435dec9f0_0 .net/2u *"_ivl_102", 11 0, L_0000023435e30bc8;  1 drivers
L_0000023435e30c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000023435debeb0_0 .net/2u *"_ivl_106", 11 0, L_0000023435e30c10;  1 drivers
v0000023435dece50_0 .net *"_ivl_12", 0 0, L_0000023435e11670;  1 drivers
v0000023435ded850_0 .net *"_ivl_15", 0 0, L_0000023435e16180;  1 drivers
L_0000023435e30748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000023435dedad0_0 .net/2u *"_ivl_16", 11 0, L_0000023435e30748;  1 drivers
v0000023435ded7b0_0 .net *"_ivl_18", 0 0, L_0000023435e10450;  1 drivers
v0000023435dec3b0_0 .net *"_ivl_2", 0 0, L_0000023435e10130;  1 drivers
v0000023435dec630_0 .net *"_ivl_21", 0 0, L_0000023435e160a0;  1 drivers
L_0000023435e30790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000023435dec1d0_0 .net/2u *"_ivl_22", 11 0, L_0000023435e30790;  1 drivers
v0000023435ded170_0 .net *"_ivl_24", 0 0, L_0000023435e11990;  1 drivers
v0000023435ded530_0 .net *"_ivl_27", 0 0, L_0000023435e16570;  1 drivers
L_0000023435e307d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000023435dedb70_0 .net/2u *"_ivl_28", 11 0, L_0000023435e307d8;  1 drivers
v0000023435dec770_0 .net *"_ivl_30", 0 0, L_0000023435e10950;  1 drivers
v0000023435decf90_0 .net *"_ivl_33", 0 0, L_0000023435e15bd0;  1 drivers
L_0000023435e30820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000023435debd70_0 .net/2u *"_ivl_34", 11 0, L_0000023435e30820;  1 drivers
v0000023435dec810_0 .net *"_ivl_36", 0 0, L_0000023435e117b0;  1 drivers
v0000023435decc70_0 .net *"_ivl_39", 0 0, L_0000023435e15460;  1 drivers
L_0000023435e306b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000023435decdb0_0 .net/2u *"_ivl_4", 11 0, L_0000023435e306b8;  1 drivers
L_0000023435e30868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000023435deb4b0_0 .net/2u *"_ivl_40", 11 0, L_0000023435e30868;  1 drivers
v0000023435deca90_0 .net *"_ivl_42", 0 0, L_0000023435e109f0;  1 drivers
v0000023435dec450_0 .net *"_ivl_45", 0 0, L_0000023435e15a80;  1 drivers
L_0000023435e308b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000023435decb30_0 .net/2u *"_ivl_46", 11 0, L_0000023435e308b0;  1 drivers
v0000023435ded710_0 .net *"_ivl_48", 0 0, L_0000023435e10a90;  1 drivers
L_0000023435e308f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000023435debcd0_0 .net/2u *"_ivl_52", 11 0, L_0000023435e308f8;  1 drivers
L_0000023435e30940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000023435decbd0_0 .net/2u *"_ivl_56", 11 0, L_0000023435e30940;  1 drivers
v0000023435decd10_0 .net *"_ivl_6", 0 0, L_0000023435e11ad0;  1 drivers
L_0000023435e30988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000023435ded030_0 .net/2u *"_ivl_60", 11 0, L_0000023435e30988;  1 drivers
L_0000023435e309d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000023435debf50_0 .net/2u *"_ivl_64", 11 0, L_0000023435e309d0;  1 drivers
L_0000023435e30a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000023435dec6d0_0 .net/2u *"_ivl_68", 11 0, L_0000023435e30a18;  1 drivers
L_0000023435e30a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000023435deb5f0_0 .net/2u *"_ivl_72", 11 0, L_0000023435e30a60;  1 drivers
v0000023435ded0d0_0 .net *"_ivl_74", 0 0, L_0000023435e13dd0;  1 drivers
L_0000023435e30aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000023435ded5d0_0 .net/2u *"_ivl_76", 11 0, L_0000023435e30aa8;  1 drivers
v0000023435ded210_0 .net *"_ivl_78", 0 0, L_0000023435e14410;  1 drivers
v0000023435ded990_0 .net *"_ivl_81", 0 0, L_0000023435e166c0;  1 drivers
L_0000023435e30af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000023435ded2b0_0 .net/2u *"_ivl_82", 11 0, L_0000023435e30af0;  1 drivers
v0000023435debff0_0 .net *"_ivl_84", 0 0, L_0000023435e13a10;  1 drivers
v0000023435deb550_0 .net *"_ivl_87", 0 0, L_0000023435e15850;  1 drivers
L_0000023435e30b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000023435ded670_0 .net/2u *"_ivl_88", 11 0, L_0000023435e30b38;  1 drivers
v0000023435ded3f0_0 .net *"_ivl_9", 0 0, L_0000023435e15700;  1 drivers
v0000023435deb870_0 .net *"_ivl_90", 0 0, L_0000023435e13470;  1 drivers
v0000023435deb9b0_0 .net *"_ivl_93", 0 0, L_0000023435e158c0;  1 drivers
L_0000023435e30b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000023435deb690_0 .net/2u *"_ivl_94", 11 0, L_0000023435e30b80;  1 drivers
v0000023435ded350_0 .net *"_ivl_96", 0 0, L_0000023435e12430;  1 drivers
v0000023435dec4f0_0 .net *"_ivl_99", 0 0, L_0000023435e15cb0;  1 drivers
v0000023435deb730_0 .net "is_beq", 0 0, L_0000023435e10b30;  alias, 1 drivers
v0000023435deb7d0_0 .net "is_bne", 0 0, L_0000023435e10bd0;  alias, 1 drivers
v0000023435ded490_0 .net "is_j", 0 0, L_0000023435e12cf0;  alias, 1 drivers
v0000023435deda30_0 .net "is_jal", 0 0, L_0000023435e12f70;  alias, 1 drivers
v0000023435dec090_0 .net "is_jr", 0 0, L_0000023435e10d10;  alias, 1 drivers
v0000023435deba50_0 .net "is_oper2_immed", 0 0, L_0000023435e165e0;  alias, 1 drivers
v0000023435debaf0_0 .net "memread", 0 0, L_0000023435e13ab0;  alias, 1 drivers
v0000023435debb90_0 .net "memwrite", 0 0, L_0000023435e136f0;  alias, 1 drivers
v0000023435debc30_0 .net "regwrite", 0 0, L_0000023435e142d0;  alias, 1 drivers
L_0000023435e10130 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30670;
L_0000023435e11ad0 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e306b8;
L_0000023435e11670 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30700;
L_0000023435e10450 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30748;
L_0000023435e11990 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30790;
L_0000023435e10950 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e307d8;
L_0000023435e117b0 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30820;
L_0000023435e109f0 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30868;
L_0000023435e10a90 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e308b0;
L_0000023435e10b30 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e308f8;
L_0000023435e10bd0 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30940;
L_0000023435e10d10 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30988;
L_0000023435e12f70 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e309d0;
L_0000023435e12cf0 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30a18;
L_0000023435e13dd0 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30a60;
L_0000023435e14410 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30aa8;
L_0000023435e13a10 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30af0;
L_0000023435e13470 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30b38;
L_0000023435e12430 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30b80;
L_0000023435e142d0 .reduce/nor L_0000023435e15cb0;
L_0000023435e13ab0 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30bc8;
L_0000023435e136f0 .cmp/eq 12, v0000023435e015a0_0, L_0000023435e30c10;
S_0000023435de00b0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000023435ddf8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000023435df9f60 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023435df9f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023435df9fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023435dfa008 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023435dfa040 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023435dfa078 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023435dfa0b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023435dfa0e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023435dfa120 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023435dfa158 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023435dfa190 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023435dfa1c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023435dfa200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023435dfa238 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023435dfa270 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023435dfa2a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023435dfa2e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023435dfa318 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023435dfa350 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023435dfa388 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023435dfa3c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023435dfa3f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023435dfa430 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023435dfa468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023435dfa4a0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000023435debe10_0 .var "Immed", 31 0;
v0000023435dec130_0 .net "Inst", 31 0, v0000023435de7770_0;  alias, 1 drivers
v0000023435dec270_0 .net "opcode", 11 0, v0000023435e015a0_0;  alias, 1 drivers
E_0000023435d59730 .event anyedge, v0000023435de3160_0, v0000023435dec130_0;
S_0000023435de0240 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000023435ddf8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000023435dede90_0 .var "Read_data1", 31 0;
v0000023435dee070_0 .var "Read_data2", 31 0;
v0000023435dee2f0_0 .net "Read_reg1", 4 0, v0000023435dffca0_0;  alias, 1 drivers
v0000023435dedfd0_0 .net "Read_reg2", 4 0, v0000023435e00ce0_0;  alias, 1 drivers
v0000023435dedf30_0 .net "Write_data", 31 0, L_0000023435e96e00;  alias, 1 drivers
v0000023435dee110_0 .net "Write_en", 0 0, v0000023435dfb6a0_0;  alias, 1 drivers
v0000023435dee250_0 .net "Write_reg", 4 0, v0000023435dfbb00_0;  alias, 1 drivers
v0000023435dee1b0_0 .net "clk", 0 0, L_0000023435d50d50;  alias, 1 drivers
v0000023435dedc10_0 .var/i "i", 31 0;
v0000023435dedd50 .array "reg_file", 0 31, 31 0;
v0000023435deddf0_0 .net "rst", 0 0, v0000023435e0edd0_0;  alias, 1 drivers
E_0000023435d59430 .event posedge, v0000023435de9cf0_0;
S_0000023435de03d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000023435de0240;
 .timescale 0 0;
v0000023435dedcb0_0 .var/i "i", 31 0;
S_0000023435de1370 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000023435d8cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000023435dfa4e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023435dfa518 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023435dfa550 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023435dfa588 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023435dfa5c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023435dfa5f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023435dfa630 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023435dfa668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023435dfa6a0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023435dfa6d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023435dfa710 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023435dfa748 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023435dfa780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023435dfa7b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023435dfa7f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023435dfa828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023435dfa860 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023435dfa898 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023435dfa8d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023435dfa908 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023435dfa940 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023435dfa978 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023435dfa9b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023435dfa9e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023435dfaa20 .param/l "xori" 0 9 12, C4<001110000000>;
v0000023435de7770_0 .var "ID_INST", 31 0;
v0000023435de7810_0 .var "ID_PC", 31 0;
v0000023435e015a0_0 .var "ID_opcode", 11 0;
v0000023435e01fa0_0 .var "ID_rd_ind", 4 0;
v0000023435dffca0_0 .var "ID_rs1_ind", 4 0;
v0000023435e00ce0_0 .var "ID_rs2_ind", 4 0;
v0000023435e00100_0 .net "IF_FLUSH", 0 0, v0000023435ded8f0_0;  alias, 1 drivers
v0000023435e02040_0 .net "IF_INST", 31 0, L_0000023435e15fc0;  alias, 1 drivers
v0000023435e01780_0 .net "IF_PC", 31 0, v0000023435e01640_0;  alias, 1 drivers
v0000023435e00d80_0 .net "clk", 0 0, L_0000023435e169d0;  1 drivers
v0000023435e018c0_0 .net "if_id_Write", 0 0, v0000023435dec950_0;  alias, 1 drivers
v0000023435e01aa0_0 .net "rst", 0 0, v0000023435e0edd0_0;  alias, 1 drivers
E_0000023435d58f70 .event posedge, v0000023435dd4be0_0, v0000023435e00d80_0;
S_0000023435ddfa70 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000023435d8cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000023435dfcf00_0 .net "EX1_PFC", 31 0, L_0000023435e13790;  alias, 1 drivers
v0000023435dfb600_0 .net "EX2_PFC", 31 0, v0000023435de4600_0;  alias, 1 drivers
v0000023435dfcfa0_0 .net "ID_PFC", 31 0, L_0000023435e101d0;  alias, 1 drivers
v0000023435dfd040_0 .net "PC_src", 2 0, L_0000023435e10770;  alias, 1 drivers
v0000023435dfb420_0 .net "PC_write", 0 0, v0000023435decef0_0;  alias, 1 drivers
L_0000023435e30088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023435dfb380_0 .net/2u *"_ivl_0", 31 0, L_0000023435e30088;  1 drivers
v0000023435dfafc0_0 .net "clk", 0 0, L_0000023435d50d50;  alias, 1 drivers
v0000023435dfbf60_0 .net "inst", 31 0, L_0000023435e15fc0;  alias, 1 drivers
v0000023435dfc140_0 .net "inst_mem_in", 31 0, v0000023435e01640_0;  alias, 1 drivers
v0000023435dfc960_0 .net "pc_reg_in", 31 0, L_0000023435e15d90;  1 drivers
v0000023435dfc320_0 .net "rst", 0 0, v0000023435e0edd0_0;  alias, 1 drivers
L_0000023435e11d50 .arith/sum 32, v0000023435e01640_0, L_0000023435e30088;
S_0000023435de06f0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000023435ddfa70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000023435e15fc0 .functor BUFZ 32, L_0000023435e112b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023435e013c0_0 .net "Data_Out", 31 0, L_0000023435e15fc0;  alias, 1 drivers
v0000023435e00c40 .array "InstMem", 0 1023, 31 0;
v0000023435e002e0_0 .net *"_ivl_0", 31 0, L_0000023435e112b0;  1 drivers
v0000023435e01500_0 .net *"_ivl_3", 9 0, L_0000023435e113f0;  1 drivers
v0000023435dffc00_0 .net *"_ivl_4", 11 0, L_0000023435e0faf0;  1 drivers
L_0000023435e301a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023435e00f60_0 .net *"_ivl_7", 1 0, L_0000023435e301a8;  1 drivers
v0000023435e01e60_0 .net "addr", 31 0, v0000023435e01640_0;  alias, 1 drivers
v0000023435e00a60_0 .net "clk", 0 0, L_0000023435d50d50;  alias, 1 drivers
v0000023435e00e20_0 .var/i "i", 31 0;
L_0000023435e112b0 .array/port v0000023435e00c40, L_0000023435e0faf0;
L_0000023435e113f0 .part v0000023435e01640_0, 0, 10;
L_0000023435e0faf0 .concat [ 10 2 0 0], L_0000023435e113f0, L_0000023435e301a8;
S_0000023435de0ec0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000023435ddfa70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000023435d58fb0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000023435e00420_0 .net "DataIn", 31 0, L_0000023435e15d90;  alias, 1 drivers
v0000023435e01640_0 .var "DataOut", 31 0;
v0000023435dffd40_0 .net "PC_Write", 0 0, v0000023435decef0_0;  alias, 1 drivers
v0000023435e01280_0 .net "clk", 0 0, L_0000023435d50d50;  alias, 1 drivers
v0000023435e004c0_0 .net "rst", 0 0, v0000023435e0edd0_0;  alias, 1 drivers
S_0000023435de0880 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000023435ddfa70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000023435d58ff0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000023435d52480 .functor NOT 1, L_0000023435e0ff50, C4<0>, C4<0>, C4<0>;
L_0000023435d524f0 .functor NOT 1, L_0000023435e11fd0, C4<0>, C4<0>, C4<0>;
L_0000023435d52640 .functor AND 1, L_0000023435d52480, L_0000023435d524f0, C4<1>, C4<1>;
L_0000023435cecb00 .functor NOT 1, L_0000023435e11c10, C4<0>, C4<0>, C4<0>;
L_0000023435cecef0 .functor AND 1, L_0000023435d52640, L_0000023435cecb00, C4<1>, C4<1>;
L_0000023435ced040 .functor AND 32, L_0000023435e10590, L_0000023435e11d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435ced0b0 .functor NOT 1, L_0000023435e104f0, C4<0>, C4<0>, C4<0>;
L_0000023435e16960 .functor NOT 1, L_0000023435e11df0, C4<0>, C4<0>, C4<0>;
L_0000023435e16110 .functor AND 1, L_0000023435ced0b0, L_0000023435e16960, C4<1>, C4<1>;
L_0000023435e167a0 .functor AND 1, L_0000023435e16110, L_0000023435e11cb0, C4<1>, C4<1>;
L_0000023435e161f0 .functor AND 32, L_0000023435e10db0, L_0000023435e101d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435e15e70 .functor OR 32, L_0000023435ced040, L_0000023435e161f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023435e15310 .functor NOT 1, L_0000023435e11b70, C4<0>, C4<0>, C4<0>;
L_0000023435e16810 .functor AND 1, L_0000023435e15310, L_0000023435e11350, C4<1>, C4<1>;
L_0000023435e162d0 .functor NOT 1, L_0000023435e10f90, C4<0>, C4<0>, C4<0>;
L_0000023435e16030 .functor AND 1, L_0000023435e16810, L_0000023435e162d0, C4<1>, C4<1>;
L_0000023435e16650 .functor AND 32, L_0000023435e0fa50, v0000023435e01640_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435e16880 .functor OR 32, L_0000023435e15e70, L_0000023435e16650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023435e16ab0 .functor NOT 1, L_0000023435e0feb0, C4<0>, C4<0>, C4<0>;
L_0000023435e150e0 .functor AND 1, L_0000023435e16ab0, L_0000023435e10310, C4<1>, C4<1>;
L_0000023435e151c0 .functor AND 1, L_0000023435e150e0, L_0000023435e11e90, C4<1>, C4<1>;
L_0000023435e15d20 .functor AND 32, L_0000023435e11490, L_0000023435e13790, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435e16340 .functor OR 32, L_0000023435e16880, L_0000023435e15d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023435e15230 .functor NOT 1, L_0000023435e110d0, C4<0>, C4<0>, C4<0>;
L_0000023435e15770 .functor AND 1, L_0000023435e11710, L_0000023435e15230, C4<1>, C4<1>;
L_0000023435e16260 .functor NOT 1, L_0000023435e0f870, C4<0>, C4<0>, C4<0>;
L_0000023435e15b60 .functor AND 1, L_0000023435e15770, L_0000023435e16260, C4<1>, C4<1>;
L_0000023435e16b20 .functor AND 32, L_0000023435e11850, v0000023435de4600_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435e15d90 .functor OR 32, L_0000023435e16340, L_0000023435e16b20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023435e016e0_0 .net *"_ivl_1", 0 0, L_0000023435e0ff50;  1 drivers
v0000023435e01f00_0 .net *"_ivl_11", 0 0, L_0000023435e11c10;  1 drivers
v0000023435e020e0_0 .net *"_ivl_12", 0 0, L_0000023435cecb00;  1 drivers
v0000023435e00ec0_0 .net *"_ivl_14", 0 0, L_0000023435cecef0;  1 drivers
v0000023435e01000_0 .net *"_ivl_16", 31 0, L_0000023435e10590;  1 drivers
v0000023435e02180_0 .net *"_ivl_18", 31 0, L_0000023435ced040;  1 drivers
v0000023435e01820_0 .net *"_ivl_2", 0 0, L_0000023435d52480;  1 drivers
v0000023435e00560_0 .net *"_ivl_21", 0 0, L_0000023435e104f0;  1 drivers
v0000023435e01be0_0 .net *"_ivl_22", 0 0, L_0000023435ced0b0;  1 drivers
v0000023435e02220_0 .net *"_ivl_25", 0 0, L_0000023435e11df0;  1 drivers
v0000023435dfff20_0 .net *"_ivl_26", 0 0, L_0000023435e16960;  1 drivers
v0000023435dfffc0_0 .net *"_ivl_28", 0 0, L_0000023435e16110;  1 drivers
v0000023435e01b40_0 .net *"_ivl_31", 0 0, L_0000023435e11cb0;  1 drivers
v0000023435dffac0_0 .net *"_ivl_32", 0 0, L_0000023435e167a0;  1 drivers
v0000023435e01960_0 .net *"_ivl_34", 31 0, L_0000023435e10db0;  1 drivers
v0000023435dffb60_0 .net *"_ivl_36", 31 0, L_0000023435e161f0;  1 drivers
v0000023435e01c80_0 .net *"_ivl_38", 31 0, L_0000023435e15e70;  1 drivers
v0000023435dffde0_0 .net *"_ivl_41", 0 0, L_0000023435e11b70;  1 drivers
v0000023435e010a0_0 .net *"_ivl_42", 0 0, L_0000023435e15310;  1 drivers
v0000023435e00920_0 .net *"_ivl_45", 0 0, L_0000023435e11350;  1 drivers
v0000023435dffe80_0 .net *"_ivl_46", 0 0, L_0000023435e16810;  1 drivers
v0000023435e01a00_0 .net *"_ivl_49", 0 0, L_0000023435e10f90;  1 drivers
v0000023435e01140_0 .net *"_ivl_5", 0 0, L_0000023435e11fd0;  1 drivers
v0000023435e011e0_0 .net *"_ivl_50", 0 0, L_0000023435e162d0;  1 drivers
v0000023435e01d20_0 .net *"_ivl_52", 0 0, L_0000023435e16030;  1 drivers
v0000023435e01320_0 .net *"_ivl_54", 31 0, L_0000023435e0fa50;  1 drivers
v0000023435e01dc0_0 .net *"_ivl_56", 31 0, L_0000023435e16650;  1 drivers
v0000023435e00060_0 .net *"_ivl_58", 31 0, L_0000023435e16880;  1 drivers
v0000023435e001a0_0 .net *"_ivl_6", 0 0, L_0000023435d524f0;  1 drivers
v0000023435e00600_0 .net *"_ivl_61", 0 0, L_0000023435e0feb0;  1 drivers
v0000023435e00240_0 .net *"_ivl_62", 0 0, L_0000023435e16ab0;  1 drivers
v0000023435e00ba0_0 .net *"_ivl_65", 0 0, L_0000023435e10310;  1 drivers
v0000023435e00380_0 .net *"_ivl_66", 0 0, L_0000023435e150e0;  1 drivers
v0000023435e006a0_0 .net *"_ivl_69", 0 0, L_0000023435e11e90;  1 drivers
v0000023435e00740_0 .net *"_ivl_70", 0 0, L_0000023435e151c0;  1 drivers
v0000023435e007e0_0 .net *"_ivl_72", 31 0, L_0000023435e11490;  1 drivers
v0000023435e00880_0 .net *"_ivl_74", 31 0, L_0000023435e15d20;  1 drivers
v0000023435e009c0_0 .net *"_ivl_76", 31 0, L_0000023435e16340;  1 drivers
v0000023435e00b00_0 .net *"_ivl_79", 0 0, L_0000023435e11710;  1 drivers
v0000023435e02720_0 .net *"_ivl_8", 0 0, L_0000023435d52640;  1 drivers
v0000023435e027c0_0 .net *"_ivl_81", 0 0, L_0000023435e110d0;  1 drivers
v0000023435e02680_0 .net *"_ivl_82", 0 0, L_0000023435e15230;  1 drivers
v0000023435e029a0_0 .net *"_ivl_84", 0 0, L_0000023435e15770;  1 drivers
v0000023435e02900_0 .net *"_ivl_87", 0 0, L_0000023435e0f870;  1 drivers
v0000023435e022c0_0 .net *"_ivl_88", 0 0, L_0000023435e16260;  1 drivers
v0000023435e02860_0 .net *"_ivl_90", 0 0, L_0000023435e15b60;  1 drivers
v0000023435e024a0_0 .net *"_ivl_92", 31 0, L_0000023435e11850;  1 drivers
v0000023435e02360_0 .net *"_ivl_94", 31 0, L_0000023435e16b20;  1 drivers
v0000023435e02400_0 .net "ina", 31 0, L_0000023435e11d50;  1 drivers
v0000023435e02540_0 .net "inb", 31 0, L_0000023435e101d0;  alias, 1 drivers
v0000023435e025e0_0 .net "inc", 31 0, v0000023435e01640_0;  alias, 1 drivers
v0000023435dfb9c0_0 .net "ind", 31 0, L_0000023435e13790;  alias, 1 drivers
v0000023435dfbe20_0 .net "ine", 31 0, v0000023435de4600_0;  alias, 1 drivers
L_0000023435e300d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023435dfd0e0_0 .net "inf", 31 0, L_0000023435e300d0;  1 drivers
L_0000023435e30118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023435dfac00_0 .net "ing", 31 0, L_0000023435e30118;  1 drivers
L_0000023435e30160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023435dfcbe0_0 .net "inh", 31 0, L_0000023435e30160;  1 drivers
v0000023435dfca00_0 .net "out", 31 0, L_0000023435e15d90;  alias, 1 drivers
v0000023435dfbec0_0 .net "sel", 2 0, L_0000023435e10770;  alias, 1 drivers
L_0000023435e0ff50 .part L_0000023435e10770, 2, 1;
L_0000023435e11fd0 .part L_0000023435e10770, 1, 1;
L_0000023435e11c10 .part L_0000023435e10770, 0, 1;
LS_0000023435e10590_0_0 .concat [ 1 1 1 1], L_0000023435cecef0, L_0000023435cecef0, L_0000023435cecef0, L_0000023435cecef0;
LS_0000023435e10590_0_4 .concat [ 1 1 1 1], L_0000023435cecef0, L_0000023435cecef0, L_0000023435cecef0, L_0000023435cecef0;
LS_0000023435e10590_0_8 .concat [ 1 1 1 1], L_0000023435cecef0, L_0000023435cecef0, L_0000023435cecef0, L_0000023435cecef0;
LS_0000023435e10590_0_12 .concat [ 1 1 1 1], L_0000023435cecef0, L_0000023435cecef0, L_0000023435cecef0, L_0000023435cecef0;
LS_0000023435e10590_0_16 .concat [ 1 1 1 1], L_0000023435cecef0, L_0000023435cecef0, L_0000023435cecef0, L_0000023435cecef0;
LS_0000023435e10590_0_20 .concat [ 1 1 1 1], L_0000023435cecef0, L_0000023435cecef0, L_0000023435cecef0, L_0000023435cecef0;
LS_0000023435e10590_0_24 .concat [ 1 1 1 1], L_0000023435cecef0, L_0000023435cecef0, L_0000023435cecef0, L_0000023435cecef0;
LS_0000023435e10590_0_28 .concat [ 1 1 1 1], L_0000023435cecef0, L_0000023435cecef0, L_0000023435cecef0, L_0000023435cecef0;
LS_0000023435e10590_1_0 .concat [ 4 4 4 4], LS_0000023435e10590_0_0, LS_0000023435e10590_0_4, LS_0000023435e10590_0_8, LS_0000023435e10590_0_12;
LS_0000023435e10590_1_4 .concat [ 4 4 4 4], LS_0000023435e10590_0_16, LS_0000023435e10590_0_20, LS_0000023435e10590_0_24, LS_0000023435e10590_0_28;
L_0000023435e10590 .concat [ 16 16 0 0], LS_0000023435e10590_1_0, LS_0000023435e10590_1_4;
L_0000023435e104f0 .part L_0000023435e10770, 2, 1;
L_0000023435e11df0 .part L_0000023435e10770, 1, 1;
L_0000023435e11cb0 .part L_0000023435e10770, 0, 1;
LS_0000023435e10db0_0_0 .concat [ 1 1 1 1], L_0000023435e167a0, L_0000023435e167a0, L_0000023435e167a0, L_0000023435e167a0;
LS_0000023435e10db0_0_4 .concat [ 1 1 1 1], L_0000023435e167a0, L_0000023435e167a0, L_0000023435e167a0, L_0000023435e167a0;
LS_0000023435e10db0_0_8 .concat [ 1 1 1 1], L_0000023435e167a0, L_0000023435e167a0, L_0000023435e167a0, L_0000023435e167a0;
LS_0000023435e10db0_0_12 .concat [ 1 1 1 1], L_0000023435e167a0, L_0000023435e167a0, L_0000023435e167a0, L_0000023435e167a0;
LS_0000023435e10db0_0_16 .concat [ 1 1 1 1], L_0000023435e167a0, L_0000023435e167a0, L_0000023435e167a0, L_0000023435e167a0;
LS_0000023435e10db0_0_20 .concat [ 1 1 1 1], L_0000023435e167a0, L_0000023435e167a0, L_0000023435e167a0, L_0000023435e167a0;
LS_0000023435e10db0_0_24 .concat [ 1 1 1 1], L_0000023435e167a0, L_0000023435e167a0, L_0000023435e167a0, L_0000023435e167a0;
LS_0000023435e10db0_0_28 .concat [ 1 1 1 1], L_0000023435e167a0, L_0000023435e167a0, L_0000023435e167a0, L_0000023435e167a0;
LS_0000023435e10db0_1_0 .concat [ 4 4 4 4], LS_0000023435e10db0_0_0, LS_0000023435e10db0_0_4, LS_0000023435e10db0_0_8, LS_0000023435e10db0_0_12;
LS_0000023435e10db0_1_4 .concat [ 4 4 4 4], LS_0000023435e10db0_0_16, LS_0000023435e10db0_0_20, LS_0000023435e10db0_0_24, LS_0000023435e10db0_0_28;
L_0000023435e10db0 .concat [ 16 16 0 0], LS_0000023435e10db0_1_0, LS_0000023435e10db0_1_4;
L_0000023435e11b70 .part L_0000023435e10770, 2, 1;
L_0000023435e11350 .part L_0000023435e10770, 1, 1;
L_0000023435e10f90 .part L_0000023435e10770, 0, 1;
LS_0000023435e0fa50_0_0 .concat [ 1 1 1 1], L_0000023435e16030, L_0000023435e16030, L_0000023435e16030, L_0000023435e16030;
LS_0000023435e0fa50_0_4 .concat [ 1 1 1 1], L_0000023435e16030, L_0000023435e16030, L_0000023435e16030, L_0000023435e16030;
LS_0000023435e0fa50_0_8 .concat [ 1 1 1 1], L_0000023435e16030, L_0000023435e16030, L_0000023435e16030, L_0000023435e16030;
LS_0000023435e0fa50_0_12 .concat [ 1 1 1 1], L_0000023435e16030, L_0000023435e16030, L_0000023435e16030, L_0000023435e16030;
LS_0000023435e0fa50_0_16 .concat [ 1 1 1 1], L_0000023435e16030, L_0000023435e16030, L_0000023435e16030, L_0000023435e16030;
LS_0000023435e0fa50_0_20 .concat [ 1 1 1 1], L_0000023435e16030, L_0000023435e16030, L_0000023435e16030, L_0000023435e16030;
LS_0000023435e0fa50_0_24 .concat [ 1 1 1 1], L_0000023435e16030, L_0000023435e16030, L_0000023435e16030, L_0000023435e16030;
LS_0000023435e0fa50_0_28 .concat [ 1 1 1 1], L_0000023435e16030, L_0000023435e16030, L_0000023435e16030, L_0000023435e16030;
LS_0000023435e0fa50_1_0 .concat [ 4 4 4 4], LS_0000023435e0fa50_0_0, LS_0000023435e0fa50_0_4, LS_0000023435e0fa50_0_8, LS_0000023435e0fa50_0_12;
LS_0000023435e0fa50_1_4 .concat [ 4 4 4 4], LS_0000023435e0fa50_0_16, LS_0000023435e0fa50_0_20, LS_0000023435e0fa50_0_24, LS_0000023435e0fa50_0_28;
L_0000023435e0fa50 .concat [ 16 16 0 0], LS_0000023435e0fa50_1_0, LS_0000023435e0fa50_1_4;
L_0000023435e0feb0 .part L_0000023435e10770, 2, 1;
L_0000023435e10310 .part L_0000023435e10770, 1, 1;
L_0000023435e11e90 .part L_0000023435e10770, 0, 1;
LS_0000023435e11490_0_0 .concat [ 1 1 1 1], L_0000023435e151c0, L_0000023435e151c0, L_0000023435e151c0, L_0000023435e151c0;
LS_0000023435e11490_0_4 .concat [ 1 1 1 1], L_0000023435e151c0, L_0000023435e151c0, L_0000023435e151c0, L_0000023435e151c0;
LS_0000023435e11490_0_8 .concat [ 1 1 1 1], L_0000023435e151c0, L_0000023435e151c0, L_0000023435e151c0, L_0000023435e151c0;
LS_0000023435e11490_0_12 .concat [ 1 1 1 1], L_0000023435e151c0, L_0000023435e151c0, L_0000023435e151c0, L_0000023435e151c0;
LS_0000023435e11490_0_16 .concat [ 1 1 1 1], L_0000023435e151c0, L_0000023435e151c0, L_0000023435e151c0, L_0000023435e151c0;
LS_0000023435e11490_0_20 .concat [ 1 1 1 1], L_0000023435e151c0, L_0000023435e151c0, L_0000023435e151c0, L_0000023435e151c0;
LS_0000023435e11490_0_24 .concat [ 1 1 1 1], L_0000023435e151c0, L_0000023435e151c0, L_0000023435e151c0, L_0000023435e151c0;
LS_0000023435e11490_0_28 .concat [ 1 1 1 1], L_0000023435e151c0, L_0000023435e151c0, L_0000023435e151c0, L_0000023435e151c0;
LS_0000023435e11490_1_0 .concat [ 4 4 4 4], LS_0000023435e11490_0_0, LS_0000023435e11490_0_4, LS_0000023435e11490_0_8, LS_0000023435e11490_0_12;
LS_0000023435e11490_1_4 .concat [ 4 4 4 4], LS_0000023435e11490_0_16, LS_0000023435e11490_0_20, LS_0000023435e11490_0_24, LS_0000023435e11490_0_28;
L_0000023435e11490 .concat [ 16 16 0 0], LS_0000023435e11490_1_0, LS_0000023435e11490_1_4;
L_0000023435e11710 .part L_0000023435e10770, 2, 1;
L_0000023435e110d0 .part L_0000023435e10770, 1, 1;
L_0000023435e0f870 .part L_0000023435e10770, 0, 1;
LS_0000023435e11850_0_0 .concat [ 1 1 1 1], L_0000023435e15b60, L_0000023435e15b60, L_0000023435e15b60, L_0000023435e15b60;
LS_0000023435e11850_0_4 .concat [ 1 1 1 1], L_0000023435e15b60, L_0000023435e15b60, L_0000023435e15b60, L_0000023435e15b60;
LS_0000023435e11850_0_8 .concat [ 1 1 1 1], L_0000023435e15b60, L_0000023435e15b60, L_0000023435e15b60, L_0000023435e15b60;
LS_0000023435e11850_0_12 .concat [ 1 1 1 1], L_0000023435e15b60, L_0000023435e15b60, L_0000023435e15b60, L_0000023435e15b60;
LS_0000023435e11850_0_16 .concat [ 1 1 1 1], L_0000023435e15b60, L_0000023435e15b60, L_0000023435e15b60, L_0000023435e15b60;
LS_0000023435e11850_0_20 .concat [ 1 1 1 1], L_0000023435e15b60, L_0000023435e15b60, L_0000023435e15b60, L_0000023435e15b60;
LS_0000023435e11850_0_24 .concat [ 1 1 1 1], L_0000023435e15b60, L_0000023435e15b60, L_0000023435e15b60, L_0000023435e15b60;
LS_0000023435e11850_0_28 .concat [ 1 1 1 1], L_0000023435e15b60, L_0000023435e15b60, L_0000023435e15b60, L_0000023435e15b60;
LS_0000023435e11850_1_0 .concat [ 4 4 4 4], LS_0000023435e11850_0_0, LS_0000023435e11850_0_4, LS_0000023435e11850_0_8, LS_0000023435e11850_0_12;
LS_0000023435e11850_1_4 .concat [ 4 4 4 4], LS_0000023435e11850_0_16, LS_0000023435e11850_0_20, LS_0000023435e11850_0_24, LS_0000023435e11850_0_28;
L_0000023435e11850 .concat [ 16 16 0 0], LS_0000023435e11850_1_0, LS_0000023435e11850_1_4;
S_0000023435de0ba0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000023435d8cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000023435dfc820_0 .net "Write_Data", 31 0, v0000023435dd46e0_0;  alias, 1 drivers
v0000023435dfb560_0 .net "addr", 31 0, v0000023435dd5680_0;  alias, 1 drivers
v0000023435dfcc80_0 .net "clk", 0 0, L_0000023435d50d50;  alias, 1 drivers
v0000023435dfcdc0_0 .net "mem_out", 31 0, v0000023435dfcd20_0;  alias, 1 drivers
v0000023435dfaf20_0 .net "mem_read", 0 0, v0000023435dd5180_0;  alias, 1 drivers
v0000023435dfb060_0 .net "mem_write", 0 0, v0000023435dd5860_0;  alias, 1 drivers
S_0000023435de0a10 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000023435de0ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000023435dfc1e0 .array "DataMem", 1023 0, 31 0;
v0000023435dfc3c0_0 .net "Data_In", 31 0, v0000023435dd46e0_0;  alias, 1 drivers
v0000023435dfcd20_0 .var "Data_Out", 31 0;
v0000023435dfb880_0 .net "Write_en", 0 0, v0000023435dd5860_0;  alias, 1 drivers
v0000023435dfd180_0 .net "addr", 31 0, v0000023435dd5680_0;  alias, 1 drivers
v0000023435dfaca0_0 .net "clk", 0 0, L_0000023435d50d50;  alias, 1 drivers
v0000023435dfbd80_0 .var/i "i", 31 0;
S_0000023435de1500 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000023435d8cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000023435e0ca90 .param/l "add" 0 9 6, C4<000000100000>;
P_0000023435e0cac8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000023435e0cb00 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000023435e0cb38 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000023435e0cb70 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000023435e0cba8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000023435e0cbe0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000023435e0cc18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000023435e0cc50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000023435e0cc88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000023435e0ccc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000023435e0ccf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000023435e0cd30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000023435e0cd68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000023435e0cda0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000023435e0cdd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000023435e0ce10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000023435e0ce48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000023435e0ce80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000023435e0ceb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000023435e0cef0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000023435e0cf28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000023435e0cf60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000023435e0cf98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000023435e0cfd0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000023435dfb100_0 .net "MEM_ALU_OUT", 31 0, v0000023435dd5680_0;  alias, 1 drivers
v0000023435dfba60_0 .net "MEM_Data_mem_out", 31 0, v0000023435dfcd20_0;  alias, 1 drivers
v0000023435dfce60_0 .net "MEM_memread", 0 0, v0000023435dd5180_0;  alias, 1 drivers
v0000023435dfab60_0 .net "MEM_opcode", 11 0, v0000023435dd4320_0;  alias, 1 drivers
v0000023435dfc280_0 .net "MEM_rd_ind", 4 0, v0000023435dd4c80_0;  alias, 1 drivers
v0000023435dfad40_0 .net "MEM_rd_indzero", 0 0, v0000023435dd4640_0;  alias, 1 drivers
v0000023435dfbc40_0 .net "MEM_regwrite", 0 0, v0000023435dd54a0_0;  alias, 1 drivers
v0000023435dfb4c0_0 .var "WB_ALU_OUT", 31 0;
v0000023435dfc460_0 .var "WB_Data_mem_out", 31 0;
v0000023435dfb2e0_0 .var "WB_memread", 0 0;
v0000023435dfbb00_0 .var "WB_rd_ind", 4 0;
v0000023435dfc000_0 .var "WB_rd_indzero", 0 0;
v0000023435dfb6a0_0 .var "WB_regwrite", 0 0;
v0000023435dfcaa0_0 .net "clk", 0 0, L_0000023435e7bb60;  1 drivers
v0000023435dfade0_0 .var "hlt", 0 0;
v0000023435dfb740_0 .net "rst", 0 0, v0000023435e0edd0_0;  alias, 1 drivers
E_0000023435d594b0 .event posedge, v0000023435dd4be0_0, v0000023435dfcaa0_0;
S_0000023435de1690 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000023435d8cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000023435e7bd90 .functor AND 32, v0000023435dfc460_0, L_0000023435e7fc50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435e7be00 .functor NOT 1, v0000023435dfb2e0_0, C4<0>, C4<0>, C4<0>;
L_0000023435e7be70 .functor AND 32, v0000023435dfb4c0_0, L_0000023435e7e170, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023435e96e00 .functor OR 32, L_0000023435e7bd90, L_0000023435e7be70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023435dfbce0_0 .net "Write_Data_RegFile", 31 0, L_0000023435e96e00;  alias, 1 drivers
v0000023435dfc5a0_0 .net *"_ivl_0", 31 0, L_0000023435e7fc50;  1 drivers
v0000023435dfd220_0 .net *"_ivl_2", 31 0, L_0000023435e7bd90;  1 drivers
v0000023435dfaac0_0 .net *"_ivl_4", 0 0, L_0000023435e7be00;  1 drivers
v0000023435dfae80_0 .net *"_ivl_6", 31 0, L_0000023435e7e170;  1 drivers
v0000023435dfb920_0 .net *"_ivl_8", 31 0, L_0000023435e7be70;  1 drivers
v0000023435dfbba0_0 .net "alu_out", 31 0, v0000023435dfb4c0_0;  alias, 1 drivers
v0000023435dfc640_0 .net "mem_out", 31 0, v0000023435dfc460_0;  alias, 1 drivers
v0000023435dfb7e0_0 .net "mem_read", 0 0, v0000023435dfb2e0_0;  alias, 1 drivers
LS_0000023435e7fc50_0_0 .concat [ 1 1 1 1], v0000023435dfb2e0_0, v0000023435dfb2e0_0, v0000023435dfb2e0_0, v0000023435dfb2e0_0;
LS_0000023435e7fc50_0_4 .concat [ 1 1 1 1], v0000023435dfb2e0_0, v0000023435dfb2e0_0, v0000023435dfb2e0_0, v0000023435dfb2e0_0;
LS_0000023435e7fc50_0_8 .concat [ 1 1 1 1], v0000023435dfb2e0_0, v0000023435dfb2e0_0, v0000023435dfb2e0_0, v0000023435dfb2e0_0;
LS_0000023435e7fc50_0_12 .concat [ 1 1 1 1], v0000023435dfb2e0_0, v0000023435dfb2e0_0, v0000023435dfb2e0_0, v0000023435dfb2e0_0;
LS_0000023435e7fc50_0_16 .concat [ 1 1 1 1], v0000023435dfb2e0_0, v0000023435dfb2e0_0, v0000023435dfb2e0_0, v0000023435dfb2e0_0;
LS_0000023435e7fc50_0_20 .concat [ 1 1 1 1], v0000023435dfb2e0_0, v0000023435dfb2e0_0, v0000023435dfb2e0_0, v0000023435dfb2e0_0;
LS_0000023435e7fc50_0_24 .concat [ 1 1 1 1], v0000023435dfb2e0_0, v0000023435dfb2e0_0, v0000023435dfb2e0_0, v0000023435dfb2e0_0;
LS_0000023435e7fc50_0_28 .concat [ 1 1 1 1], v0000023435dfb2e0_0, v0000023435dfb2e0_0, v0000023435dfb2e0_0, v0000023435dfb2e0_0;
LS_0000023435e7fc50_1_0 .concat [ 4 4 4 4], LS_0000023435e7fc50_0_0, LS_0000023435e7fc50_0_4, LS_0000023435e7fc50_0_8, LS_0000023435e7fc50_0_12;
LS_0000023435e7fc50_1_4 .concat [ 4 4 4 4], LS_0000023435e7fc50_0_16, LS_0000023435e7fc50_0_20, LS_0000023435e7fc50_0_24, LS_0000023435e7fc50_0_28;
L_0000023435e7fc50 .concat [ 16 16 0 0], LS_0000023435e7fc50_1_0, LS_0000023435e7fc50_1_4;
LS_0000023435e7e170_0_0 .concat [ 1 1 1 1], L_0000023435e7be00, L_0000023435e7be00, L_0000023435e7be00, L_0000023435e7be00;
LS_0000023435e7e170_0_4 .concat [ 1 1 1 1], L_0000023435e7be00, L_0000023435e7be00, L_0000023435e7be00, L_0000023435e7be00;
LS_0000023435e7e170_0_8 .concat [ 1 1 1 1], L_0000023435e7be00, L_0000023435e7be00, L_0000023435e7be00, L_0000023435e7be00;
LS_0000023435e7e170_0_12 .concat [ 1 1 1 1], L_0000023435e7be00, L_0000023435e7be00, L_0000023435e7be00, L_0000023435e7be00;
LS_0000023435e7e170_0_16 .concat [ 1 1 1 1], L_0000023435e7be00, L_0000023435e7be00, L_0000023435e7be00, L_0000023435e7be00;
LS_0000023435e7e170_0_20 .concat [ 1 1 1 1], L_0000023435e7be00, L_0000023435e7be00, L_0000023435e7be00, L_0000023435e7be00;
LS_0000023435e7e170_0_24 .concat [ 1 1 1 1], L_0000023435e7be00, L_0000023435e7be00, L_0000023435e7be00, L_0000023435e7be00;
LS_0000023435e7e170_0_28 .concat [ 1 1 1 1], L_0000023435e7be00, L_0000023435e7be00, L_0000023435e7be00, L_0000023435e7be00;
LS_0000023435e7e170_1_0 .concat [ 4 4 4 4], LS_0000023435e7e170_0_0, LS_0000023435e7e170_0_4, LS_0000023435e7e170_0_8, LS_0000023435e7e170_0_12;
LS_0000023435e7e170_1_4 .concat [ 4 4 4 4], LS_0000023435e7e170_0_16, LS_0000023435e7e170_0_20, LS_0000023435e7e170_0_24, LS_0000023435e7e170_0_28;
L_0000023435e7e170 .concat [ 16 16 0 0], LS_0000023435e7e170_1_0, LS_0000023435e7e170_1_4;
    .scope S_0000023435de0ec0;
T_0 ;
    %wait E_0000023435d58df0;
    %load/vec4 v0000023435e004c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023435e01640_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023435dffd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000023435e00420_0;
    %assign/vec4 v0000023435e01640_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023435de06f0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023435e00e20_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000023435e00e20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023435e00e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %load/vec4 v0000023435e00e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023435e00e20_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435e00c40, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000023435de1370;
T_2 ;
    %wait E_0000023435d58f70;
    %load/vec4 v0000023435e01aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000023435de7810_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de7770_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435e01fa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435e00ce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435dffca0_0, 0;
    %assign/vec4 v0000023435e015a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000023435e018c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000023435e00100_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000023435de7810_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de7770_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435e01fa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435e00ce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435dffca0_0, 0;
    %assign/vec4 v0000023435e015a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000023435e018c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000023435e02040_0;
    %assign/vec4 v0000023435de7770_0, 0;
    %load/vec4 v0000023435e01780_0;
    %assign/vec4 v0000023435de7810_0, 0;
    %load/vec4 v0000023435e02040_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000023435e00ce0_0, 0;
    %load/vec4 v0000023435e02040_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023435e015a0_0, 4, 5;
    %load/vec4 v0000023435e02040_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000023435e02040_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023435e015a0_0, 4, 5;
    %load/vec4 v0000023435e02040_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000023435e02040_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023435e02040_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000023435e02040_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000023435e02040_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000023435e02040_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000023435dffca0_0, 0;
    %load/vec4 v0000023435e02040_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000023435e02040_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000023435e01fa0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000023435e02040_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000023435e01fa0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000023435e02040_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000023435e01fa0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023435de0240;
T_3 ;
    %wait E_0000023435d58df0;
    %load/vec4 v0000023435deddf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023435dedc10_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000023435dedc10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023435dedc10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435dedd50, 0, 4;
    %load/vec4 v0000023435dedc10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023435dedc10_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000023435dee250_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000023435dee110_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000023435dedf30_0;
    %load/vec4 v0000023435dee250_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435dedd50, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435dedd50, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023435de0240;
T_4 ;
    %wait E_0000023435d59430;
    %load/vec4 v0000023435dee250_0;
    %load/vec4 v0000023435dee2f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000023435dee250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000023435dee110_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000023435dedf30_0;
    %assign/vec4 v0000023435dede90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023435dee2f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000023435dedd50, 4;
    %assign/vec4 v0000023435dede90_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023435de0240;
T_5 ;
    %wait E_0000023435d59430;
    %load/vec4 v0000023435dee250_0;
    %load/vec4 v0000023435dedfd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000023435dee250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000023435dee110_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000023435dedf30_0;
    %assign/vec4 v0000023435dee070_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023435dedfd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000023435dedd50, 4;
    %assign/vec4 v0000023435dee070_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023435de0240;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000023435de03d0;
    %jmp t_0;
    .scope S_0000023435de03d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023435dedcb0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000023435dedcb0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000023435dedcb0_0;
    %ix/getv/s 4, v0000023435dedcb0_0;
    %load/vec4a v0000023435dedd50, 4;
    %ix/getv/s 4, v0000023435dedcb0_0;
    %load/vec4a v0000023435dedd50, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000023435dedcb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023435dedcb0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000023435de0240;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000023435de00b0;
T_7 ;
    %wait E_0000023435d59730;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023435debe10_0, 0, 32;
    %load/vec4 v0000023435dec270_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023435dec270_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000023435dec130_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000023435debe10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000023435dec270_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023435dec270_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023435dec270_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000023435dec130_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000023435debe10_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000023435dec270_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023435dec270_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023435dec270_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023435dec270_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023435dec270_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023435dec270_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000023435dec130_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000023435dec130_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000023435debe10_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000023435ddfd90;
T_8 ;
    %wait E_0000023435d58df0;
    %load/vec4 v0000023435deae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023435deafb0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000023435de9f70_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023435de9f70_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000023435deafb0_0;
    %load/vec4 v0000023435de9750_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023435deafb0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023435deafb0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023435deafb0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000023435deafb0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023435deafb0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023435deafb0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000023435ddfd90;
T_9 ;
    %wait E_0000023435d58df0;
    %load/vec4 v0000023435deae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023435de91b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000023435dea970_0;
    %assign/vec4 v0000023435de91b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000023435de0d30;
T_10 ;
    %wait E_0000023435d58e30;
    %load/vec4 v0000023435dec310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023435decef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023435dec950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023435ded8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023435deabf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023435deac90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023435de9570_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000023435de9c50_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000023435de8f30_0;
    %load/vec4 v0000023435de96b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000023435de8fd0_0;
    %load/vec4 v0000023435de96b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000023435deaa10_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000023435de99d0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000023435de8f30_0;
    %load/vec4 v0000023435deaab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000023435de8fd0_0;
    %load/vec4 v0000023435deaab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023435decef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023435dec950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023435ded8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023435deabf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023435deac90_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000023435deb0f0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023435decef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023435dec950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023435ded8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023435deabf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023435deac90_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023435decef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023435dec950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023435ded8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023435deabf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023435deac90_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000023435de11e0;
T_11 ;
    %wait E_0000023435d593b0;
    %load/vec4 v0000023435de1a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000023435de29e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de28a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de2800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de3020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de2ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de4060_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de3480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de3ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de30c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de2940_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de2300_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de2760_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435de3fc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435de2bc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435de3520_0, 0;
    %assign/vec4 v0000023435de2120_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000023435de2e40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000023435de3160_0;
    %assign/vec4 v0000023435de2120_0, 0;
    %load/vec4 v0000023435de2f80_0;
    %assign/vec4 v0000023435de3520_0, 0;
    %load/vec4 v0000023435de1c20_0;
    %assign/vec4 v0000023435de2bc0_0, 0;
    %load/vec4 v0000023435de3b60_0;
    %assign/vec4 v0000023435de3fc0_0, 0;
    %load/vec4 v0000023435de32a0_0;
    %assign/vec4 v0000023435de2760_0, 0;
    %load/vec4 v0000023435de3ca0_0;
    %assign/vec4 v0000023435de2300_0, 0;
    %load/vec4 v0000023435de3700_0;
    %assign/vec4 v0000023435de2940_0, 0;
    %load/vec4 v0000023435de35c0_0;
    %assign/vec4 v0000023435de30c0_0, 0;
    %load/vec4 v0000023435de1d60_0;
    %assign/vec4 v0000023435de3ac0_0, 0;
    %load/vec4 v0000023435de1ae0_0;
    %assign/vec4 v0000023435de3480_0, 0;
    %load/vec4 v0000023435de2620_0;
    %assign/vec4 v0000023435de1ea0_0, 0;
    %load/vec4 v0000023435de2580_0;
    %assign/vec4 v0000023435de4060_0, 0;
    %load/vec4 v0000023435de3c00_0;
    %assign/vec4 v0000023435de2ee0_0, 0;
    %load/vec4 v0000023435de1900_0;
    %assign/vec4 v0000023435de3020_0, 0;
    %load/vec4 v0000023435de2d00_0;
    %assign/vec4 v0000023435de2800_0, 0;
    %load/vec4 v0000023435de24e0_0;
    %assign/vec4 v0000023435de2080_0, 0;
    %load/vec4 v0000023435de2c60_0;
    %assign/vec4 v0000023435de28a0_0, 0;
    %load/vec4 v0000023435de2440_0;
    %assign/vec4 v0000023435de1fe0_0, 0;
    %load/vec4 v0000023435de2da0_0;
    %assign/vec4 v0000023435de29e0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000023435de29e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de1fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de28a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de2800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de3020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de2ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de4060_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de1ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de3480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de3ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de30c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de2940_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de2300_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de2760_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435de3fc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435de2bc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435de3520_0, 0;
    %assign/vec4 v0000023435de2120_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000023435ddfc00;
T_12 ;
    %wait E_0000023435d59670;
    %load/vec4 v0000023435de9d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000023435de4100_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de4600_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de4880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de49c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de5780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de4f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de4920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de4c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de5140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de5000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de4ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de41a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de4a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de5460_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de4ba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435de46a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435de5500_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435de47e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000023435de4240_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de4560_0, 0;
    %assign/vec4 v0000023435de4b00_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000023435dea470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000023435de19a0_0;
    %assign/vec4 v0000023435de4b00_0, 0;
    %load/vec4 v0000023435de1cc0_0;
    %assign/vec4 v0000023435de4560_0, 0;
    %load/vec4 v0000023435de4420_0;
    %assign/vec4 v0000023435de4240_0, 0;
    %load/vec4 v0000023435de55a0_0;
    %assign/vec4 v0000023435de47e0_0, 0;
    %load/vec4 v0000023435de53c0_0;
    %assign/vec4 v0000023435de5500_0, 0;
    %load/vec4 v0000023435de4ec0_0;
    %assign/vec4 v0000023435de46a0_0, 0;
    %load/vec4 v0000023435de37a0_0;
    %assign/vec4 v0000023435de4ba0_0, 0;
    %load/vec4 v0000023435de4e20_0;
    %assign/vec4 v0000023435de5460_0, 0;
    %load/vec4 v0000023435de42e0_0;
    %assign/vec4 v0000023435de4a60_0, 0;
    %load/vec4 v0000023435de4d80_0;
    %assign/vec4 v0000023435de41a0_0, 0;
    %load/vec4 v0000023435de5320_0;
    %assign/vec4 v0000023435de4ce0_0, 0;
    %load/vec4 v0000023435de4380_0;
    %assign/vec4 v0000023435de5000_0, 0;
    %load/vec4 v0000023435de44c0_0;
    %assign/vec4 v0000023435de5140_0, 0;
    %load/vec4 v0000023435de51e0_0;
    %assign/vec4 v0000023435de4c40_0, 0;
    %load/vec4 v0000023435de5640_0;
    %assign/vec4 v0000023435de4920_0, 0;
    %load/vec4 v0000023435de50a0_0;
    %assign/vec4 v0000023435de4f60_0, 0;
    %load/vec4 v0000023435de56e0_0;
    %assign/vec4 v0000023435de5780_0, 0;
    %load/vec4 v0000023435de4740_0;
    %assign/vec4 v0000023435de49c0_0, 0;
    %load/vec4 v0000023435de3a20_0;
    %assign/vec4 v0000023435de4880_0, 0;
    %load/vec4 v0000023435de3840_0;
    %assign/vec4 v0000023435de4600_0, 0;
    %load/vec4 v0000023435de5280_0;
    %assign/vec4 v0000023435de4100_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000023435de4100_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de4600_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de4880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de49c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de5780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de4f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de4920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de4c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de5140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de5000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de4ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435de41a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de4a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de5460_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de4ba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435de46a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435de5500_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435de47e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000023435de4240_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435de4560_0, 0;
    %assign/vec4 v0000023435de4b00_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023435b4da30;
T_13 ;
    %wait E_0000023435d58e70;
    %load/vec4 v0000023435dd6d50_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000023435dd6cb0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000023435b4d8a0;
T_14 ;
    %wait E_0000023435d593f0;
    %load/vec4 v0000023435dd6490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000023435dd5f90_0;
    %pad/u 33;
    %load/vec4 v0000023435dd6030_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000023435dd6a30_0, 0;
    %assign/vec4 v0000023435dd6530_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000023435dd5f90_0;
    %pad/u 33;
    %load/vec4 v0000023435dd6030_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000023435dd6a30_0, 0;
    %assign/vec4 v0000023435dd6530_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000023435dd5f90_0;
    %pad/u 33;
    %load/vec4 v0000023435dd6030_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000023435dd6a30_0, 0;
    %assign/vec4 v0000023435dd6530_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000023435dd5f90_0;
    %pad/u 33;
    %load/vec4 v0000023435dd6030_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000023435dd6a30_0, 0;
    %assign/vec4 v0000023435dd6530_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000023435dd5f90_0;
    %pad/u 33;
    %load/vec4 v0000023435dd6030_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000023435dd6a30_0, 0;
    %assign/vec4 v0000023435dd6530_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000023435dd5f90_0;
    %pad/u 33;
    %load/vec4 v0000023435dd6030_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000023435dd6a30_0, 0;
    %assign/vec4 v0000023435dd6530_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000023435dd6030_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000023435dd6530_0;
    %load/vec4 v0000023435dd6030_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000023435dd5f90_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000023435dd6030_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000023435dd6030_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000023435dd6530_0, 0;
    %load/vec4 v0000023435dd5f90_0;
    %ix/getv 4, v0000023435dd6030_0;
    %shiftl 4;
    %assign/vec4 v0000023435dd6a30_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000023435dd6030_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000023435dd6530_0;
    %load/vec4 v0000023435dd6030_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000023435dd5f90_0;
    %load/vec4 v0000023435dd6030_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000023435dd6030_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000023435dd6530_0, 0;
    %load/vec4 v0000023435dd5f90_0;
    %ix/getv 4, v0000023435dd6030_0;
    %shiftr 4;
    %assign/vec4 v0000023435dd6a30_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023435dd6530_0, 0;
    %load/vec4 v0000023435dd5f90_0;
    %load/vec4 v0000023435dd6030_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000023435dd6a30_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023435dd6530_0, 0;
    %load/vec4 v0000023435dd6030_0;
    %load/vec4 v0000023435dd5f90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000023435dd6a30_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000023435c269c0;
T_15 ;
    %wait E_0000023435d59030;
    %load/vec4 v0000023435dd4be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000023435dd4640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435dd54a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435dd5860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435dd5180_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000023435dd4320_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435dd4c80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435dd46e0_0, 0;
    %assign/vec4 v0000023435dd5680_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000023435cf7050_0;
    %assign/vec4 v0000023435dd5680_0, 0;
    %load/vec4 v0000023435dd4f00_0;
    %assign/vec4 v0000023435dd46e0_0, 0;
    %load/vec4 v0000023435dd5040_0;
    %assign/vec4 v0000023435dd4c80_0, 0;
    %load/vec4 v0000023435cde3e0_0;
    %assign/vec4 v0000023435dd4320_0, 0;
    %load/vec4 v0000023435cf70f0_0;
    %assign/vec4 v0000023435dd5180_0, 0;
    %load/vec4 v0000023435cdf2e0_0;
    %assign/vec4 v0000023435dd5860_0, 0;
    %load/vec4 v0000023435dd4dc0_0;
    %assign/vec4 v0000023435dd54a0_0, 0;
    %load/vec4 v0000023435dd59a0_0;
    %assign/vec4 v0000023435dd4640_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000023435de0a10;
T_16 ;
    %wait E_0000023435d59430;
    %load/vec4 v0000023435dfb880_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000023435dfc3c0_0;
    %load/vec4 v0000023435dfd180_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435dfc1e0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000023435de0a10;
T_17 ;
    %wait E_0000023435d59430;
    %load/vec4 v0000023435dfd180_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000023435dfc1e0, 4;
    %assign/vec4 v0000023435dfcd20_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000023435de0a10;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023435dfbd80_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000023435dfbd80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023435dfbd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023435dfc1e0, 0, 4;
    %load/vec4 v0000023435dfbd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023435dfbd80_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0000023435de0a10;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023435dfbd80_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000023435dfbd80_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000023435dfbd80_0;
    %load/vec4a v0000023435dfc1e0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000023435dfbd80_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000023435dfbd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023435dfbd80_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000023435de1500;
T_20 ;
    %wait E_0000023435d594b0;
    %load/vec4 v0000023435dfb740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000023435dfc000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435dfade0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435dfb6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023435dfb2e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000023435dfbb00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000023435dfc460_0, 0;
    %assign/vec4 v0000023435dfb4c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000023435dfb100_0;
    %assign/vec4 v0000023435dfb4c0_0, 0;
    %load/vec4 v0000023435dfba60_0;
    %assign/vec4 v0000023435dfc460_0, 0;
    %load/vec4 v0000023435dfce60_0;
    %assign/vec4 v0000023435dfb2e0_0, 0;
    %load/vec4 v0000023435dfc280_0;
    %assign/vec4 v0000023435dfbb00_0, 0;
    %load/vec4 v0000023435dfbc40_0;
    %assign/vec4 v0000023435dfb6a0_0, 0;
    %load/vec4 v0000023435dfad40_0;
    %assign/vec4 v0000023435dfc000_0, 0;
    %load/vec4 v0000023435dfab60_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000023435dfade0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000023435d8cea0;
T_21 ;
    %wait E_0000023435d58cf0;
    %load/vec4 v0000023435e0e330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023435e0dd90_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000023435e0dd90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023435e0dd90_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000023435b19f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023435e0e290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023435e0edd0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000023435b19f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000023435e0e290_0;
    %inv;
    %assign/vec4 v0000023435e0e290_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000023435b19f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Swapping/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023435e0edd0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023435e0edd0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000023435e0d430_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
