$date
	Thu Feb 12 15:04:51 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ring_counter $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # ori $end
$var reg 1 $ rst $end
$scope module rc $end
$var wire 1 " clk $end
$var wire 4 % count [3:0] $end
$var wire 1 # ori $end
$var wire 1 $ rst $end
$var reg 4 & q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
0$
0#
0"
bx !
$end
#5
b0 !
b0 %
b0 &
1#
1$
1"
#10
0"
#15
b1000 !
b1000 %
b1000 &
1"
0$
#20
0"
0#
#25
b100 !
b100 %
b100 &
1"
#30
0"
#35
b10 !
b10 %
b10 &
1"
#40
0"
#45
b1 !
b1 %
b1 &
1"
#50
0"
#55
b1000 !
b1000 %
b1000 &
1"
#60
0"
#65
b100 !
b100 %
b100 &
1"
#70
0"
#75
b10 !
b10 %
b10 &
1"
#80
0"
