# Pipeline-Simulator
A pipeline simulator made in SystemVerilog which supports the basic assembly instructions while adding couple new ones.
