{
  "name":"loop_attributes"
  , "id":1109
  , "nodes":
  [
    {
      "name":"kernelV1"
      , "id":1
      , "clk":"No"
      , "fmax":"480.00"
      , "type":"kernel"
      , "children":
      [
        {
          "name":"kernelV1.B0"
          , "id":2
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"2.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"16X Partially unrolled kernelV1.B1"
          , "id":3
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"35.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernelV1.B12"
          , "id":14
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"8.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernelV1.B3"
          , "id":5
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"2"
          , "ll":"1"
          , "lt":"903.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":184
              }
            ]
          ]
          , "type":"loop"
          , "children":
          [
            {
              "name":"kernelV1.B5"
              , "id":7
              , "af":"480.00"
              , "br":"0"
              , "ci":"0"
              , "fo":"Enabled"
              , "ii":"2"
              , "ll":"2"
              , "lt":"14.000000"
              , "mi":"1"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"1"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: enabled."
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                    , "line":205
                  }
                ]
              ]
              , "type":"loop"
              , "children":
              [
                {
                  "name":"kernelV1.B7"
                  , "id":9
                  , "af":"480.00"
                  , "br":"0"
                  , "ci":"0"
                  , "fo":"Enabled"
                  , "ii":"1"
                  , "ll":"3"
                  , "lt":"21.000000"
                  , "mi":"1"
                  , "pl":"Yes"
                  , "tc":"0"
                  , "tn":"1"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Hyper-Optimized loop structure: enabled."
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                        , "line":226
                      }
                    ]
                  ]
                  , "type":"loop"
                  , "children":
                  [
                    {
                      "name":"kernelV1.B8"
                      , "id":10
                      , "af":"480.00"
                      , "br":"1"
                      , "ci":"0"
                      , "fo":"Disabled"
                      , "ii":"39"
                      , "ll":"4"
                      , "lt":"57.000000"
                      , "mi":"1"
                      , "pl":"Yes"
                      , "tc":"0"
                      , "tn":"0"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Hyper-Optimized loop structure: disabled."
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                            , "line":226
                          }
                        ]
                      ]
                      , "type":"loop"
                    }
                  ]
                }
                , {
                  "name":"kernelV1.B9"
                  , "id":11
                  , "af":"480.00"
                  , "br":"1"
                  , "ci":"0"
                  , "fo":"Disabled"
                  , "ii":"1"
                  , "ll":"3"
                  , "lt":"0.000000"
                  , "mi":"n/a"
                  , "pl":"Yes"
                  , "tc":"16"
                  , "tn":"1"
                  , "type":"bb"
                }
              ]
            }
            , {
              "name":"kernelV1.B6"
              , "id":8
              , "af":"480.00"
              , "br":"1"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"6.000000"
              , "mi":"n/a"
              , "pl":"Yes"
              , "tc":"4"
              , "tn":"1"
              , "type":"bb"
            }
          ]
        }
        , {
          "name":"kernelV1.B4"
          , "id":6
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernelV1.B2"
          , "id":4
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"16X Partially unrolled kernelV1.B10"
          , "id":12
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"233"
          , "ll":"1"
          , "lt":"241.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: disabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":302
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernelV1.B11"
          , "id":13
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
  ]
}
