Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Fri Jun  5 17:18:38 2015
| Host         : ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   980 |
| Minimum Number of register sites lost to control set restrictions |  2089 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1323 |          461 |
| No           | No                    | Yes                    |             102 |           50 |
| No           | Yes                   | No                     |            2865 |          794 |
| Yes          | No                    | No                     |           33979 |         7369 |
| Yes          | No                    | Yes                    |             120 |           27 |
| Yes          | Yes                   | No                     |           11330 |         2875 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                                                                                                         Enable Signal                                                                                                                                                         |                                                                                                                                   Set/Reset Signal                                                                                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg_0                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_eof_reg_reg_0                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                          |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_eof_reg_reg_0                                                                                                                                                 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                          |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg_0                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg_0                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_eof_reg_reg_0                                                                                                                                                 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                          |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                       | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_1                                    |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_1                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_1                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                        |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                                                              | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                    |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_1                                    |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                   |                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                    |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_1                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_1                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_1                            |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_1                            |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                        |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_1                                    |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_1                                    |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_1                              |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_1                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                                                              | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                    |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                  |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                               |                                                                                                                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1__0_n_1                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                  |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__2_n_1                                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                              |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                                                  | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                                        |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                               |                                                                                                                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                                                  | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                                        |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                               |                                                                                                                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__1_n_1                                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                              |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_1                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                  |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                                        |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/pre_fx_1_reg_30160                                                                                                                                                                                                                                                 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/sy_4_reg_3029[15]_i_1_n_1                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[3][0]                                                                                                                                                       | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1__0_n_1                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3][0]                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_1                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                             | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wdc_statcnt_reg[0][0]                                                                                               | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_eof_reg_reg                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_byte_cntr_reg[2]_0                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/SR[0] |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                             | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_Block_Mat_exit712_proc_U0/ap_reg_ready_img_0_cols_V_channel_full_n_reg_0                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_eof_reg_reg                                                                                                        | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/b_reg_277180                                                                                                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/b_reg_27718[3]_i_1_n_1                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[3]_i_1_n_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_PadImage_480_640_51_U0/p_21_in                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wdc_statcnt_reg[0][0]                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/pre_fx_1_reg_30160                                                                                                                                                                                                                                                 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/pre_fx_1_reg_3016[15]_i_1_n_1                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_1                                                                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                             | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wdc_statcnt_reg[0][0]                                                                                               | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                             | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_byte_cntr_reg[2]_0                         | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/SR[0] |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                               | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_eof_reg_reg                                                                                                        | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_1                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                                       |                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_byte_cntr_reg[2]_0                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/SR[0] |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.splitter_aw_si/gen_single_thread.active_target_hot_reg[0][0]                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                 |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_1                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1_n_1                                                                                                                                        | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot_reg[0]_0                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot_reg[0]                                                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1_n_1                                                                                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1_n_1                                                                                                                                        | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                                  |                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_1                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1[0]                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_1                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_1                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_1                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0[0]                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/p_24_out                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                                                               | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_1                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                 |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_1                                                                                                                                                                          | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0[0]                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/p_24_out                                                                                                                                                                                                                                                | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_1                                                                                                                                                                                                      | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg                                                                                                                                                                                                                | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_1                                                                                                                                                                                            | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                            | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                    |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                          |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/inverse_area_4_reg_29468[25]_i_1_n_1                                                                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_control_bus_s_axi_U/rdata[31]_i_2_n_1                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_1                                                                                                                                                                                                      | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                                  |                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1[0]                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_1                                                                                                                                                                                                      | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_1                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/p_24_out                                                                                                                                                                                                                                                | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_1                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0[0]                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg                                                                                                                                                                                                                | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_1                                                                                                                                                                                            | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                            | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                                                                                         | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1[0]                                                                                                                                             |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_1                                                                                                                                                                                                      | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                    | design_1_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                                       |                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                    | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_depth_reg[0][0]                                                                                                                                                             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/E[0]                                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                  |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                                                                          | design_1_i/axi_vdma_2/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                                                                          | design_1_i/axi_vdma_2/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_control_bus_s_axi_U/waddr                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_Block_Mat_exit71218_proc_U0/shiftReg_ce                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/p_read_1_reg_276830                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_control_bus_s_axi_U/waddr                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gcc0.gc0.count_d1_reg[0][0]                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]                                                                                                                                                                                                         | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]                                                                                                                                                                |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0                                                                                                                                                                                                       | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0                                                                                                                                                              |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_2/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U51/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out                                                                    |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]                                                                                                                                                                |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out                                                                                         |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0                                                                                                                                                              |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg                                                                                                                                    | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gcc0.gc0.count_d1_reg[0][0]                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/count_reg[0][0]                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/count_reg[0][0]                                                       | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                6 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out                                                                    |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U56/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out                                                                    |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0                                                                                                                                  | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                                             | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U53/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out                                                                    |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]                                                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]                                                                                                                                                                |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U55/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gcc0.gc0.count_d1_reg[0][0]                                                                                                                                                                                         |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0                                                                                                                                                              |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/count_reg[0][0]                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                                             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U54/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out                                                                    |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U18/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_1                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U19/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U22/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_1                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_1                                                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_1                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_1                                                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U17/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg_0__s_net_1                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_1                                                                                                                                                                                          | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_1                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_1                                                                                                                                                                                          | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_1                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_1                                                                        | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_1                                                                        | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_1                                                                         | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_1                                                                        | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_1                                                                        | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_1                                                                        | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_1                                                                        | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_1                                                                        | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U20/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U24/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg_0__s_net_1                                                                                               | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_1                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[7][0]                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U21/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_1                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/cmnds_queued_reg[7]_0[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_1/inst/image_filter_sqrtf1_U0/image_filter_fsqrt_32ns_32ns_32_28_U60/image_filter_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U39/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_1                                                                                                                                                                                                                                | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[7][0]                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_1                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_1                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_1                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_1                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg_0__s_net_1                                                                                               | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fsub_32ns_32ns_32_9_full_dsp_U51/image_filter_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                                            |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U38/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                        | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_1                                                                                                                                                                                                                                | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[7][0]                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_1                                                                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/cmnds_queued_reg[7]_0[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U37/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg_0__s_net_1                                                                                               | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U33/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U36/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_1                                                                                                                                                                                             | design_1_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_1                                                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_1                                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_1                                                                                                                                                                                             | design_1_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_1                                                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U34/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U35/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_1                                                                                                                                                                                                                       | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_11_out                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                        | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U23/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_11_out                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_1                                                                                                                                                                                             | design_1_i/axi_vdma_2/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_1                                                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_1                                                                                                                                                                                             | design_1_i/axi_vdma_2/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_1                                                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg_0__s_net_1                                                                                               | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg_0__s_net_1                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_1                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_1                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_1                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_1                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U41/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U40/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U46/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_1                                                                                                                                                                                                                         | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/cmnds_queued_reg[7]_0[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                         | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47][0]                                                                        | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                                                                               | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23][0]                                                                        | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                                                                               | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15][0]                                                                        | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7][0]                                                                         | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                  | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                                                                               | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63][0]                                                                        | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                                                                               | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55][0]                                                                        | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                                                                               | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                                                                               | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39][0]                                                                        | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                                                                               | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31][0]                                                                        | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U47/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_11_out                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_1                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U44/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U43/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U42/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U32/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U31/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U45/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                                                       |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U50/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U49/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U48/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63][0]                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55][0]                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47][0]                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39][0]                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31][0]                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23][0]                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]_0                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15][0]                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7][0]                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U27/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U28/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U25/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U26/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U30/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U29/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/p_19_out                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                  |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_262_in                                                                                                                                                              | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_262_in                                                                                                                                                              | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32/image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[27].remd_tmp_reg[28][0]_0                                                                                                                | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/image_filter_sitofp_64ns_32_9_U25/image_filter_ap_sitofp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[40]_i_1_n_1                                           |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_262_in                                                                                                                                                              | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/ap_sig_bdd_60                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/ap_sig_bdd_337                                                                                                                                                                                                                                                     | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/i_0_i_reg_128[8]_i_1_n_1                                                                                                                                                                                                  |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Block_loopexit24_i_proc1_U0/image_filter_sitofp_64ns_32_9_U58/image_filter_ap_sitofp_7_no_dsp_64_u/E[0]                                                                                                                                                                           | design_1_i/image_filter_1/inst/image_filter_Block_loopexit24_i_proc1_U0/image_filter_sitofp_64ns_32_9_U58/image_filter_ap_sitofp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[40]_i_1_n_1                              |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/asd_0_i_reg_1390                                                                                                                                                                                                                                                   | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/ap_reg_ppiten_pp0_it00                                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_PadImage_480_640_51_U0/linebuffer_U/image_filter_fh_PadImage_480_640_51_s_linebuffer_ram_U/i_reg_1150                                                                                                                                                                       | design_1_i/image_filter_fh_0/inst/image_filter_fh_PadImage_480_640_51_U0/i_reg_115[9]_i_1_n_1                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                  |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                            | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                 |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                       | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                            |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_1                                                                                                                                    |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                   | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                             |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_PadImage_480_640_51_U0/asd_reg_1260                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                 |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                         | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                        |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                      |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_1                                                                                                                                    |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/k_buf_val_val_0_0_addr_reg_30870                                                                                                                                                                                                                                   | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/k_buf_val_val_0_0_addr_reg_3087[9]_i_1_n_1                                                                                                                                                                                |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                             |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                         | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                        |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                       | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                            |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_Loop_1_proc_U0/i_0_i_reg_830                                                                                                                                                                                                                                                | design_1_i/image_filter_fh_0/inst/image_filter_fh_Loop_1_proc_U0/i_0_i_reg_83[9]_i_1_n_1                                                                                                                                                                                             |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_Loop_1_proc_U0/asd_0_i_reg_940                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/p_41_in                                                                                                                                                                                                                                                            | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_45_reg_3072[9]_i_1_n_1                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_1/inst/image_filter_control_bus_s_axi_U/ap_reg_ready_img_resized_rows_V_channel_full_n                                                                                                                                                                       |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_1                                                                                                                                    |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/p_Val2_45_reg_7060                                                                                                                                                                                                                                                 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/p_Val2_45_reg_706[63]_i_1_n_1                                                                                                                                                                                             |                2 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                            |                                                                                                                                                                                                                                                                                      |                2 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                            |                                                                                                                                                                                                                                                                                      |                2 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                            |                                                                                                                                                                                                                                                                                      |                2 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                          |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_Block_Mat_exit712_proc_U0/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_Block_Mat_exit712_proc_U0/shiftReg_ce_1                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_control_bus_s_axi_U/shiftReg_ce_4                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/ap_sig_bdd_161                                                                                                                                                                                                                                 | design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/ap_sig_bdd_168                                                                                                                                                                                        |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/p_1_reg_1740                                                                                                                                                                                                                                   | design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/p_1_reg_174[0]_i_1_n_1                                                                                                                                                                                |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_control_bus_s_axi_U/shiftReg_ce                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                                                            |                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_control_bus_s_axi_U/shiftReg_ce_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc1.count_d1_reg[3][0]                                      | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_control_bus_s_axi_U/shiftReg_ce_1                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_control_bus_s_axi_U/shiftReg_ce_2                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_control_bus_s_axi_U/shiftReg_ce_3                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_Block_Mat_exit712_proc_U0/shiftReg_ce_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_control_bus_s_axi_U/shiftReg_ce_5                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_control_bus_s_axi_U/shiftReg_ce_6                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_control_bus_s_axi_U/shiftReg_ce_7                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_control_bus_s_axi_U/shiftReg_ce_8                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                          |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/Q[1]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_Block_Mat_exit712_proc_U0/shiftReg_ce_2                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                          |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                                                            |                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_U0/p_3_reg_1740                                                                                                                                                                                                                                         | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_U0/p_3_reg_174[0]_i_1_n_1                                                                                                                                                                                      |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/Q[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_Mat2AXIvideo_32_480_640_5_U0/Q[1]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                                                            |                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/p_3_reg_1740                                                                                                                                                                                                                                       | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/p_3_reg_174[0]_i_1__0_n_1                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/ap_sig_bdd_161                                                                                                                                                                                                                                     | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/ap_sig_bdd_168                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_Mat2AXIvideo_32_480_640_5_U0/p_2_reg_1460                                                                                                                                                                                                                                   | design_1_i/image_filter_fh_0/inst/image_filter_fh_Mat2AXIvideo_32_480_640_5_U0/p_2_reg_146[0]_i_1_n_1                                                                                                                                                                                |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_U0/Q[1]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_U0/ap_sig_bdd_161                                                                                                                                                                                                                                       | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_U0/ap_sig_bdd_168                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc1.count_d1_reg[3][0]                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_PadImage_480_640_51_U0/asd_mid2_reg_2470                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_Mat2AXIvideo_32_480_640_5_U0/ap_sig_bdd_116                                                                                                                                                                                                                                 | design_1_i/image_filter_fh_0/inst/image_filter_fh_Mat2AXIvideo_32_480_640_5_U0/p_s_reg_135[11]_i_1_n_1                                                                                                                                                                               |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc1.count_d1_reg[3][0]                                      | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it310                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_1                                                                                                                                                                                                                     | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_NO_SOF.vsize_counter_reg[0][0]                                                                                                                                                                          |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_1                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it30                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_Mat2AXIvideo_32_480_640_5_U0/p_s_reg_1350                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it300                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                2 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_1                                                                                                                                                                                                                                  | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it160                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it320                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it40                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it50                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it190                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_1                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                2 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it200                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it210                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[1]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it220                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it170                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it230                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_1                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0][0]                                   | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12][0]                                                                                                                                                              |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it240                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it250                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it260                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it270                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it280                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it290                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_1                                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_NO_SOF.vsize_counter_reg[0][0]                                                                                                                                                                          |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/Q[1]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/p_66_in                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/p_Val2_9_reg_3070                                                                                                                                                                                                                                                  | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/p_Val2_9_reg_307[12]_i_1_n_1                                                                                                                                                                                              |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it180                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/p_Val2_12_reg_3180                                                                                                                                                                                                                                                 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/p_Val2_12_reg_318[12]_i_1_n_1                                                                                                                                                                                             |                6 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it100                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                2 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it110                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                2 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                   | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it120                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                2 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it130                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                2 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it140                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0][0]                                   | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12][0]                                                                                                                                                              |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                         |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it150                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it90                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                2 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it80                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                2 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_1                                                                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_90_reg_2886[12]_i_1_n_1                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it70                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_phiprechg_dy_reg_330pp0_it60                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_1                                                                                                                                                                                                                     | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_NO_SOF.vsize_counter_reg[0][0]                                                                                                                                                                          |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[1]                                                                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0][0]                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12][0]                                                                                                                                                              |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[1]                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_1                                                                                                                                                                                                                                  | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/p_4_out                                                                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/row_wr_fu_180                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/pre_fx_fu_188[15]_i_2_n_1                                                                                                                                                                                                                                          | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/pre_fx_fu_188[15]_i_1_n_1                                                                                                                                                                                                 |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/p_4_out                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/mm2s_ftchcmdsts_idle                                                                                                                                                                                                                                   | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                   |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/s2mm_ftchcmdsts_idle                                                                                                                                                                                                                               | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                   |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/mm2s_ftchcmdsts_idle                                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                   |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/mm2s_ftchcmdsts_idle                                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                   |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/s2mm_ftchcmdsts_idle                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                   |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/s2mm_ftchcmdsts_idle                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                   |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/p_4_out                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/usedw_reg[14]_0                                                                                                                                                                                                                                    | design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/ap_rst_n_inv                                                                                                                                                                                                                |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_1                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                 |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[5]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_1                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                   | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                        |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                        |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_1                                                                                                                                                                         | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_1                                                                                                                                                                         | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/pre_fy_fu_192[15]_i_2_n_1                                                                                                                                                                                                                                          | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/pre_fy_fu_192[15]_i_1_n_1                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[5]                                                                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_1                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[5]                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_1                                                                                                                                                                                   | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                 |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_1                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_1                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                        |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_1                                                                                                                                                                                                      | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                   | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_1                                                                                                                                                                                                      | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_1                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_1                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gcc0.gc0.count_d1_reg[0][0]                                                                                                                                                                                         |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0                      | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gcc0.gc0.count_d1_reg[0][0]                                                                                                                                                                                         |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0                      | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gcc0.gc0.count_d1_reg[0][0]                                                                                                                                                                                         |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                            |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                            |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[8]_0[0]                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                            |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[8]_0[0]                                                                | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                            |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                              | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gcc0.gc0.count_d1_reg[0][0]                                                                                                                                                                                         |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                            |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[8]_0[0]                                                                | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                            |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                              | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gcc0.gc0.count_d1_reg[0][0]                                                                                                                                                                                         |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/u_V_reg_3559_reg0                                                                                                                                                                                                                                                  | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/u_V_reg_3559[19]_i_1_n_1                                                                                                                                                                                                  |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                              | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gcc0.gc0.count_d1_reg[0][0]                                                                                                                                                                                         |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/u_V_reg_3559_reg0                                                                                                                                                                                                                                                  | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/v_V_2_reg_3565[19]_i_1_n_1                                                                                                                                                                                                |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/v1_V_reg_3675_reg0                                                                                                                                                                                                                                                 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/v_V_reg_3685[19]_i_1_n_1                                                                                                                                                                                                  |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/v1_V_reg_3675_reg0                                                                                                                                                                                                                                                 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/p_u_V_reg_3680[19]_i_1_n_1                                                                                                                                                                                                |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/v1_V_reg_3675_reg0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                              |                4 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                  |                8 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                   | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                              |                5 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                        |                                                                                                                                                                                                                                                                                      |                4 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                 |                                                                                                                                                                                                                                                                                      |                3 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                        |                                                                                                                                                                                                                                                                                      |                4 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/ap_sig_bdd_225                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                5 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/count_reg_62210                                                                                                                                                                                                                                     | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/count_reg_6221[18]_i_1_n_1                                                                                                                                                                                 |                6 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                 |                                                                                                                                                                                                                                                                                      |                3 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                              |                6 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                        |                                                                                                                                                                                                                                                                                      |                4 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                 |                                                                                                                                                                                                                                                                                      |                3 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/ap_NS_fsm5                                                                                                                                                                                                                                                         | design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/ap_rst_n_inv                                                                                                                                                                                                                |                8 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                  | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                4 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                4 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]                                                                                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                5 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                          | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                7 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                          | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                4 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]                                                                                                                                                                                                         | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                7 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                4 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                  | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/p_neg_t1_reg_27610                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/p_neg_t_reg_27660                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U53/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out                                                                     |                6 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U30/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                3 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U31/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U32/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U42/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U43/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                 |                8 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U44/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U27/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U47/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U48/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out                                                                     |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U49/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U50/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fsub_32ns_32ns_32_9_full_dsp_U51/image_filter_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                                      |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U35/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U54/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out                                                                     |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U56/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out                                                                     |                6 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U18/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U55/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out                                                                     |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                 |                8 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                    | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                       |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U19/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                3 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U20/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U22/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                8 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U29/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U23/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                6 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U24/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U25/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U26/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U17/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                6 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U28/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_1/inst/image_filter_sqrtf1_U0/image_filter_fsqrt_32ns_32ns_32_28_U60/image_filter_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/p_2_out                                                                                           |                6 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U39/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U41/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                3 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/image_filter_sitofp_64ns_32_9_U25/image_filter_ap_sitofp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/p_2_out                                                                                      |                3 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U21/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                3 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U40/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                    | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                       |                6 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                       |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U51/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out                                                                     |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U38/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                6 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out                                                                                          |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U33/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U37/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                6 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_1/inst/image_filter_Block_loopexit24_i_proc1_U0/image_filter_sitofp_64ns_32_9_U58/image_filter_ap_sitofp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/p_2_out                                                                         |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U45/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                 |                9 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U34/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0                                                                                                                                                                                                       | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                7 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U36/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U46/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/p_2_out                 |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/l_phi_reg_6333[5]_i_1_n_1                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                4 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                    | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_sig_bdd_520                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                9 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_sig_bdd_1467                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                9 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_100_reg_2896[12]_i_1_n_1                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               11 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_control_bus_s_axi_U/rdata[31]_i_2_n_1                                                                                                                                                                                                                                       | design_1_i/image_filter_fh_0/inst/image_filter_fh_control_bus_s_axi_U/rdata[31]_i_1_n_1                                                                                                                                                                                              |                9 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_reg_ppiten_pp0_it00                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |               10 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                7 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/c_reg_63190                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                9 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                8 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                8 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                             | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                8 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_Loop_1_proc_U0/asd_0_i_reg_940                                                                                                                                                                                                                                              | design_1_i/image_filter_fh_0/inst/image_filter_fh_Loop_1_proc_U0/asd_0_i_reg_94[9]_i_1_n_1                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_PadImage_480_640_51_U0/asd_reg_1260                                                                                                                                                                                                                                         | design_1_i/image_filter_fh_0/inst/image_filter_fh_PadImage_480_640_51_U0/asd_reg_126[9]_i_1_n_1                                                                                                                                                                                      |                7 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                                                                                              | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                9 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                                                                                              | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0                                 |                9 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_control_bus_s_axi_U/rdata[31]_i_2_n_1                                                                                                                                                                                                                                             | design_1_i/image_filter_1/inst/image_filter_control_bus_s_axi_U/rdata[31]_i_1_n_1                                                                                                                                                                                                    |               11 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/temp_reg_5640                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               11 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/A_s_reg_28843[31]_i_1_n_1                                                                                                                                                                                  |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/dp_1_reg_38130                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/F_s_reg_28828[31]_i_1_n_1                                                                                                                                                                                  |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_PadImage_480_640_51_U0/ap_reg_phiprechg_tmp_5_reg_137pp0_it20                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/E_s_reg_28833[31]_i_1_n_1                                                                                                                                                                                  |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/img_0_1_data_stream_0_V_read                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp93_reg_28778[31]_i_1_n_1                                                                                                                                                                            |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/Z_s_reg_28803[31]_i_1_n_1                                                                                                                                                                                  |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/C_s_reg_29264[31]_i_1_n_1                                                                                                                                                                                  |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/B_s_reg_28838[31]_i_1_n_1                                                                                                                                                                                  |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/G_s_reg_29254[31]_i_1_n_1                                                                                                                                                                                  |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/H_s_reg_29249[31]_i_1_n_1                                                                                                                                                                                  |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/I_s_reg_28823[31]_i_1_n_1                                                                                                                                                                                  |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/J_s_reg_28818[31]_i_1_n_1                                                                                                                                                                                  |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/K_s_reg_29329[31]_i_1_n_1                                                                                                                                                                                  |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/M_7_s_reg_28414[31]_i_1_n_1                                                                                                                                                                                |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/L_s_reg_29324[31]_i_1_n_1                                                                                                                                                                                  |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp113_reg_28788[31]_i_1_n_1                                                                                                                                                                           |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_1                                                                                                                                                                                                     | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp118_reg_28793[31]_i_1_n_1                                                                                                                                                                           |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/N_2_reg_28419[31]_i_1_n_1                                                                                                                                                                                  |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/X_s_reg_29274[31]_i_1_n_1                                                                                                                                                                                  |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/W_s_reg_29269[31]_i_1_n_1                                                                                                                                                                                  |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[0]_i_1_n_1                                                                                                                                                                                                                                  | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/Y_7_s_reg_28439[31]_i_1_n_1                                                                                                                                                                                |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[0]_i_1_n_1                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp56_reg_28597[31]_i_1_n_1                                                                                                                                                                            |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[5]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[6]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp31_reg_28582[31]_i_1_n_1                                                                                                                                                                            |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[7]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_PadImage_480_640_51_U0/linebuffer_U/image_filter_fh_PadImage_480_640_51_s_linebuffer_ram_U/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[6]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[8]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp98_reg_28783[31]_i_1_n_1                                                                                                                                                                            |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[6]                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp51_reg_28592[31]_i_1_n_1                                                                                                                                                                            |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/Y_s_reg_28798[31]_i_1_n_1                                                                                                                                                                                  |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp36_reg_28587[31]_i_1_n_1                                                                                                                                                                            |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp131_reg_28602[31]_i_1_n_1                                                                                                                                                                           |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/N_s_reg_28758[31]_i_1_n_1                                                                                                                                                                                  |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp102_reg_291740                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp127_reg_29189[31]_i_1_n_1                                                                                                                                                                           |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp102_reg_291740                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp142_reg_29194[31]_i_1_n_1                                                                                                                                                                           |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp102_reg_291740                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp162_reg_29204[31]_i_1_n_1                                                                                                                                                                           |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp102_reg_291740                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp167_reg_29209[31]_i_1_n_1                                                                                                                                                                           |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp102_reg_291740                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp22_reg_29134[31]_i_1_n_1                                                                                                                                                                            |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp146_reg_291990                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp66_reg_29159[31]_i_1_n_1                                                                                                                                                                            |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp146_reg_291990                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp61_reg_29154[31]_i_1_n_1                                                                                                                                                                            |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_control_bus_s_axi_U/p_1_out[31]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/M_s_reg_28763[31]_i_1_n_1                                                                                                                                                                                  |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/img_resized_data_stream_0_V_U/U_FIFO_image_filter_img_resized_data_stream_0_V_ram/shiftReg_ce                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp102_reg_291740                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp122_reg_29184[31]_i_1_n_1                                                                                                                                                                           |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp146_reg_291990                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp146_reg_29199[31]_i_1_n_1                                                                                                                                                                           |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp146_reg_291990                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp26_reg_29139[31]_i_1_n_1                                                                                                                                                                            |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/shiftReg_ce                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp157_reg_28617[31]_i_1_n_1                                                                                                                                                                           |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp16_reg_28577[31]_i_1_n_1                                                                                                                                                                            |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/img_12_data_stream_0_V_U/U_FIFO_image_filter_fh_img_12_data_stream_0_V_ram/shiftReg_ce                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_33_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/E[0]                                                                                                                                                                | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/col_1_23_reg_28107[31]_i_1_n_1                                                                                                                                                                             |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/P_s_reg_29229[31]_i_1_n_1                                                                                                                                                                                  |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_1_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/WEA[0]                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/ap_reg_phiprechg_linebuf2_51_val_0_2_1_reg_6407pp0_it14[31]_i_1_n_1                                                                                                                                        |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/O_s_reg_29234[31]_i_1_n_1                                                                                                                                                                                  |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_1                                                                                                                       |                                                                                                                                                                                                                                                                                      |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/dm_address[0]_i_1__0_n_1                                                                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                                                              | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_PadImage_480_640_51_U0/ap_sig_bdd_164                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp136_reg_28607[31]_i_1_n_1                                                                                                                                                                           |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/sx_2_reg_29770                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp102_reg_291740                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp47_reg_29149[31]_i_1_n_1                                                                                                                                                                            |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_1                                                                                                                       |                                                                                                                                                                                                                                                                                      |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_146_reg_31140                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_145_reg_38180                                                                                                                                                                                                                                                  | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_145_reg_3818[31]_i_1_n_1                                                                                                                                                                                              |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp102_reg_291740                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp42_reg_29144[31]_i_1_n_1                                                                                                                                                                            |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp102_reg_291740                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp82_reg_29164[31]_i_1_n_1                                                                                                                                                                            |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/win_val_1_val_0_0_reg_31090                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/win_val_0_val_1_0_fu_200[31]_i_1_n_1                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_control_bus_s_axi_U/int_rows2[31]_i_1_n_1                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_control_bus_s_axi_U/int_cols[31]_i_1_n_1                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_control_bus_s_axi_U/int_cols2[31]_i_1_n_1                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp102_reg_291740                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp87_reg_29169[31]_i_1_n_1                                                                                                                                                                            |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp102_reg_291740                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp102_reg_29174[31]_i_1_n_1                                                                                                                                                                           |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp102_reg_291740                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp107_reg_29179[31]_i_1_n_1                                                                                                                                                                           |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[7]                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                                                              | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_U0/shiftReg_ce                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_1                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/col_assign_reg_63930                                                                                                                                                                                                                                | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/col_assign_reg_6393[31]_i_1_n_1                                                                                                                                                                            |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Block_loopexit24_i_proc1_U0/shiftReg_ce                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Block_loopexit24_i_proc1_U0/ap_sig_bdd_55                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/dm_address[0]_i_1__0_n_1                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_Loop_1_proc_U0/shiftReg_ce                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/A_1_reg_282250                                                                                                                                                                                                                                      | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/F_6_reg_28287[31]_i_1_n_1                                                                                                                                                                                  |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/S_1_reg_29103[31]_i_1_n_1                                                                                                                                                                                  |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[7]                                                                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_control_bus_s_axi_U/int_cols[31]_i_1_n_1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/A_1_reg_282250                                                                                                                                                                                                                                      | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/E_1_reg_28273[31]_i_1_n_1                                                                                                                                                                                  |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/R_s_reg_28748[31]_i_1_n_1                                                                                                                                                                                  |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/A_1_reg_282250                                                                                                                                                                                                                                      | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/A_1_reg_28225[31]_i_1_n_1                                                                                                                                                                                  |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/U_s_reg_28743[31]_i_1_n_1                                                                                                                                                                                  |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[5]                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_1                                                                                                                       |                                                                                                                                                                                                                                                                                      |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/Q_s_reg_28753[31]_i_1_n_1                                                                                                                                                                                  |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/Q_7_s_reg_28424[31]_i_1_n_1                                                                                                                                                                                |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/Z1_s_reg_29279[31]_i_1_n_1                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/Z2_1_reg_29111[31]_i_1_n_1                                                                                                                                                                                 |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_control_bus_s_axi_U/p_1_out[31]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/R_2_reg_28429[31]_i_1_n_1                                                                                                                                                                                  |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/Z5_s_reg_29289[31]_i_1_n_1                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[0]_i_1_n_1                                                                                                                                                                                                                                  | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[8]                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[6]                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[5]                                                                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[6]                                                                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp72_reg_287680                                                                                                                                                                                                                                | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp72_reg_28768[31]_i_1_n_1                                                                                                                                                                            |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/dm_address[0]_i_1__0_n_1                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/Z_2_reg_28444[31]_i_1_n_1                                                                                                                                                                                  |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/Z6_s_reg_29294[31]_i_1_n_1                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_PadImage_480_640_51_U0/tmp_6_reg_2860                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_1                                                                                                                                                                                                     | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/U_7_s_reg_28434[31]_i_1_n_1                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp64_reg_29239[31]_i_2_n_1                                                                                                                                                                                                                     | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp64_reg_29239[31]_i_1_n_1                                                                                                                                                                            |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp64_reg_29239[31]_i_2_n_1                                                                                                                                                                                                                     | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp69_reg_29244[31]_i_1_n_1                                                                                                                                                                            |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/A_1_reg_282250                                                                                                                                                                                                                                      | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/B_6_reg_28239[31]_i_1_n_1                                                                                                                                                                                  |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp72_reg_287680                                                                                                                                                                                                                                | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/sel_tmp77_reg_28773[31]_i_1_n_1                                                                                                                                                                            |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf2_51_val_21_341075_lo_reg_289810                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf2_51_val_19_381139_lo_reg_289910                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/ap_sig_bdd_604                                                                                                                                                                                                                                      | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/c_2_reg_27760[31]_i_1_n_1                                                                                                                                                                                  |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[8]                                                                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/T_5_reg_291290                                                                                                                                                                                                                                      | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/T_5_reg_29129[31]_i_1_n_1                                                                                                                                                                                  |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/T_3_reg_291190                                                                                                                                                                                                                                      | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/T_3_reg_29119[31]_i_1_n_1                                                                                                                                                                                  |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_control_bus_s_axi_U/int_filter_size[31]_i_1_n_1                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/pop                                                                                                                                                                                                                                                                | design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/ap_rst_n_inv                                                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/T_4_reg_291240                                                                                                                                                                                                                                      | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/T_4_reg_29124[31]_i_1_n_1                                                                                                                                                                                  |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/v_assign_reg_5700                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_PadImage_480_640_51_U0/shiftReg_ce                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[6]                                                                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/axi_data_V_1_reg_163[31]_i_1_n_1                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                9 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                            |                8 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/ap_NS_fsm[3]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                7 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/tmp_data_V_reg_3510                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                9 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/axi_data_V_1_reg_163[31]_i_1__0_n_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                9 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/ap_NS_fsm[3]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                6 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/tmp_data_V_reg_3510                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                9 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[3][0]                                                                                                                                                       | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_U0/axi_data_V_1_reg_163[31]_i_1_n_1                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |               10 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_U0/ap_NS_fsm[3]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_U0/tmp_data_V_reg_3510                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                8 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3][0]                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_eof_reg_reg_0                                                                                                                                                                                    | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                         |                5 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/eol_3_reg_256[0]_i_1_n_1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               10 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_2__0_n_1                                                                                                                                                                                    | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_last_reg_out_reg_0                                                                                                                                                                                              |               10 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                9 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                        | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                                     |                7 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_U0/eol_3_reg_256[0]_i_1_n_1                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |               10 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                    | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_last_reg_out_reg_0                                                                                                                                                                                              |                5 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_eof_reg_reg_0                                                                                                                                                                                    | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                         |                5 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_AXIvideo2Mat_32_480_640_5_U0/p_5_in                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               10 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_U0/p_5_in                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |               12 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_2__0_n_1                                                                                                                                                                                    | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_last_reg_out_reg_0                                                                                                                                                                                              |                9 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sig_user_reg_out_reg[0][0]                                                                                                                                                                                                                                   | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                                     |               10 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_eof_reg_reg_0                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                         |                5 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                    | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_last_reg_out_reg_0                                                                                                                                                                                              |                7 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/eol_3_reg_256[0]_i_1__0_n_1                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               10 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_last_reg_out_reg_0                                                                                                                                                                                              |                9 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_2__0_n_1                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_last_reg_out_reg_0                                                                                                                                                                                              |               12 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/p_5_in                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |               11 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |               11 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                |                8 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |               11 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |               11 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                                              | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |               11 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                9 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                                              | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |               13 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                8 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |               12 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                8 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                |               10 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                6 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                       | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                |                6 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                9 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/ap_sig_bdd_604                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               10 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                            | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                               |                6 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                               |                8 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                            | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                               |                8 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_sig_bdd_387                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |               11 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_1                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                9 |             43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                 |               17 |             43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                9 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                7 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                9 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                8 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_1                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                9 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                6 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                6 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_1                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |               11 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                6 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_1                                                                                                                                                            |                7 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_valid_reg_reg                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                          |                7 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                 |               14 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_valid_reg_reg                                                                                                              | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                          |                7 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_1                                                                                                                                                            |                8 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_valid_reg_reg                                                                                                              | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                          |                7 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_1                                                                                                                                                            |                7 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                7 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                7 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                 |               19 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2__0_n_1                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_1                                                                                                                                                            |               12 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_1                                                                                                                                                                                                            | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_1                                                                                                                                                                   |                7 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_1                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_1                                                                                                                                                                   |                7 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2__0_n_1                                                                                                                                                                                                     | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_1                                                                                                                                                            |               11 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_control_bus_s_axi_U/image_filter_fh_Block_Mat_exit712_proc_U0_ap_ready                                                                                                                                                                                                      | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/ap_rst_n_inv                                                                                                                                                                                               |               13 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_1                                                                                                                                                                                                            | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_1                                                                                                                                                                   |                9 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2__0_n_1                                                                                                                                                                                                     | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_1                                                                                                                                                            |                7 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata_reg[63]_0[0]                                                                                                                                                                       |                7 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/s_axis_cmd_tdata_reg[0][0]                                                                                                                                                     | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata_reg[63][0]                                                                                                                                                                         |                8 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/s_axis_cmd_tdata_reg[0][0]                                                                                                                                                     | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata_reg[63][0]                                                                                                                                                                         |                9 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/s_axis_cmd_tdata_reg[0][0]                                                                                                                                                     | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata_reg[63][0]                                                                                                                                                                         |                8 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata_reg[63]_0[0]                                                                                                                                                                       |                7 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata_reg[63]_0[0]                                                                                                                                                                       |                8 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                7 |             50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                7 |             50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_addr_cntr_lsh_kh_reg[31]                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                7 |             50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                7 |             50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_addr_cntr_lsh_kh_reg[31]                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                7 |             50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_addr_cntr_lsh_kh_reg[31]                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                7 |             50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                          |               13 |             51 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                          |               17 |             51 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_2/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                          |               16 |             51 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/p_Val2_45_reg_7060                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               18 |             53 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/newSel10_reg_36700                                                                                                                                                                                                                                                 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/newSel7_reg_3592[53]_i_1_n_1                                                                                                                                                                                              |               19 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/ap_rst_n_inv                                                                                                                                                                                               |               19 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/newSel10_reg_36700                                                                                                                                                                                                                                                 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/newSel10_reg_3670[53]_i_1_n_1                                                                                                                                                                                             |               18 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/newSel10_reg_36700                                                                                                                                                                                                                                                 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/newSel2_reg_3618[53]_i_1_n_1                                                                                                                                                                                              |               20 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/newSel10_reg_36700                                                                                                                                                                                                                                                 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/newSel5_reg_3644[53]_i_1_n_1                                                                                                                                                                                              |               16 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/newSel3_reg_7010                                                                                                                                                                                                                                                   | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/newSel3_reg_701[53]_i_1_n_1                                                                                                                                                                                               |               17 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/newSel3_reg_7010                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |               15 |             57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |               14 |             58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |               13 |             58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |               15 |             58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |               12 |             59 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |               18 |             59 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |               20 |             59 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/img_0_2_data_stream_0_V_read_reg_5590                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               13 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_sqrtf1_U0/Q[1]                                                                                                                                                                                                                                                                    | design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/ap_rst_n_inv                                                                                                                                                                                                                |               12 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/p_0_reg_38020                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               16 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/newSel10_reg_36700                                                                                                                                                                                                                                                 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_94_reg_3623[63]_i_1_n_1                                                                                                                                                                                               |               20 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/newSel10_reg_36700                                                                                                                                                                                                                                                 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_78_reg_3597[63]_i_1_n_1                                                                                                                                                                                               |               20 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_AXIvideo2Mat_32_480_640_5_1_U0/push                                                                                                                                                                                                                                               | design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/ap_rst_n_inv                                                                                                                                                                                                                |               17 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/c_reg_63190                                                                                                                                                                                                                                         | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/r_reg_6305[31]_i_1_n_1                                                                                                                                                                                     |               21 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/newSel10_reg_36700                                                                                                                                                                                                                                                 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_62_reg_3571[63]_i_1_n_1                                                                                                                                                                                               |               21 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/newSel10_reg_36700                                                                                                                                                                                                                                                 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/tmp_112_reg_3649[63]_i_1_n_1                                                                                                                                                                                              |               20 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_sig_bdd_351                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |               19 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/p_Val2_11_reg_29380                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |               16 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/acc_V_1_fu_96013_out                                                                                                                                                                                                                                               | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/acc_V_1_fu_96[0]_i_1_n_1                                                                                                                                                                                                  |               16 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/shiftReg_ce                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/exp_tmp_V_reg_5870                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               16 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/newSel3_reg_7010                                                                                                                                                                                                                                                   | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/tmp_32_reg_680[63]_i_1_n_1                                                                                                                                                                                                |               19 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/pre_fx_1_reg_30160                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               22 |             65 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/p_Val2_39_reg_37920                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |               17 |             65 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/k_buf_val_val_0_0_U/image_filter_Resize_Test_k_buf_val_val_0_0_ram_U/ap_NS_fsm5                                                                                                                                                                                    | design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/ap_rst_n_inv                                                                                                                                                                                                                |               20 |             66 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               17 |             69 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |               16 |             69 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                  |               15 |             69 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/icmp_reg_6490                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               26 |             71 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/ap_rst_n_inv                                                                                                                                                                                               |               27 |             75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/ap_NS_fsm5                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               37 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/p_Val2_44_reg_5970                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               19 |             80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |               23 |             88 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |               27 |             89 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |               24 |             89 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/ap_sig_bdd_402                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |               28 |             94 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/win_val_0_val_1_0_5_fu_2040                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               22 |             96 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/Z4_3_reg_28449[31]_i_1_n_1                                                                                                                                                                                 |               16 |             96 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                  |               25 |            100 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                  |               20 |            100 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                                 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                            |               21 |            100 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                                         | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                  |               20 |            101 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Block_Mat_exit2020_proc_U0_ap_ready                                                                                                                                                                                                                                               | design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/ap_rst_n_inv                                                                                                                                                                                                                |               28 |            120 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_0_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/WEA[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |               26 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |               31 |            141 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |               25 |            141 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |               26 |            141 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                       | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |               27 |            141 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                           | design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                   |               27 |            141 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0][0]                                                                                                                                                                                   |               26 |            141 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               | design_1_i/image_filter_1/inst/img_0_2_data_stream_0_V_U/ap_rst_n_inv                                                                                                                                                                                                                |               57 |            176 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/p_Val2_30_reg_37820                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |               50 |            200 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/newSel10_reg_36700                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               60 |            227 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/p_Result_2_reg_31950                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |               60 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/icmp1_reg_34460                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |               88 |            283 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/p_Val2_17_reg_32270                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |               94 |            320 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fsub_32ns_32ns_32_9_full_dsp_U51/image_filter_ap_fsub_7_full_dsp_32_u/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |              108 |            364 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/p_Val2_24_reg_37620                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |               82 |            400 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Block_loopexit24_i_proc1_U0/image_filter_sitofp_64ns_32_9_U58/image_filter_ap_sitofp_7_no_dsp_64_u/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |               86 |            436 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/k_buf_val_val_0_0_U/image_filter_Resize_Test_k_buf_val_val_0_0_ram_U/ap_NS_fsm5                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |              181 |            590 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_50_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/WEA[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |              102 |            640 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/p_0_i_i_loc_channel_U/E[0]                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |              149 |            781 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |              462 |           1324 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_1_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/WEA[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |              287 |           2016 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_32_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/WEA[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |              318 |           2016 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/WEA[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |              306 |           2176 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_23_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/WEA[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |              439 |           2688 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_44_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ap_done_reg2                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |              695 |           3080 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/image_filter_udiv_44ns_28ns_44_48_U31/image_filter_udiv_44ns_28ns_44_48_div_U/image_filter_udiv_44ns_28ns_44_48_div_u_0/loop[43].dividend_tmp_reg[44][0]_0                                                                                                         |                                                                                                                                                                                                                                                                                      |              863 |           4142 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_1/inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32/image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[27].remd_tmp_reg[28][0]_0                                                                                                                |                                                                                                                                                                                                                                                                                      |             1181 |           5397 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U26/image_filter_fh_ap_fsub_6_full_dsp_32_u/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |             1958 |           9016 |
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


