$date
	Mon Apr 19 20:21:21 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux_4to32 $end
$var wire 32 ! out [31:0] $end
$var reg 1 " en $end
$var reg 32 # in1 [31:0] $end
$var reg 32 $ in2 [31:0] $end
$var reg 32 % in3 [31:0] $end
$var reg 32 & in4 [31:0] $end
$var reg 2 ' sel [1:0] $end
$scope module uut $end
$var wire 1 " en $end
$var wire 32 ( in1 [31:0] $end
$var wire 32 ) in2 [31:0] $end
$var wire 32 * in3 [31:0] $end
$var wire 32 + in4 [31:0] $end
$var wire 2 , sel [1:0] $end
$var wire 32 - out [31:0] $end
$var reg 32 . mux_buff [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bz -
bx ,
b11111111111111110000000000000000 +
b10101010101010101010101010101010 *
b0 )
b11111111111111111111111111111111 (
bx '
b11111111111111110000000000000000 &
b10101010101010101010101010101010 %
b0 $
b11111111111111111111111111111111 #
0"
bz !
$end
#5
b11111111111111111111111111111111 .
b0 '
b0 ,
#7
b11111111111111111111111111111111 !
b11111111111111111111111111111111 -
1"
#10
b0 !
b0 -
b0 .
b1 '
b1 ,
#15
b10101010101010101010101010101010 !
b10101010101010101010101010101010 -
b10101010101010101010101010101010 .
b10 '
b10 ,
#20
b11111111111111110000000000000000 !
b11111111111111110000000000000000 -
b11111111111111110000000000000000 .
b11 '
b11 ,
#40
