{
  "module_name": "cnic_defs.h",
  "hash_id": "8939a97696d70f3ae7c9db1425d0c193818d8d3aba46ffd35e9a7e23cdf3b5c9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/broadcom/cnic_defs.h",
  "human_readable_source": "\n \n\n#ifndef CNIC_DEFS_H\n#define CNIC_DEFS_H\n\n \n#define L2_KWQE_OPCODE_VALUE_FLUSH                  (4)\n#define L2_KWQE_OPCODE_VALUE_VM_FREE_RX_QUEUE       (8)\n\n#define L4_KWQE_OPCODE_VALUE_CONNECT1               (50)\n#define L4_KWQE_OPCODE_VALUE_CONNECT2               (51)\n#define L4_KWQE_OPCODE_VALUE_CONNECT3               (52)\n#define L4_KWQE_OPCODE_VALUE_RESET                  (53)\n#define L4_KWQE_OPCODE_VALUE_CLOSE                  (54)\n#define L4_KWQE_OPCODE_VALUE_UPDATE_SECRET          (60)\n#define L4_KWQE_OPCODE_VALUE_INIT_ULP               (61)\n\n#define L4_KWQE_OPCODE_VALUE_OFFLOAD_PG             (1)\n#define L4_KWQE_OPCODE_VALUE_UPDATE_PG              (9)\n#define L4_KWQE_OPCODE_VALUE_UPLOAD_PG              (14)\n\n#define L5CM_RAMROD_CMD_ID_BASE\t\t\t(0x80)\n#define L5CM_RAMROD_CMD_ID_TCP_CONNECT\t\t(L5CM_RAMROD_CMD_ID_BASE + 3)\n#define L5CM_RAMROD_CMD_ID_CLOSE\t\t(L5CM_RAMROD_CMD_ID_BASE + 12)\n#define L5CM_RAMROD_CMD_ID_ABORT\t\t(L5CM_RAMROD_CMD_ID_BASE + 13)\n#define L5CM_RAMROD_CMD_ID_SEARCHER_DELETE\t(L5CM_RAMROD_CMD_ID_BASE + 14)\n#define L5CM_RAMROD_CMD_ID_TERMINATE_OFFLOAD\t(L5CM_RAMROD_CMD_ID_BASE + 15)\n\n#define FCOE_RAMROD_CMD_ID_INIT_FUNC\t\t(FCOE_KCQE_OPCODE_INIT_FUNC)\n#define FCOE_RAMROD_CMD_ID_DESTROY_FUNC\t\t(FCOE_KCQE_OPCODE_DESTROY_FUNC)\n#define FCOE_RAMROD_CMD_ID_STAT_FUNC\t\t(FCOE_KCQE_OPCODE_STAT_FUNC)\n#define FCOE_RAMROD_CMD_ID_OFFLOAD_CONN\t\t(FCOE_KCQE_OPCODE_OFFLOAD_CONN)\n#define FCOE_RAMROD_CMD_ID_ENABLE_CONN\t\t(FCOE_KCQE_OPCODE_ENABLE_CONN)\n#define FCOE_RAMROD_CMD_ID_DISABLE_CONN\t\t(FCOE_KCQE_OPCODE_DISABLE_CONN)\n#define FCOE_RAMROD_CMD_ID_DESTROY_CONN\t\t(FCOE_KCQE_OPCODE_DESTROY_CONN)\n#define FCOE_RAMROD_CMD_ID_TERMINATE_CONN\t(0x81)\n\n \n#define L4_KCQE_OPCODE_VALUE_CLOSE_COMP             (53)\n#define L4_KCQE_OPCODE_VALUE_RESET_COMP             (54)\n#define L4_KCQE_OPCODE_VALUE_FW_TCP_UPDATE          (55)\n#define L4_KCQE_OPCODE_VALUE_CONNECT_COMPLETE       (56)\n#define L4_KCQE_OPCODE_VALUE_RESET_RECEIVED         (57)\n#define L4_KCQE_OPCODE_VALUE_CLOSE_RECEIVED         (58)\n#define L4_KCQE_OPCODE_VALUE_INIT_ULP               (61)\n\n#define L4_KCQE_OPCODE_VALUE_OFFLOAD_PG             (1)\n#define L4_KCQE_OPCODE_VALUE_UPDATE_PG              (9)\n#define L4_KCQE_OPCODE_VALUE_UPLOAD_PG              (14)\n\n \n#define L4_KCQE_COMPLETION_STATUS_SUCCESS           (0)\n#define L4_KCQE_COMPLETION_STATUS_NIC_ERROR         (4)\n#define L4_KCQE_COMPLETION_STATUS_PARITY_ERROR\t    (0x81)\n#define L4_KCQE_COMPLETION_STATUS_TIMEOUT           (0x93)\n\n#define L4_KCQE_COMPLETION_STATUS_CTX_ALLOC_FAIL    (0x83)\n#define L4_KCQE_COMPLETION_STATUS_OFFLOADED_PG      (0x89)\n\n#define L4_KCQE_OPCODE_VALUE_OOO_EVENT_NOTIFICATION (0xa0)\n#define L4_KCQE_OPCODE_VALUE_OOO_FLUSH              (0xa1)\n\n#define L4_LAYER_CODE (4)\n#define L2_LAYER_CODE (2)\n\n \nstruct l4_kcq {\n\tu32 cid;\n\tu32 pg_cid;\n\tu32 conn_id;\n\tu32 pg_host_opaque;\n#if defined(__BIG_ENDIAN)\n\tu16 status;\n\tu16 reserved1;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 reserved1;\n\tu16 status;\n#endif\n\tu32 reserved2[2];\n#if defined(__BIG_ENDIAN)\n\tu8 flags;\n#define L4_KCQ_RESERVED3 (0x7<<0)\n#define L4_KCQ_RESERVED3_SHIFT 0\n#define L4_KCQ_RAMROD_COMPLETION (0x1<<3)  \n#define L4_KCQ_RAMROD_COMPLETION_SHIFT 3\n#define L4_KCQ_LAYER_CODE (0x7<<4)\n#define L4_KCQ_LAYER_CODE_SHIFT 4\n#define L4_KCQ_RESERVED4 (0x1<<7)\n#define L4_KCQ_RESERVED4_SHIFT 7\n\tu8 op_code;\n\tu16 qe_self_seq;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 qe_self_seq;\n\tu8 op_code;\n\tu8 flags;\n#define L4_KCQ_RESERVED3 (0xF<<0)\n#define L4_KCQ_RESERVED3_SHIFT 0\n#define L4_KCQ_RAMROD_COMPLETION (0x1<<3)  \n#define L4_KCQ_RAMROD_COMPLETION_SHIFT 3\n#define L4_KCQ_LAYER_CODE (0x7<<4)\n#define L4_KCQ_LAYER_CODE_SHIFT 4\n#define L4_KCQ_RESERVED4 (0x1<<7)\n#define L4_KCQ_RESERVED4_SHIFT 7\n#endif\n};\n\n\n \nstruct l4_kcq_upload_pg {\n\tu32 pg_cid;\n#if defined(__BIG_ENDIAN)\n\tu16 pg_status;\n\tu16 pg_ipid_count;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 pg_ipid_count;\n\tu16 pg_status;\n#endif\n\tu32 reserved1[5];\n#if defined(__BIG_ENDIAN)\n\tu8 flags;\n#define L4_KCQ_UPLOAD_PG_RESERVED3 (0xF<<0)\n#define L4_KCQ_UPLOAD_PG_RESERVED3_SHIFT 0\n#define L4_KCQ_UPLOAD_PG_LAYER_CODE (0x7<<4)\n#define L4_KCQ_UPLOAD_PG_LAYER_CODE_SHIFT 4\n#define L4_KCQ_UPLOAD_PG_RESERVED4 (0x1<<7)\n#define L4_KCQ_UPLOAD_PG_RESERVED4_SHIFT 7\n\tu8 op_code;\n\tu16 qe_self_seq;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 qe_self_seq;\n\tu8 op_code;\n\tu8 flags;\n#define L4_KCQ_UPLOAD_PG_RESERVED3 (0xF<<0)\n#define L4_KCQ_UPLOAD_PG_RESERVED3_SHIFT 0\n#define L4_KCQ_UPLOAD_PG_LAYER_CODE (0x7<<4)\n#define L4_KCQ_UPLOAD_PG_LAYER_CODE_SHIFT 4\n#define L4_KCQ_UPLOAD_PG_RESERVED4 (0x1<<7)\n#define L4_KCQ_UPLOAD_PG_RESERVED4_SHIFT 7\n#endif\n};\n\n\n \nstruct l4_kwq_close_req {\n#if defined(__BIG_ENDIAN)\n\tu8 flags;\n#define L4_KWQ_CLOSE_REQ_RESERVED1 (0xF<<0)\n#define L4_KWQ_CLOSE_REQ_RESERVED1_SHIFT 0\n#define L4_KWQ_CLOSE_REQ_LAYER_CODE (0x7<<4)\n#define L4_KWQ_CLOSE_REQ_LAYER_CODE_SHIFT 4\n#define L4_KWQ_CLOSE_REQ_LINKED_WITH_NEXT (0x1<<7)\n#define L4_KWQ_CLOSE_REQ_LINKED_WITH_NEXT_SHIFT 7\n\tu8 op_code;\n\tu16 reserved0;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 reserved0;\n\tu8 op_code;\n\tu8 flags;\n#define L4_KWQ_CLOSE_REQ_RESERVED1 (0xF<<0)\n#define L4_KWQ_CLOSE_REQ_RESERVED1_SHIFT 0\n#define L4_KWQ_CLOSE_REQ_LAYER_CODE (0x7<<4)\n#define L4_KWQ_CLOSE_REQ_LAYER_CODE_SHIFT 4\n#define L4_KWQ_CLOSE_REQ_LINKED_WITH_NEXT (0x1<<7)\n#define L4_KWQ_CLOSE_REQ_LINKED_WITH_NEXT_SHIFT 7\n#endif\n\tu32 cid;\n\tu32 reserved2[6];\n};\n\n\n \nstruct l4_kwq_connect_req1 {\n#if defined(__BIG_ENDIAN)\n\tu8 flags;\n#define L4_KWQ_CONNECT_REQ1_RESERVED1 (0xF<<0)\n#define L4_KWQ_CONNECT_REQ1_RESERVED1_SHIFT 0\n#define L4_KWQ_CONNECT_REQ1_LAYER_CODE (0x7<<4)\n#define L4_KWQ_CONNECT_REQ1_LAYER_CODE_SHIFT 4\n#define L4_KWQ_CONNECT_REQ1_LINKED_WITH_NEXT (0x1<<7)\n#define L4_KWQ_CONNECT_REQ1_LINKED_WITH_NEXT_SHIFT 7\n\tu8 op_code;\n\tu8 reserved0;\n\tu8 conn_flags;\n#define L4_KWQ_CONNECT_REQ1_IS_PG_HOST_OPAQUE (0x1<<0)\n#define L4_KWQ_CONNECT_REQ1_IS_PG_HOST_OPAQUE_SHIFT 0\n#define L4_KWQ_CONNECT_REQ1_IP_V6 (0x1<<1)\n#define L4_KWQ_CONNECT_REQ1_IP_V6_SHIFT 1\n#define L4_KWQ_CONNECT_REQ1_PASSIVE_FLAG (0x1<<2)\n#define L4_KWQ_CONNECT_REQ1_PASSIVE_FLAG_SHIFT 2\n#define L4_KWQ_CONNECT_REQ1_RSRV (0x1F<<3)\n#define L4_KWQ_CONNECT_REQ1_RSRV_SHIFT 3\n#elif defined(__LITTLE_ENDIAN)\n\tu8 conn_flags;\n#define L4_KWQ_CONNECT_REQ1_IS_PG_HOST_OPAQUE (0x1<<0)\n#define L4_KWQ_CONNECT_REQ1_IS_PG_HOST_OPAQUE_SHIFT 0\n#define L4_KWQ_CONNECT_REQ1_IP_V6 (0x1<<1)\n#define L4_KWQ_CONNECT_REQ1_IP_V6_SHIFT 1\n#define L4_KWQ_CONNECT_REQ1_PASSIVE_FLAG (0x1<<2)\n#define L4_KWQ_CONNECT_REQ1_PASSIVE_FLAG_SHIFT 2\n#define L4_KWQ_CONNECT_REQ1_RSRV (0x1F<<3)\n#define L4_KWQ_CONNECT_REQ1_RSRV_SHIFT 3\n\tu8 reserved0;\n\tu8 op_code;\n\tu8 flags;\n#define L4_KWQ_CONNECT_REQ1_RESERVED1 (0xF<<0)\n#define L4_KWQ_CONNECT_REQ1_RESERVED1_SHIFT 0\n#define L4_KWQ_CONNECT_REQ1_LAYER_CODE (0x7<<4)\n#define L4_KWQ_CONNECT_REQ1_LAYER_CODE_SHIFT 4\n#define L4_KWQ_CONNECT_REQ1_LINKED_WITH_NEXT (0x1<<7)\n#define L4_KWQ_CONNECT_REQ1_LINKED_WITH_NEXT_SHIFT 7\n#endif\n\tu32 cid;\n\tu32 pg_cid;\n\tu32 src_ip;\n\tu32 dst_ip;\n#if defined(__BIG_ENDIAN)\n\tu16 dst_port;\n\tu16 src_port;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 src_port;\n\tu16 dst_port;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 rsrv1[3];\n\tu8 tcp_flags;\n#define L4_KWQ_CONNECT_REQ1_NO_DELAY_ACK (0x1<<0)\n#define L4_KWQ_CONNECT_REQ1_NO_DELAY_ACK_SHIFT 0\n#define L4_KWQ_CONNECT_REQ1_KEEP_ALIVE (0x1<<1)\n#define L4_KWQ_CONNECT_REQ1_KEEP_ALIVE_SHIFT 1\n#define L4_KWQ_CONNECT_REQ1_NAGLE_ENABLE (0x1<<2)\n#define L4_KWQ_CONNECT_REQ1_NAGLE_ENABLE_SHIFT 2\n#define L4_KWQ_CONNECT_REQ1_TIME_STAMP (0x1<<3)\n#define L4_KWQ_CONNECT_REQ1_TIME_STAMP_SHIFT 3\n#define L4_KWQ_CONNECT_REQ1_SACK (0x1<<4)\n#define L4_KWQ_CONNECT_REQ1_SACK_SHIFT 4\n#define L4_KWQ_CONNECT_REQ1_SEG_SCALING (0x1<<5)\n#define L4_KWQ_CONNECT_REQ1_SEG_SCALING_SHIFT 5\n#define L4_KWQ_CONNECT_REQ1_RESERVED2 (0x3<<6)\n#define L4_KWQ_CONNECT_REQ1_RESERVED2_SHIFT 6\n#elif defined(__LITTLE_ENDIAN)\n\tu8 tcp_flags;\n#define L4_KWQ_CONNECT_REQ1_NO_DELAY_ACK (0x1<<0)\n#define L4_KWQ_CONNECT_REQ1_NO_DELAY_ACK_SHIFT 0\n#define L4_KWQ_CONNECT_REQ1_KEEP_ALIVE (0x1<<1)\n#define L4_KWQ_CONNECT_REQ1_KEEP_ALIVE_SHIFT 1\n#define L4_KWQ_CONNECT_REQ1_NAGLE_ENABLE (0x1<<2)\n#define L4_KWQ_CONNECT_REQ1_NAGLE_ENABLE_SHIFT 2\n#define L4_KWQ_CONNECT_REQ1_TIME_STAMP (0x1<<3)\n#define L4_KWQ_CONNECT_REQ1_TIME_STAMP_SHIFT 3\n#define L4_KWQ_CONNECT_REQ1_SACK (0x1<<4)\n#define L4_KWQ_CONNECT_REQ1_SACK_SHIFT 4\n#define L4_KWQ_CONNECT_REQ1_SEG_SCALING (0x1<<5)\n#define L4_KWQ_CONNECT_REQ1_SEG_SCALING_SHIFT 5\n#define L4_KWQ_CONNECT_REQ1_RESERVED2 (0x3<<6)\n#define L4_KWQ_CONNECT_REQ1_RESERVED2_SHIFT 6\n\tu8 rsrv1[3];\n#endif\n\tu32 rsrv2;\n};\n\n\n \nstruct l4_kwq_connect_req2 {\n#if defined(__BIG_ENDIAN)\n\tu8 flags;\n#define L4_KWQ_CONNECT_REQ2_RESERVED1 (0xF<<0)\n#define L4_KWQ_CONNECT_REQ2_RESERVED1_SHIFT 0\n#define L4_KWQ_CONNECT_REQ2_LAYER_CODE (0x7<<4)\n#define L4_KWQ_CONNECT_REQ2_LAYER_CODE_SHIFT 4\n#define L4_KWQ_CONNECT_REQ2_LINKED_WITH_NEXT (0x1<<7)\n#define L4_KWQ_CONNECT_REQ2_LINKED_WITH_NEXT_SHIFT 7\n\tu8 op_code;\n\tu8 reserved0;\n\tu8 rsrv;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 rsrv;\n\tu8 reserved0;\n\tu8 op_code;\n\tu8 flags;\n#define L4_KWQ_CONNECT_REQ2_RESERVED1 (0xF<<0)\n#define L4_KWQ_CONNECT_REQ2_RESERVED1_SHIFT 0\n#define L4_KWQ_CONNECT_REQ2_LAYER_CODE (0x7<<4)\n#define L4_KWQ_CONNECT_REQ2_LAYER_CODE_SHIFT 4\n#define L4_KWQ_CONNECT_REQ2_LINKED_WITH_NEXT (0x1<<7)\n#define L4_KWQ_CONNECT_REQ2_LINKED_WITH_NEXT_SHIFT 7\n#endif\n\tu32 reserved2;\n\tu32 src_ip_v6_2;\n\tu32 src_ip_v6_3;\n\tu32 src_ip_v6_4;\n\tu32 dst_ip_v6_2;\n\tu32 dst_ip_v6_3;\n\tu32 dst_ip_v6_4;\n};\n\n\n \nstruct l4_kwq_connect_req3 {\n#if defined(__BIG_ENDIAN)\n\tu8 flags;\n#define L4_KWQ_CONNECT_REQ3_RESERVED1 (0xF<<0)\n#define L4_KWQ_CONNECT_REQ3_RESERVED1_SHIFT 0\n#define L4_KWQ_CONNECT_REQ3_LAYER_CODE (0x7<<4)\n#define L4_KWQ_CONNECT_REQ3_LAYER_CODE_SHIFT 4\n#define L4_KWQ_CONNECT_REQ3_LINKED_WITH_NEXT (0x1<<7)\n#define L4_KWQ_CONNECT_REQ3_LINKED_WITH_NEXT_SHIFT 7\n\tu8 op_code;\n\tu16 reserved0;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 reserved0;\n\tu8 op_code;\n\tu8 flags;\n#define L4_KWQ_CONNECT_REQ3_RESERVED1 (0xF<<0)\n#define L4_KWQ_CONNECT_REQ3_RESERVED1_SHIFT 0\n#define L4_KWQ_CONNECT_REQ3_LAYER_CODE (0x7<<4)\n#define L4_KWQ_CONNECT_REQ3_LAYER_CODE_SHIFT 4\n#define L4_KWQ_CONNECT_REQ3_LINKED_WITH_NEXT (0x1<<7)\n#define L4_KWQ_CONNECT_REQ3_LINKED_WITH_NEXT_SHIFT 7\n#endif\n\tu32 ka_timeout;\n\tu32 ka_interval ;\n#if defined(__BIG_ENDIAN)\n\tu8 snd_seq_scale;\n\tu8 ttl;\n\tu8 tos;\n\tu8 ka_max_probe_count;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 ka_max_probe_count;\n\tu8 tos;\n\tu8 ttl;\n\tu8 snd_seq_scale;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 pmtu;\n\tu16 mss;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 mss;\n\tu16 pmtu;\n#endif\n\tu32 rcv_buf;\n\tu32 snd_buf;\n\tu32 seed;\n};\n\n\n \nstruct l4_kwq_offload_pg {\n#if defined(__BIG_ENDIAN)\n\tu8 flags;\n#define L4_KWQ_OFFLOAD_PG_RESERVED1 (0xF<<0)\n#define L4_KWQ_OFFLOAD_PG_RESERVED1_SHIFT 0\n#define L4_KWQ_OFFLOAD_PG_LAYER_CODE (0x7<<4)\n#define L4_KWQ_OFFLOAD_PG_LAYER_CODE_SHIFT 4\n#define L4_KWQ_OFFLOAD_PG_LINKED_WITH_NEXT (0x1<<7)\n#define L4_KWQ_OFFLOAD_PG_LINKED_WITH_NEXT_SHIFT 7\n\tu8 op_code;\n\tu16 reserved0;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 reserved0;\n\tu8 op_code;\n\tu8 flags;\n#define L4_KWQ_OFFLOAD_PG_RESERVED1 (0xF<<0)\n#define L4_KWQ_OFFLOAD_PG_RESERVED1_SHIFT 0\n#define L4_KWQ_OFFLOAD_PG_LAYER_CODE (0x7<<4)\n#define L4_KWQ_OFFLOAD_PG_LAYER_CODE_SHIFT 4\n#define L4_KWQ_OFFLOAD_PG_LINKED_WITH_NEXT (0x1<<7)\n#define L4_KWQ_OFFLOAD_PG_LINKED_WITH_NEXT_SHIFT 7\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 l2hdr_nbytes;\n\tu8 pg_flags;\n#define L4_KWQ_OFFLOAD_PG_SNAP_ENCAP (0x1<<0)\n#define L4_KWQ_OFFLOAD_PG_SNAP_ENCAP_SHIFT 0\n#define L4_KWQ_OFFLOAD_PG_VLAN_TAGGING (0x1<<1)\n#define L4_KWQ_OFFLOAD_PG_VLAN_TAGGING_SHIFT 1\n#define L4_KWQ_OFFLOAD_PG_RESERVED2 (0x3F<<2)\n#define L4_KWQ_OFFLOAD_PG_RESERVED2_SHIFT 2\n\tu8 da0;\n\tu8 da1;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 da1;\n\tu8 da0;\n\tu8 pg_flags;\n#define L4_KWQ_OFFLOAD_PG_SNAP_ENCAP (0x1<<0)\n#define L4_KWQ_OFFLOAD_PG_SNAP_ENCAP_SHIFT 0\n#define L4_KWQ_OFFLOAD_PG_VLAN_TAGGING (0x1<<1)\n#define L4_KWQ_OFFLOAD_PG_VLAN_TAGGING_SHIFT 1\n#define L4_KWQ_OFFLOAD_PG_RESERVED2 (0x3F<<2)\n#define L4_KWQ_OFFLOAD_PG_RESERVED2_SHIFT 2\n\tu8 l2hdr_nbytes;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 da2;\n\tu8 da3;\n\tu8 da4;\n\tu8 da5;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 da5;\n\tu8 da4;\n\tu8 da3;\n\tu8 da2;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 sa0;\n\tu8 sa1;\n\tu8 sa2;\n\tu8 sa3;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 sa3;\n\tu8 sa2;\n\tu8 sa1;\n\tu8 sa0;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 sa4;\n\tu8 sa5;\n\tu16 etype;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 etype;\n\tu8 sa5;\n\tu8 sa4;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 vlan_tag;\n\tu16 ipid_start;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 ipid_start;\n\tu16 vlan_tag;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 ipid_count;\n\tu16 reserved3;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 reserved3;\n\tu16 ipid_count;\n#endif\n\tu32 host_opaque;\n};\n\n\n \nstruct l4_kwq_reset_req {\n#if defined(__BIG_ENDIAN)\n\tu8 flags;\n#define L4_KWQ_RESET_REQ_RESERVED1 (0xF<<0)\n#define L4_KWQ_RESET_REQ_RESERVED1_SHIFT 0\n#define L4_KWQ_RESET_REQ_LAYER_CODE (0x7<<4)\n#define L4_KWQ_RESET_REQ_LAYER_CODE_SHIFT 4\n#define L4_KWQ_RESET_REQ_LINKED_WITH_NEXT (0x1<<7)\n#define L4_KWQ_RESET_REQ_LINKED_WITH_NEXT_SHIFT 7\n\tu8 op_code;\n\tu16 reserved0;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 reserved0;\n\tu8 op_code;\n\tu8 flags;\n#define L4_KWQ_RESET_REQ_RESERVED1 (0xF<<0)\n#define L4_KWQ_RESET_REQ_RESERVED1_SHIFT 0\n#define L4_KWQ_RESET_REQ_LAYER_CODE (0x7<<4)\n#define L4_KWQ_RESET_REQ_LAYER_CODE_SHIFT 4\n#define L4_KWQ_RESET_REQ_LINKED_WITH_NEXT (0x1<<7)\n#define L4_KWQ_RESET_REQ_LINKED_WITH_NEXT_SHIFT 7\n#endif\n\tu32 cid;\n\tu32 reserved2[6];\n};\n\n\n \nstruct l4_kwq_update_pg {\n#if defined(__BIG_ENDIAN)\n\tu8 flags;\n#define L4_KWQ_UPDATE_PG_RESERVED1 (0xF<<0)\n#define L4_KWQ_UPDATE_PG_RESERVED1_SHIFT 0\n#define L4_KWQ_UPDATE_PG_LAYER_CODE (0x7<<4)\n#define L4_KWQ_UPDATE_PG_LAYER_CODE_SHIFT 4\n#define L4_KWQ_UPDATE_PG_LINKED_WITH_NEXT (0x1<<7)\n#define L4_KWQ_UPDATE_PG_LINKED_WITH_NEXT_SHIFT 7\n\tu8 opcode;\n\tu16 oper16;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 oper16;\n\tu8 opcode;\n\tu8 flags;\n#define L4_KWQ_UPDATE_PG_RESERVED1 (0xF<<0)\n#define L4_KWQ_UPDATE_PG_RESERVED1_SHIFT 0\n#define L4_KWQ_UPDATE_PG_LAYER_CODE (0x7<<4)\n#define L4_KWQ_UPDATE_PG_LAYER_CODE_SHIFT 4\n#define L4_KWQ_UPDATE_PG_LINKED_WITH_NEXT (0x1<<7)\n#define L4_KWQ_UPDATE_PG_LINKED_WITH_NEXT_SHIFT 7\n#endif\n\tu32 pg_cid;\n\tu32 pg_host_opaque;\n#if defined(__BIG_ENDIAN)\n\tu8 pg_valids;\n#define L4_KWQ_UPDATE_PG_VALIDS_IPID_COUNT (0x1<<0)\n#define L4_KWQ_UPDATE_PG_VALIDS_IPID_COUNT_SHIFT 0\n#define L4_KWQ_UPDATE_PG_VALIDS_DA (0x1<<1)\n#define L4_KWQ_UPDATE_PG_VALIDS_DA_SHIFT 1\n#define L4_KWQ_UPDATE_PG_RESERVERD2 (0x3F<<2)\n#define L4_KWQ_UPDATE_PG_RESERVERD2_SHIFT 2\n\tu8 pg_unused_a;\n\tu16 pg_ipid_count;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 pg_ipid_count;\n\tu8 pg_unused_a;\n\tu8 pg_valids;\n#define L4_KWQ_UPDATE_PG_VALIDS_IPID_COUNT (0x1<<0)\n#define L4_KWQ_UPDATE_PG_VALIDS_IPID_COUNT_SHIFT 0\n#define L4_KWQ_UPDATE_PG_VALIDS_DA (0x1<<1)\n#define L4_KWQ_UPDATE_PG_VALIDS_DA_SHIFT 1\n#define L4_KWQ_UPDATE_PG_RESERVERD2 (0x3F<<2)\n#define L4_KWQ_UPDATE_PG_RESERVERD2_SHIFT 2\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 reserved3;\n\tu8 da0;\n\tu8 da1;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 da1;\n\tu8 da0;\n\tu16 reserved3;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 da2;\n\tu8 da3;\n\tu8 da4;\n\tu8 da5;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 da5;\n\tu8 da4;\n\tu8 da3;\n\tu8 da2;\n#endif\n\tu32 reserved4;\n\tu32 reserved5;\n};\n\n\n \nstruct l4_kwq_upload {\n#if defined(__BIG_ENDIAN)\n\tu8 flags;\n#define L4_KWQ_UPLOAD_RESERVED1 (0xF<<0)\n#define L4_KWQ_UPLOAD_RESERVED1_SHIFT 0\n#define L4_KWQ_UPLOAD_LAYER_CODE (0x7<<4)\n#define L4_KWQ_UPLOAD_LAYER_CODE_SHIFT 4\n#define L4_KWQ_UPLOAD_LINKED_WITH_NEXT (0x1<<7)\n#define L4_KWQ_UPLOAD_LINKED_WITH_NEXT_SHIFT 7\n\tu8 opcode;\n\tu16 oper16;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 oper16;\n\tu8 opcode;\n\tu8 flags;\n#define L4_KWQ_UPLOAD_RESERVED1 (0xF<<0)\n#define L4_KWQ_UPLOAD_RESERVED1_SHIFT 0\n#define L4_KWQ_UPLOAD_LAYER_CODE (0x7<<4)\n#define L4_KWQ_UPLOAD_LAYER_CODE_SHIFT 4\n#define L4_KWQ_UPLOAD_LINKED_WITH_NEXT (0x1<<7)\n#define L4_KWQ_UPLOAD_LINKED_WITH_NEXT_SHIFT 7\n#endif\n\tu32 cid;\n\tu32 reserved2[6];\n};\n\n \n\n \nstruct cstorm_iscsi_ag_context {\n\tu32 agg_vars1;\n#define CSTORM_ISCSI_AG_CONTEXT_STATE (0xFF<<0)\n#define CSTORM_ISCSI_AG_CONTEXT_STATE_SHIFT 0\n#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1<<8)\n#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 8\n#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1<<9)\n#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 9\n#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1<<10)\n#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 10\n#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1<<11)\n#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 11\n#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED_ULP_RX_SE_CF_EN (0x1<<12)\n#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED_ULP_RX_SE_CF_EN_SHIFT 12\n#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED_ULP_RX_INV_CF_EN (0x1<<13)\n#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED_ULP_RX_INV_CF_EN_SHIFT 13\n#define __CSTORM_ISCSI_AG_CONTEXT_AUX4_CF (0x3<<14)\n#define __CSTORM_ISCSI_AG_CONTEXT_AUX4_CF_SHIFT 14\n#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED66 (0x3<<16)\n#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED66_SHIFT 16\n#define __CSTORM_ISCSI_AG_CONTEXT_FIN_RECEIVED_CF_EN (0x1<<18)\n#define __CSTORM_ISCSI_AG_CONTEXT_FIN_RECEIVED_CF_EN_SHIFT 18\n#define __CSTORM_ISCSI_AG_CONTEXT_AUX1_CF_EN (0x1<<19)\n#define __CSTORM_ISCSI_AG_CONTEXT_AUX1_CF_EN_SHIFT 19\n#define __CSTORM_ISCSI_AG_CONTEXT_AUX2_CF_EN (0x1<<20)\n#define __CSTORM_ISCSI_AG_CONTEXT_AUX2_CF_EN_SHIFT 20\n#define __CSTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN (0x1<<21)\n#define __CSTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN_SHIFT 21\n#define __CSTORM_ISCSI_AG_CONTEXT_AUX4_CF_EN (0x1<<22)\n#define __CSTORM_ISCSI_AG_CONTEXT_AUX4_CF_EN_SHIFT 22\n#define __CSTORM_ISCSI_AG_CONTEXT_REL_SEQ_RULE (0x7<<23)\n#define __CSTORM_ISCSI_AG_CONTEXT_REL_SEQ_RULE_SHIFT 23\n#define CSTORM_ISCSI_AG_CONTEXT_HQ_PROD_RULE (0x3<<26)\n#define CSTORM_ISCSI_AG_CONTEXT_HQ_PROD_RULE_SHIFT 26\n#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED52 (0x3<<28)\n#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED52_SHIFT 28\n#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED53 (0x3<<30)\n#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED53_SHIFT 30\n#if defined(__BIG_ENDIAN)\n\tu8 __aux1_th;\n\tu8 __aux1_val;\n\tu16 __agg_vars2;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __agg_vars2;\n\tu8 __aux1_val;\n\tu8 __aux1_th;\n#endif\n\tu32 rel_seq;\n\tu32 rel_seq_th;\n#if defined(__BIG_ENDIAN)\n\tu16 hq_cons;\n\tu16 hq_prod;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 hq_prod;\n\tu16 hq_cons;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 __reserved62;\n\tu8 __reserved61;\n\tu8 __reserved60;\n\tu8 __reserved59;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 __reserved59;\n\tu8 __reserved60;\n\tu8 __reserved61;\n\tu8 __reserved62;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 __reserved64;\n\tu16 cq_u_prod;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 cq_u_prod;\n\tu16 __reserved64;\n#endif\n\tu32 __cq_u_prod1;\n#if defined(__BIG_ENDIAN)\n\tu16 __agg_vars3;\n\tu16 cq_u_pend;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 cq_u_pend;\n\tu16 __agg_vars3;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 __aux2_th;\n\tu16 aux2_val;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 aux2_val;\n\tu16 __aux2_th;\n#endif\n};\n\n \nstruct tstorm_fcoe_extra_ag_context_section {\n\tu32 __agg_val1;\n#if defined(__BIG_ENDIAN)\n\tu8 __tcp_agg_vars2;\n\tu8 __agg_val3;\n\tu16 __agg_val2;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __agg_val2;\n\tu8 __agg_val3;\n\tu8 __tcp_agg_vars2;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 __agg_val5;\n\tu8 __agg_val6;\n\tu8 __tcp_agg_vars3;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 __tcp_agg_vars3;\n\tu8 __agg_val6;\n\tu16 __agg_val5;\n#endif\n\tu32 __lcq_prod;\n\tu32 rtt_seq;\n\tu32 rtt_time;\n\tu32 __reserved66;\n\tu32 wnd_right_edge;\n\tu32 tcp_agg_vars1;\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_FIN_SENT_FLAG (0x1<<0)\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_FIN_SENT_FLAG_SHIFT 0\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_LAST_PACKET_FIN_FLAG (0x1<<1)\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_LAST_PACKET_FIN_FLAG_SHIFT 1\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_WND_UPD_CF (0x3<<2)\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_WND_UPD_CF_SHIFT 2\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TIMEOUT_CF (0x3<<4)\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TIMEOUT_CF_SHIFT 4\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_WND_UPD_CF_EN (0x1<<6)\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_WND_UPD_CF_EN_SHIFT 6\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TIMEOUT_CF_EN (0x1<<7)\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TIMEOUT_CF_EN_SHIFT 7\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RETRANSMIT_SEQ_EN (0x1<<8)\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RETRANSMIT_SEQ_EN_SHIFT 8\n#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_LCQ_SND_EN (0x1<<9)\n#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_LCQ_SND_EN_SHIFT 9\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_FLAG (0x1<<10)\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_FLAG_SHIFT 10\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX2_FLAG (0x1<<11)\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX2_FLAG_SHIFT 11\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_CF_EN (0x1<<12)\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_CF_EN_SHIFT 12\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX2_CF_EN (0x1<<13)\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX2_CF_EN_SHIFT 13\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_CF (0x3<<14)\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_CF_SHIFT 14\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX2_CF (0x3<<16)\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX2_CF_SHIFT 16\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TX_BLOCKED (0x1<<18)\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TX_BLOCKED_SHIFT 18\n#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX10_CF_EN (0x1<<19)\n#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX10_CF_EN_SHIFT 19\n#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX11_CF_EN (0x1<<20)\n#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX11_CF_EN_SHIFT 20\n#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX12_CF_EN (0x1<<21)\n#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX12_CF_EN_SHIFT 21\n#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED1 (0x3<<22)\n#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED1_SHIFT 22\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RETRANSMIT_PEND_SEQ (0xF<<24)\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RETRANSMIT_PEND_SEQ_SHIFT 24\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RETRANSMIT_DONE_SEQ (0xF<<28)\n#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RETRANSMIT_DONE_SEQ_SHIFT 28\n\tu32 snd_max;\n\tu32 __lcq_cons;\n\tu32 __reserved2;\n};\n\n \nstruct tstorm_fcoe_ag_context {\n#if defined(__BIG_ENDIAN)\n\tu16 ulp_credit;\n\tu8 agg_vars1;\n#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0 (0x1<<0)\n#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0\n#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1 (0x1<<1)\n#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1\n#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM2 (0x1<<2)\n#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2\n#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM3 (0x1<<3)\n#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3\n#define __TSTORM_FCOE_AG_CONTEXT_QUEUE0_FLUSH_CF (0x3<<4)\n#define __TSTORM_FCOE_AG_CONTEXT_QUEUE0_FLUSH_CF_SHIFT 4\n#define __TSTORM_FCOE_AG_CONTEXT_AUX3_FLAG (0x1<<6)\n#define __TSTORM_FCOE_AG_CONTEXT_AUX3_FLAG_SHIFT 6\n#define __TSTORM_FCOE_AG_CONTEXT_AUX4_FLAG (0x1<<7)\n#define __TSTORM_FCOE_AG_CONTEXT_AUX4_FLAG_SHIFT 7\n\tu8 state;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 state;\n\tu8 agg_vars1;\n#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0 (0x1<<0)\n#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0\n#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1 (0x1<<1)\n#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1\n#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM2 (0x1<<2)\n#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2\n#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM3 (0x1<<3)\n#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3\n#define __TSTORM_FCOE_AG_CONTEXT_QUEUE0_FLUSH_CF (0x3<<4)\n#define __TSTORM_FCOE_AG_CONTEXT_QUEUE0_FLUSH_CF_SHIFT 4\n#define __TSTORM_FCOE_AG_CONTEXT_AUX3_FLAG (0x1<<6)\n#define __TSTORM_FCOE_AG_CONTEXT_AUX3_FLAG_SHIFT 6\n#define __TSTORM_FCOE_AG_CONTEXT_AUX4_FLAG (0x1<<7)\n#define __TSTORM_FCOE_AG_CONTEXT_AUX4_FLAG_SHIFT 7\n\tu16 ulp_credit;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 __agg_val4;\n\tu16 agg_vars2;\n#define __TSTORM_FCOE_AG_CONTEXT_AUX5_FLAG (0x1<<0)\n#define __TSTORM_FCOE_AG_CONTEXT_AUX5_FLAG_SHIFT 0\n#define __TSTORM_FCOE_AG_CONTEXT_AUX6_FLAG (0x1<<1)\n#define __TSTORM_FCOE_AG_CONTEXT_AUX6_FLAG_SHIFT 1\n#define __TSTORM_FCOE_AG_CONTEXT_AUX4_CF (0x3<<2)\n#define __TSTORM_FCOE_AG_CONTEXT_AUX4_CF_SHIFT 2\n#define __TSTORM_FCOE_AG_CONTEXT_AUX5_CF (0x3<<4)\n#define __TSTORM_FCOE_AG_CONTEXT_AUX5_CF_SHIFT 4\n#define __TSTORM_FCOE_AG_CONTEXT_AUX6_CF (0x3<<6)\n#define __TSTORM_FCOE_AG_CONTEXT_AUX6_CF_SHIFT 6\n#define __TSTORM_FCOE_AG_CONTEXT_AUX7_CF (0x3<<8)\n#define __TSTORM_FCOE_AG_CONTEXT_AUX7_CF_SHIFT 8\n#define __TSTORM_FCOE_AG_CONTEXT_AUX7_FLAG (0x1<<10)\n#define __TSTORM_FCOE_AG_CONTEXT_AUX7_FLAG_SHIFT 10\n#define __TSTORM_FCOE_AG_CONTEXT_QUEUE0_FLUSH_CF_EN (0x1<<11)\n#define __TSTORM_FCOE_AG_CONTEXT_QUEUE0_FLUSH_CF_EN_SHIFT 11\n#define TSTORM_FCOE_AG_CONTEXT_AUX4_CF_EN (0x1<<12)\n#define TSTORM_FCOE_AG_CONTEXT_AUX4_CF_EN_SHIFT 12\n#define TSTORM_FCOE_AG_CONTEXT_AUX5_CF_EN (0x1<<13)\n#define TSTORM_FCOE_AG_CONTEXT_AUX5_CF_EN_SHIFT 13\n#define TSTORM_FCOE_AG_CONTEXT_AUX6_CF_EN (0x1<<14)\n#define TSTORM_FCOE_AG_CONTEXT_AUX6_CF_EN_SHIFT 14\n#define TSTORM_FCOE_AG_CONTEXT_AUX7_CF_EN (0x1<<15)\n#define TSTORM_FCOE_AG_CONTEXT_AUX7_CF_EN_SHIFT 15\n#elif defined(__LITTLE_ENDIAN)\n\tu16 agg_vars2;\n#define __TSTORM_FCOE_AG_CONTEXT_AUX5_FLAG (0x1<<0)\n#define __TSTORM_FCOE_AG_CONTEXT_AUX5_FLAG_SHIFT 0\n#define __TSTORM_FCOE_AG_CONTEXT_AUX6_FLAG (0x1<<1)\n#define __TSTORM_FCOE_AG_CONTEXT_AUX6_FLAG_SHIFT 1\n#define __TSTORM_FCOE_AG_CONTEXT_AUX4_CF (0x3<<2)\n#define __TSTORM_FCOE_AG_CONTEXT_AUX4_CF_SHIFT 2\n#define __TSTORM_FCOE_AG_CONTEXT_AUX5_CF (0x3<<4)\n#define __TSTORM_FCOE_AG_CONTEXT_AUX5_CF_SHIFT 4\n#define __TSTORM_FCOE_AG_CONTEXT_AUX6_CF (0x3<<6)\n#define __TSTORM_FCOE_AG_CONTEXT_AUX6_CF_SHIFT 6\n#define __TSTORM_FCOE_AG_CONTEXT_AUX7_CF (0x3<<8)\n#define __TSTORM_FCOE_AG_CONTEXT_AUX7_CF_SHIFT 8\n#define __TSTORM_FCOE_AG_CONTEXT_AUX7_FLAG (0x1<<10)\n#define __TSTORM_FCOE_AG_CONTEXT_AUX7_FLAG_SHIFT 10\n#define __TSTORM_FCOE_AG_CONTEXT_QUEUE0_FLUSH_CF_EN (0x1<<11)\n#define __TSTORM_FCOE_AG_CONTEXT_QUEUE0_FLUSH_CF_EN_SHIFT 11\n#define TSTORM_FCOE_AG_CONTEXT_AUX4_CF_EN (0x1<<12)\n#define TSTORM_FCOE_AG_CONTEXT_AUX4_CF_EN_SHIFT 12\n#define TSTORM_FCOE_AG_CONTEXT_AUX5_CF_EN (0x1<<13)\n#define TSTORM_FCOE_AG_CONTEXT_AUX5_CF_EN_SHIFT 13\n#define TSTORM_FCOE_AG_CONTEXT_AUX6_CF_EN (0x1<<14)\n#define TSTORM_FCOE_AG_CONTEXT_AUX6_CF_EN_SHIFT 14\n#define TSTORM_FCOE_AG_CONTEXT_AUX7_CF_EN (0x1<<15)\n#define TSTORM_FCOE_AG_CONTEXT_AUX7_CF_EN_SHIFT 15\n\tu16 __agg_val4;\n#endif\n\tstruct tstorm_fcoe_extra_ag_context_section __extra_section;\n};\n\n\n\n \nstruct tstorm_tcp_tcp_ag_context_section {\n\tu32 __agg_val1;\n#if defined(__BIG_ENDIAN)\n\tu8 __tcp_agg_vars2;\n\tu8 __agg_val3;\n\tu16 __agg_val2;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __agg_val2;\n\tu8 __agg_val3;\n\tu8 __tcp_agg_vars2;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 __agg_val5;\n\tu8 __agg_val6;\n\tu8 __tcp_agg_vars3;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 __tcp_agg_vars3;\n\tu8 __agg_val6;\n\tu16 __agg_val5;\n#endif\n\tu32 snd_nxt;\n\tu32 rtt_seq;\n\tu32 rtt_time;\n\tu32 wnd_right_edge_local;\n\tu32 wnd_right_edge;\n\tu32 tcp_agg_vars1;\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_FIN_SENT_FLAG (0x1<<0)\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_FIN_SENT_FLAG_SHIFT 0\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_LAST_PACKET_FIN_FLAG (0x1<<1)\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_LAST_PACKET_FIN_FLAG_SHIFT 1\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_WND_UPD_CF (0x3<<2)\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_WND_UPD_CF_SHIFT 2\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_TIMEOUT_CF (0x3<<4)\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_TIMEOUT_CF_SHIFT 4\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_WND_UPD_CF_EN (0x1<<6)\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_WND_UPD_CF_EN_SHIFT 6\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_TIMEOUT_CF_EN (0x1<<7)\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_TIMEOUT_CF_EN_SHIFT 7\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RETRANSMIT_SEQ_EN (0x1<<8)\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RETRANSMIT_SEQ_EN_SHIFT 8\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_SND_NXT_EN (0x1<<9)\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_SND_NXT_EN_SHIFT 9\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_FLAG (0x1<<10)\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_FLAG_SHIFT 10\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX2_FLAG (0x1<<11)\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX2_FLAG_SHIFT 11\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_CF_EN (0x1<<12)\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_CF_EN_SHIFT 12\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX2_CF_EN (0x1<<13)\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX2_CF_EN_SHIFT 13\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_CF (0x3<<14)\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_CF_SHIFT 14\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX2_CF (0x3<<16)\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX2_CF_SHIFT 16\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_BLOCKED (0x1<<18)\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_BLOCKED_SHIFT 18\n#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX10_CF_EN (0x1<<19)\n#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX10_CF_EN_SHIFT 19\n#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX11_CF_EN (0x1<<20)\n#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX11_CF_EN_SHIFT 20\n#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX12_CF_EN (0x1<<21)\n#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX12_CF_EN_SHIFT 21\n#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RESERVED1 (0x3<<22)\n#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RESERVED1_SHIFT 22\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RETRANSMIT_PEND_SEQ (0xF<<24)\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RETRANSMIT_PEND_SEQ_SHIFT 24\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RETRANSMIT_DONE_SEQ (0xF<<28)\n#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RETRANSMIT_DONE_SEQ_SHIFT 28\n\tu32 snd_max;\n\tu32 snd_una;\n\tu32 __reserved2;\n};\n\n \nstruct tstorm_iscsi_ag_context {\n#if defined(__BIG_ENDIAN)\n\tu16 ulp_credit;\n\tu8 agg_vars1;\n#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1<<0)\n#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0\n#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1<<1)\n#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1\n#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1<<2)\n#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2\n#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1<<3)\n#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3\n#define __TSTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF (0x3<<4)\n#define __TSTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_SHIFT 4\n#define __TSTORM_ISCSI_AG_CONTEXT_AUX3_FLAG (0x1<<6)\n#define __TSTORM_ISCSI_AG_CONTEXT_AUX3_FLAG_SHIFT 6\n#define __TSTORM_ISCSI_AG_CONTEXT_ACK_ON_FIN_SENT_FLAG (0x1<<7)\n#define __TSTORM_ISCSI_AG_CONTEXT_ACK_ON_FIN_SENT_FLAG_SHIFT 7\n\tu8 state;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 state;\n\tu8 agg_vars1;\n#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1<<0)\n#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0\n#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1<<1)\n#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1\n#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1<<2)\n#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2\n#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1<<3)\n#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3\n#define __TSTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF (0x3<<4)\n#define __TSTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_SHIFT 4\n#define __TSTORM_ISCSI_AG_CONTEXT_AUX3_FLAG (0x1<<6)\n#define __TSTORM_ISCSI_AG_CONTEXT_AUX3_FLAG_SHIFT 6\n#define __TSTORM_ISCSI_AG_CONTEXT_ACK_ON_FIN_SENT_FLAG (0x1<<7)\n#define __TSTORM_ISCSI_AG_CONTEXT_ACK_ON_FIN_SENT_FLAG_SHIFT 7\n\tu16 ulp_credit;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 __agg_val4;\n\tu16 agg_vars2;\n#define __TSTORM_ISCSI_AG_CONTEXT_MSL_TIMER_SET_FLAG (0x1<<0)\n#define __TSTORM_ISCSI_AG_CONTEXT_MSL_TIMER_SET_FLAG_SHIFT 0\n#define __TSTORM_ISCSI_AG_CONTEXT_FIN_SENT_FIRST_FLAG (0x1<<1)\n#define __TSTORM_ISCSI_AG_CONTEXT_FIN_SENT_FIRST_FLAG_SHIFT 1\n#define __TSTORM_ISCSI_AG_CONTEXT_RST_SENT_CF (0x3<<2)\n#define __TSTORM_ISCSI_AG_CONTEXT_RST_SENT_CF_SHIFT 2\n#define __TSTORM_ISCSI_AG_CONTEXT_WAKEUP_CALL_CF (0x3<<4)\n#define __TSTORM_ISCSI_AG_CONTEXT_WAKEUP_CALL_CF_SHIFT 4\n#define __TSTORM_ISCSI_AG_CONTEXT_AUX6_CF (0x3<<6)\n#define __TSTORM_ISCSI_AG_CONTEXT_AUX6_CF_SHIFT 6\n#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_CF (0x3<<8)\n#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_CF_SHIFT 8\n#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_FLAG (0x1<<10)\n#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_FLAG_SHIFT 10\n#define __TSTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN (0x1<<11)\n#define __TSTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN_SHIFT 11\n#define __TSTORM_ISCSI_AG_CONTEXT_RST_SENT_CF_EN (0x1<<12)\n#define __TSTORM_ISCSI_AG_CONTEXT_RST_SENT_CF_EN_SHIFT 12\n#define __TSTORM_ISCSI_AG_CONTEXT_WAKEUP_CALL_CF_EN (0x1<<13)\n#define __TSTORM_ISCSI_AG_CONTEXT_WAKEUP_CALL_CF_EN_SHIFT 13\n#define TSTORM_ISCSI_AG_CONTEXT_AUX6_CF_EN (0x1<<14)\n#define TSTORM_ISCSI_AG_CONTEXT_AUX6_CF_EN_SHIFT 14\n#define TSTORM_ISCSI_AG_CONTEXT_AUX7_CF_EN (0x1<<15)\n#define TSTORM_ISCSI_AG_CONTEXT_AUX7_CF_EN_SHIFT 15\n#elif defined(__LITTLE_ENDIAN)\n\tu16 agg_vars2;\n#define __TSTORM_ISCSI_AG_CONTEXT_MSL_TIMER_SET_FLAG (0x1<<0)\n#define __TSTORM_ISCSI_AG_CONTEXT_MSL_TIMER_SET_FLAG_SHIFT 0\n#define __TSTORM_ISCSI_AG_CONTEXT_FIN_SENT_FIRST_FLAG (0x1<<1)\n#define __TSTORM_ISCSI_AG_CONTEXT_FIN_SENT_FIRST_FLAG_SHIFT 1\n#define __TSTORM_ISCSI_AG_CONTEXT_RST_SENT_CF (0x3<<2)\n#define __TSTORM_ISCSI_AG_CONTEXT_RST_SENT_CF_SHIFT 2\n#define __TSTORM_ISCSI_AG_CONTEXT_WAKEUP_CALL_CF (0x3<<4)\n#define __TSTORM_ISCSI_AG_CONTEXT_WAKEUP_CALL_CF_SHIFT 4\n#define __TSTORM_ISCSI_AG_CONTEXT_AUX6_CF (0x3<<6)\n#define __TSTORM_ISCSI_AG_CONTEXT_AUX6_CF_SHIFT 6\n#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_CF (0x3<<8)\n#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_CF_SHIFT 8\n#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_FLAG (0x1<<10)\n#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_FLAG_SHIFT 10\n#define __TSTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN (0x1<<11)\n#define __TSTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN_SHIFT 11\n#define __TSTORM_ISCSI_AG_CONTEXT_RST_SENT_CF_EN (0x1<<12)\n#define __TSTORM_ISCSI_AG_CONTEXT_RST_SENT_CF_EN_SHIFT 12\n#define __TSTORM_ISCSI_AG_CONTEXT_WAKEUP_CALL_CF_EN (0x1<<13)\n#define __TSTORM_ISCSI_AG_CONTEXT_WAKEUP_CALL_CF_EN_SHIFT 13\n#define TSTORM_ISCSI_AG_CONTEXT_AUX6_CF_EN (0x1<<14)\n#define TSTORM_ISCSI_AG_CONTEXT_AUX6_CF_EN_SHIFT 14\n#define TSTORM_ISCSI_AG_CONTEXT_AUX7_CF_EN (0x1<<15)\n#define TSTORM_ISCSI_AG_CONTEXT_AUX7_CF_EN_SHIFT 15\n\tu16 __agg_val4;\n#endif\n\tstruct tstorm_tcp_tcp_ag_context_section tcp;\n};\n\n\n\n \nstruct ustorm_fcoe_ag_context {\n#if defined(__BIG_ENDIAN)\n\tu8 __aux_counter_flags;\n\tu8 agg_vars2;\n#define USTORM_FCOE_AG_CONTEXT_TX_CF (0x3<<0)\n#define USTORM_FCOE_AG_CONTEXT_TX_CF_SHIFT 0\n#define __USTORM_FCOE_AG_CONTEXT_TIMER_CF (0x3<<2)\n#define __USTORM_FCOE_AG_CONTEXT_TIMER_CF_SHIFT 2\n#define USTORM_FCOE_AG_CONTEXT_AGG_MISC4_RULE (0x7<<4)\n#define USTORM_FCOE_AG_CONTEXT_AGG_MISC4_RULE_SHIFT 4\n#define __USTORM_FCOE_AG_CONTEXT_AGG_VAL2_MASK (0x1<<7)\n#define __USTORM_FCOE_AG_CONTEXT_AGG_VAL2_MASK_SHIFT 7\n\tu8 agg_vars1;\n#define __USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0 (0x1<<0)\n#define __USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0\n#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1 (0x1<<1)\n#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1\n#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM2 (0x1<<2)\n#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2\n#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM3 (0x1<<3)\n#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3\n#define USTORM_FCOE_AG_CONTEXT_INV_CF (0x3<<4)\n#define USTORM_FCOE_AG_CONTEXT_INV_CF_SHIFT 4\n#define USTORM_FCOE_AG_CONTEXT_COMPLETION_CF (0x3<<6)\n#define USTORM_FCOE_AG_CONTEXT_COMPLETION_CF_SHIFT 6\n\tu8 state;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 state;\n\tu8 agg_vars1;\n#define __USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0 (0x1<<0)\n#define __USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0\n#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1 (0x1<<1)\n#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1\n#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM2 (0x1<<2)\n#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2\n#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM3 (0x1<<3)\n#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3\n#define USTORM_FCOE_AG_CONTEXT_INV_CF (0x3<<4)\n#define USTORM_FCOE_AG_CONTEXT_INV_CF_SHIFT 4\n#define USTORM_FCOE_AG_CONTEXT_COMPLETION_CF (0x3<<6)\n#define USTORM_FCOE_AG_CONTEXT_COMPLETION_CF_SHIFT 6\n\tu8 agg_vars2;\n#define USTORM_FCOE_AG_CONTEXT_TX_CF (0x3<<0)\n#define USTORM_FCOE_AG_CONTEXT_TX_CF_SHIFT 0\n#define __USTORM_FCOE_AG_CONTEXT_TIMER_CF (0x3<<2)\n#define __USTORM_FCOE_AG_CONTEXT_TIMER_CF_SHIFT 2\n#define USTORM_FCOE_AG_CONTEXT_AGG_MISC4_RULE (0x7<<4)\n#define USTORM_FCOE_AG_CONTEXT_AGG_MISC4_RULE_SHIFT 4\n#define __USTORM_FCOE_AG_CONTEXT_AGG_VAL2_MASK (0x1<<7)\n#define __USTORM_FCOE_AG_CONTEXT_AGG_VAL2_MASK_SHIFT 7\n\tu8 __aux_counter_flags;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 cdu_usage;\n\tu8 agg_misc2;\n\tu16 pbf_tx_seq_ack;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 pbf_tx_seq_ack;\n\tu8 agg_misc2;\n\tu8 cdu_usage;\n#endif\n\tu32 agg_misc4;\n#if defined(__BIG_ENDIAN)\n\tu8 agg_val3_th;\n\tu8 agg_val3;\n\tu16 agg_misc3;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 agg_misc3;\n\tu8 agg_val3;\n\tu8 agg_val3_th;\n#endif\n\tu32 expired_task_id;\n\tu32 agg_misc4_th;\n#if defined(__BIG_ENDIAN)\n\tu16 cq_prod;\n\tu16 cq_cons;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 cq_cons;\n\tu16 cq_prod;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 __reserved2;\n\tu8 decision_rules;\n#define USTORM_FCOE_AG_CONTEXT_CQ_DEC_RULE (0x7<<0)\n#define USTORM_FCOE_AG_CONTEXT_CQ_DEC_RULE_SHIFT 0\n#define __USTORM_FCOE_AG_CONTEXT_AGG_VAL3_RULE (0x7<<3)\n#define __USTORM_FCOE_AG_CONTEXT_AGG_VAL3_RULE_SHIFT 3\n#define USTORM_FCOE_AG_CONTEXT_CQ_ARM_N_FLAG (0x1<<6)\n#define USTORM_FCOE_AG_CONTEXT_CQ_ARM_N_FLAG_SHIFT 6\n#define __USTORM_FCOE_AG_CONTEXT_RESERVED1 (0x1<<7)\n#define __USTORM_FCOE_AG_CONTEXT_RESERVED1_SHIFT 7\n\tu8 decision_rule_enable_bits;\n#define __USTORM_FCOE_AG_CONTEXT_RESERVED_INV_CF_EN (0x1<<0)\n#define __USTORM_FCOE_AG_CONTEXT_RESERVED_INV_CF_EN_SHIFT 0\n#define USTORM_FCOE_AG_CONTEXT_COMPLETION_CF_EN (0x1<<1)\n#define USTORM_FCOE_AG_CONTEXT_COMPLETION_CF_EN_SHIFT 1\n#define USTORM_FCOE_AG_CONTEXT_TX_CF_EN (0x1<<2)\n#define USTORM_FCOE_AG_CONTEXT_TX_CF_EN_SHIFT 2\n#define __USTORM_FCOE_AG_CONTEXT_TIMER_CF_EN (0x1<<3)\n#define __USTORM_FCOE_AG_CONTEXT_TIMER_CF_EN_SHIFT 3\n#define __USTORM_FCOE_AG_CONTEXT_AUX1_CF_EN (0x1<<4)\n#define __USTORM_FCOE_AG_CONTEXT_AUX1_CF_EN_SHIFT 4\n#define __USTORM_FCOE_AG_CONTEXT_QUEUE0_CF_EN (0x1<<5)\n#define __USTORM_FCOE_AG_CONTEXT_QUEUE0_CF_EN_SHIFT 5\n#define __USTORM_FCOE_AG_CONTEXT_AUX3_CF_EN (0x1<<6)\n#define __USTORM_FCOE_AG_CONTEXT_AUX3_CF_EN_SHIFT 6\n#define __USTORM_FCOE_AG_CONTEXT_DQ_CF_EN (0x1<<7)\n#define __USTORM_FCOE_AG_CONTEXT_DQ_CF_EN_SHIFT 7\n#elif defined(__LITTLE_ENDIAN)\n\tu8 decision_rule_enable_bits;\n#define __USTORM_FCOE_AG_CONTEXT_RESERVED_INV_CF_EN (0x1<<0)\n#define __USTORM_FCOE_AG_CONTEXT_RESERVED_INV_CF_EN_SHIFT 0\n#define USTORM_FCOE_AG_CONTEXT_COMPLETION_CF_EN (0x1<<1)\n#define USTORM_FCOE_AG_CONTEXT_COMPLETION_CF_EN_SHIFT 1\n#define USTORM_FCOE_AG_CONTEXT_TX_CF_EN (0x1<<2)\n#define USTORM_FCOE_AG_CONTEXT_TX_CF_EN_SHIFT 2\n#define __USTORM_FCOE_AG_CONTEXT_TIMER_CF_EN (0x1<<3)\n#define __USTORM_FCOE_AG_CONTEXT_TIMER_CF_EN_SHIFT 3\n#define __USTORM_FCOE_AG_CONTEXT_AUX1_CF_EN (0x1<<4)\n#define __USTORM_FCOE_AG_CONTEXT_AUX1_CF_EN_SHIFT 4\n#define __USTORM_FCOE_AG_CONTEXT_QUEUE0_CF_EN (0x1<<5)\n#define __USTORM_FCOE_AG_CONTEXT_QUEUE0_CF_EN_SHIFT 5\n#define __USTORM_FCOE_AG_CONTEXT_AUX3_CF_EN (0x1<<6)\n#define __USTORM_FCOE_AG_CONTEXT_AUX3_CF_EN_SHIFT 6\n#define __USTORM_FCOE_AG_CONTEXT_DQ_CF_EN (0x1<<7)\n#define __USTORM_FCOE_AG_CONTEXT_DQ_CF_EN_SHIFT 7\n\tu8 decision_rules;\n#define USTORM_FCOE_AG_CONTEXT_CQ_DEC_RULE (0x7<<0)\n#define USTORM_FCOE_AG_CONTEXT_CQ_DEC_RULE_SHIFT 0\n#define __USTORM_FCOE_AG_CONTEXT_AGG_VAL3_RULE (0x7<<3)\n#define __USTORM_FCOE_AG_CONTEXT_AGG_VAL3_RULE_SHIFT 3\n#define USTORM_FCOE_AG_CONTEXT_CQ_ARM_N_FLAG (0x1<<6)\n#define USTORM_FCOE_AG_CONTEXT_CQ_ARM_N_FLAG_SHIFT 6\n#define __USTORM_FCOE_AG_CONTEXT_RESERVED1 (0x1<<7)\n#define __USTORM_FCOE_AG_CONTEXT_RESERVED1_SHIFT 7\n\tu16 __reserved2;\n#endif\n};\n\n\n \nstruct ustorm_iscsi_ag_context {\n#if defined(__BIG_ENDIAN)\n\tu8 __aux_counter_flags;\n\tu8 agg_vars2;\n#define USTORM_ISCSI_AG_CONTEXT_TX_CF (0x3<<0)\n#define USTORM_ISCSI_AG_CONTEXT_TX_CF_SHIFT 0\n#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF (0x3<<2)\n#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF_SHIFT 2\n#define USTORM_ISCSI_AG_CONTEXT_AGG_MISC4_RULE (0x7<<4)\n#define USTORM_ISCSI_AG_CONTEXT_AGG_MISC4_RULE_SHIFT 4\n#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_MASK (0x1<<7)\n#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_MASK_SHIFT 7\n\tu8 agg_vars1;\n#define __USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1<<0)\n#define __USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0\n#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1<<1)\n#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1\n#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1<<2)\n#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2\n#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1<<3)\n#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3\n#define USTORM_ISCSI_AG_CONTEXT_INV_CF (0x3<<4)\n#define USTORM_ISCSI_AG_CONTEXT_INV_CF_SHIFT 4\n#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF (0x3<<6)\n#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF_SHIFT 6\n\tu8 state;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 state;\n\tu8 agg_vars1;\n#define __USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1<<0)\n#define __USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0\n#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1<<1)\n#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1\n#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1<<2)\n#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2\n#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1<<3)\n#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3\n#define USTORM_ISCSI_AG_CONTEXT_INV_CF (0x3<<4)\n#define USTORM_ISCSI_AG_CONTEXT_INV_CF_SHIFT 4\n#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF (0x3<<6)\n#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF_SHIFT 6\n\tu8 agg_vars2;\n#define USTORM_ISCSI_AG_CONTEXT_TX_CF (0x3<<0)\n#define USTORM_ISCSI_AG_CONTEXT_TX_CF_SHIFT 0\n#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF (0x3<<2)\n#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF_SHIFT 2\n#define USTORM_ISCSI_AG_CONTEXT_AGG_MISC4_RULE (0x7<<4)\n#define USTORM_ISCSI_AG_CONTEXT_AGG_MISC4_RULE_SHIFT 4\n#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_MASK (0x1<<7)\n#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_MASK_SHIFT 7\n\tu8 __aux_counter_flags;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 cdu_usage;\n\tu8 agg_misc2;\n\tu16 __cq_local_comp_itt_val;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __cq_local_comp_itt_val;\n\tu8 agg_misc2;\n\tu8 cdu_usage;\n#endif\n\tu32 agg_misc4;\n#if defined(__BIG_ENDIAN)\n\tu8 agg_val3_th;\n\tu8 agg_val3;\n\tu16 agg_misc3;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 agg_misc3;\n\tu8 agg_val3;\n\tu8 agg_val3_th;\n#endif\n\tu32 agg_val1;\n\tu32 agg_misc4_th;\n#if defined(__BIG_ENDIAN)\n\tu16 agg_val2_th;\n\tu16 agg_val2;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 agg_val2;\n\tu16 agg_val2_th;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 __reserved2;\n\tu8 decision_rules;\n#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_RULE (0x7<<0)\n#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_RULE_SHIFT 0\n#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL3_RULE (0x7<<3)\n#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL3_RULE_SHIFT 3\n#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_ARM_N_FLAG (0x1<<6)\n#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_ARM_N_FLAG_SHIFT 6\n#define __USTORM_ISCSI_AG_CONTEXT_RESERVED1 (0x1<<7)\n#define __USTORM_ISCSI_AG_CONTEXT_RESERVED1_SHIFT 7\n\tu8 decision_rule_enable_bits;\n#define USTORM_ISCSI_AG_CONTEXT_INV_CF_EN (0x1<<0)\n#define USTORM_ISCSI_AG_CONTEXT_INV_CF_EN_SHIFT 0\n#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF_EN (0x1<<1)\n#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF_EN_SHIFT 1\n#define USTORM_ISCSI_AG_CONTEXT_TX_CF_EN (0x1<<2)\n#define USTORM_ISCSI_AG_CONTEXT_TX_CF_EN_SHIFT 2\n#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF_EN (0x1<<3)\n#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF_EN_SHIFT 3\n#define __USTORM_ISCSI_AG_CONTEXT_CQ_LOCAL_COMP_CF_EN (0x1<<4)\n#define __USTORM_ISCSI_AG_CONTEXT_CQ_LOCAL_COMP_CF_EN_SHIFT 4\n#define __USTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN (0x1<<5)\n#define __USTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN_SHIFT 5\n#define __USTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN (0x1<<6)\n#define __USTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN_SHIFT 6\n#define __USTORM_ISCSI_AG_CONTEXT_DQ_CF_EN (0x1<<7)\n#define __USTORM_ISCSI_AG_CONTEXT_DQ_CF_EN_SHIFT 7\n#elif defined(__LITTLE_ENDIAN)\n\tu8 decision_rule_enable_bits;\n#define USTORM_ISCSI_AG_CONTEXT_INV_CF_EN (0x1<<0)\n#define USTORM_ISCSI_AG_CONTEXT_INV_CF_EN_SHIFT 0\n#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF_EN (0x1<<1)\n#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF_EN_SHIFT 1\n#define USTORM_ISCSI_AG_CONTEXT_TX_CF_EN (0x1<<2)\n#define USTORM_ISCSI_AG_CONTEXT_TX_CF_EN_SHIFT 2\n#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF_EN (0x1<<3)\n#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF_EN_SHIFT 3\n#define __USTORM_ISCSI_AG_CONTEXT_CQ_LOCAL_COMP_CF_EN (0x1<<4)\n#define __USTORM_ISCSI_AG_CONTEXT_CQ_LOCAL_COMP_CF_EN_SHIFT 4\n#define __USTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN (0x1<<5)\n#define __USTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN_SHIFT 5\n#define __USTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN (0x1<<6)\n#define __USTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN_SHIFT 6\n#define __USTORM_ISCSI_AG_CONTEXT_DQ_CF_EN (0x1<<7)\n#define __USTORM_ISCSI_AG_CONTEXT_DQ_CF_EN_SHIFT 7\n\tu8 decision_rules;\n#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_RULE (0x7<<0)\n#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_RULE_SHIFT 0\n#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL3_RULE (0x7<<3)\n#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL3_RULE_SHIFT 3\n#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_ARM_N_FLAG (0x1<<6)\n#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_ARM_N_FLAG_SHIFT 6\n#define __USTORM_ISCSI_AG_CONTEXT_RESERVED1 (0x1<<7)\n#define __USTORM_ISCSI_AG_CONTEXT_RESERVED1_SHIFT 7\n\tu16 __reserved2;\n#endif\n};\n\n\n \nstruct xstorm_fcoe_extra_ag_context_section {\n#if defined(__BIG_ENDIAN)\n\tu8 tcp_agg_vars1;\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED51 (0x3<<0)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED51_SHIFT 0\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED (0x3<<2)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_SHIFT 2\n#define XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF (0x3<<4)\n#define XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_SHIFT 4\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_CLEAR_DA_TIMER_EN (0x1<<6)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_CLEAR_DA_TIMER_EN_SHIFT 6\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_DA_EXPIRATION_FLAG (0x1<<7)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_DA_EXPIRATION_FLAG_SHIFT 7\n\tu8 __reserved_da_cnt;\n\tu16 __mtu;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __mtu;\n\tu8 __reserved_da_cnt;\n\tu8 tcp_agg_vars1;\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED51 (0x3<<0)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED51_SHIFT 0\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED (0x3<<2)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_SHIFT 2\n#define XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF (0x3<<4)\n#define XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_SHIFT 4\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_CLEAR_DA_TIMER_EN (0x1<<6)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_CLEAR_DA_TIMER_EN_SHIFT 6\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_DA_EXPIRATION_FLAG (0x1<<7)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_DA_EXPIRATION_FLAG_SHIFT 7\n#endif\n\tu32 snd_nxt;\n\tu32 __xfrqe_bd_addr_lo;\n\tu32 __xfrqe_bd_addr_hi;\n\tu32 __xfrqe_data1;\n#if defined(__BIG_ENDIAN)\n\tu8 __agg_val8_th;\n\tu8 __tx_dest;\n\tu16 tcp_agg_vars2;\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED57 (0x1<<0)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED57_SHIFT 0\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED58 (0x1<<1)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED58_SHIFT 1\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED59 (0x1<<2)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED59_SHIFT 2\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX3_FLAG (0x1<<3)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX3_FLAG_SHIFT 3\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX4_FLAG (0x1<<4)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX4_FLAG_SHIFT 4\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED60 (0x1<<5)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED60_SHIFT 5\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_ACK_TO_FE_UPDATED_EN (0x1<<6)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_ACK_TO_FE_UPDATED_EN_SHIFT 6\n#define XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_EN (0x1<<7)\n#define XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_EN_SHIFT 7\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_TX_FIN_FLAG_EN (0x1<<8)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_TX_FIN_FLAG_EN_SHIFT 8\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_FLAG (0x1<<9)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_FLAG_SHIFT 9\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SET_RTO_CF (0x3<<10)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SET_RTO_CF_SHIFT 10\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF (0x3<<12)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF_SHIFT 12\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF (0x3<<14)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF_SHIFT 14\n#elif defined(__LITTLE_ENDIAN)\n\tu16 tcp_agg_vars2;\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED57 (0x1<<0)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED57_SHIFT 0\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED58 (0x1<<1)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED58_SHIFT 1\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED59 (0x1<<2)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED59_SHIFT 2\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX3_FLAG (0x1<<3)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX3_FLAG_SHIFT 3\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX4_FLAG (0x1<<4)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX4_FLAG_SHIFT 4\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED60 (0x1<<5)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED60_SHIFT 5\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_ACK_TO_FE_UPDATED_EN (0x1<<6)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_ACK_TO_FE_UPDATED_EN_SHIFT 6\n#define XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_EN (0x1<<7)\n#define XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_EN_SHIFT 7\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_TX_FIN_FLAG_EN (0x1<<8)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_TX_FIN_FLAG_EN_SHIFT 8\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_FLAG (0x1<<9)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_FLAG_SHIFT 9\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SET_RTO_CF (0x3<<10)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SET_RTO_CF_SHIFT 10\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF (0x3<<12)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF_SHIFT 12\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF (0x3<<14)\n#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF_SHIFT 14\n\tu8 __tx_dest;\n\tu8 __agg_val8_th;\n#endif\n\tu32 __sq_base_addr_lo;\n\tu32 __sq_base_addr_hi;\n\tu32 __xfrq_base_addr_lo;\n\tu32 __xfrq_base_addr_hi;\n#if defined(__BIG_ENDIAN)\n\tu16 __xfrq_cons;\n\tu16 __xfrq_prod;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __xfrq_prod;\n\tu16 __xfrq_cons;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 __tcp_agg_vars5;\n\tu8 __tcp_agg_vars4;\n\tu8 __tcp_agg_vars3;\n\tu8 __reserved_force_pure_ack_cnt;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 __reserved_force_pure_ack_cnt;\n\tu8 __tcp_agg_vars3;\n\tu8 __tcp_agg_vars4;\n\tu8 __tcp_agg_vars5;\n#endif\n\tu32 __tcp_agg_vars6;\n#if defined(__BIG_ENDIAN)\n\tu16 __xfrqe_mng;\n\tu16 __tcp_agg_vars7;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __tcp_agg_vars7;\n\tu16 __xfrqe_mng;\n#endif\n\tu32 __xfrqe_data0;\n\tu32 __agg_val10_th;\n#if defined(__BIG_ENDIAN)\n\tu16 __reserved3;\n\tu8 __reserved2;\n\tu8 __da_only_cnt;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 __da_only_cnt;\n\tu8 __reserved2;\n\tu16 __reserved3;\n#endif\n};\n\n \nstruct xstorm_fcoe_ag_context {\n#if defined(__BIG_ENDIAN)\n\tu16 agg_val1;\n\tu8 agg_vars1;\n#define __XSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0 (0x1<<0)\n#define __XSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0\n#define __XSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1 (0x1<<1)\n#define __XSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1\n#define __XSTORM_FCOE_AG_CONTEXT_RESERVED51 (0x1<<2)\n#define __XSTORM_FCOE_AG_CONTEXT_RESERVED51_SHIFT 2\n#define __XSTORM_FCOE_AG_CONTEXT_RESERVED52 (0x1<<3)\n#define __XSTORM_FCOE_AG_CONTEXT_RESERVED52_SHIFT 3\n#define __XSTORM_FCOE_AG_CONTEXT_MORE_TO_SEND_EN (0x1<<4)\n#define __XSTORM_FCOE_AG_CONTEXT_MORE_TO_SEND_EN_SHIFT 4\n#define XSTORM_FCOE_AG_CONTEXT_NAGLE_EN (0x1<<5)\n#define XSTORM_FCOE_AG_CONTEXT_NAGLE_EN_SHIFT 5\n#define __XSTORM_FCOE_AG_CONTEXT_DQ_SPARE_FLAG (0x1<<6)\n#define __XSTORM_FCOE_AG_CONTEXT_DQ_SPARE_FLAG_SHIFT 6\n#define __XSTORM_FCOE_AG_CONTEXT_RESERVED_UNA_GT_NXT_EN (0x1<<7)\n#define __XSTORM_FCOE_AG_CONTEXT_RESERVED_UNA_GT_NXT_EN_SHIFT 7\n\tu8 __state;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 __state;\n\tu8 agg_vars1;\n#define __XSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0 (0x1<<0)\n#define __XSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0\n#define __XSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1 (0x1<<1)\n#define __XSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1\n#define __XSTORM_FCOE_AG_CONTEXT_RESERVED51 (0x1<<2)\n#define __XSTORM_FCOE_AG_CONTEXT_RESERVED51_SHIFT 2\n#define __XSTORM_FCOE_AG_CONTEXT_RESERVED52 (0x1<<3)\n#define __XSTORM_FCOE_AG_CONTEXT_RESERVED52_SHIFT 3\n#define __XSTORM_FCOE_AG_CONTEXT_MORE_TO_SEND_EN (0x1<<4)\n#define __XSTORM_FCOE_AG_CONTEXT_MORE_TO_SEND_EN_SHIFT 4\n#define XSTORM_FCOE_AG_CONTEXT_NAGLE_EN (0x1<<5)\n#define XSTORM_FCOE_AG_CONTEXT_NAGLE_EN_SHIFT 5\n#define __XSTORM_FCOE_AG_CONTEXT_DQ_SPARE_FLAG (0x1<<6)\n#define __XSTORM_FCOE_AG_CONTEXT_DQ_SPARE_FLAG_SHIFT 6\n#define __XSTORM_FCOE_AG_CONTEXT_RESERVED_UNA_GT_NXT_EN (0x1<<7)\n#define __XSTORM_FCOE_AG_CONTEXT_RESERVED_UNA_GT_NXT_EN_SHIFT 7\n\tu16 agg_val1;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 cdu_reserved;\n\tu8 __agg_vars4;\n\tu8 agg_vars3;\n#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM2 (0x3F<<0)\n#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM2_SHIFT 0\n#define __XSTORM_FCOE_AG_CONTEXT_AUX19_CF (0x3<<6)\n#define __XSTORM_FCOE_AG_CONTEXT_AUX19_CF_SHIFT 6\n\tu8 agg_vars2;\n#define __XSTORM_FCOE_AG_CONTEXT_DQ_CF (0x3<<0)\n#define __XSTORM_FCOE_AG_CONTEXT_DQ_CF_SHIFT 0\n#define __XSTORM_FCOE_AG_CONTEXT_DQ_SPARE_FLAG_EN (0x1<<2)\n#define __XSTORM_FCOE_AG_CONTEXT_DQ_SPARE_FLAG_EN_SHIFT 2\n#define __XSTORM_FCOE_AG_CONTEXT_AUX8_FLAG (0x1<<3)\n#define __XSTORM_FCOE_AG_CONTEXT_AUX8_FLAG_SHIFT 3\n#define __XSTORM_FCOE_AG_CONTEXT_AUX9_FLAG (0x1<<4)\n#define __XSTORM_FCOE_AG_CONTEXT_AUX9_FLAG_SHIFT 4\n#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE1 (0x3<<5)\n#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE1_SHIFT 5\n#define __XSTORM_FCOE_AG_CONTEXT_DQ_CF_EN (0x1<<7)\n#define __XSTORM_FCOE_AG_CONTEXT_DQ_CF_EN_SHIFT 7\n#elif defined(__LITTLE_ENDIAN)\n\tu8 agg_vars2;\n#define __XSTORM_FCOE_AG_CONTEXT_DQ_CF (0x3<<0)\n#define __XSTORM_FCOE_AG_CONTEXT_DQ_CF_SHIFT 0\n#define __XSTORM_FCOE_AG_CONTEXT_DQ_SPARE_FLAG_EN (0x1<<2)\n#define __XSTORM_FCOE_AG_CONTEXT_DQ_SPARE_FLAG_EN_SHIFT 2\n#define __XSTORM_FCOE_AG_CONTEXT_AUX8_FLAG (0x1<<3)\n#define __XSTORM_FCOE_AG_CONTEXT_AUX8_FLAG_SHIFT 3\n#define __XSTORM_FCOE_AG_CONTEXT_AUX9_FLAG (0x1<<4)\n#define __XSTORM_FCOE_AG_CONTEXT_AUX9_FLAG_SHIFT 4\n#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE1 (0x3<<5)\n#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE1_SHIFT 5\n#define __XSTORM_FCOE_AG_CONTEXT_DQ_CF_EN (0x1<<7)\n#define __XSTORM_FCOE_AG_CONTEXT_DQ_CF_EN_SHIFT 7\n\tu8 agg_vars3;\n#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM2 (0x3F<<0)\n#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM2_SHIFT 0\n#define __XSTORM_FCOE_AG_CONTEXT_AUX19_CF (0x3<<6)\n#define __XSTORM_FCOE_AG_CONTEXT_AUX19_CF_SHIFT 6\n\tu8 __agg_vars4;\n\tu8 cdu_reserved;\n#endif\n\tu32 more_to_send;\n#if defined(__BIG_ENDIAN)\n\tu16 agg_vars5;\n#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE5 (0x3<<0)\n#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE5_SHIFT 0\n#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM0 (0x3F<<2)\n#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM0_SHIFT 2\n#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM1 (0x3F<<8)\n#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM1_SHIFT 8\n#define __XSTORM_FCOE_AG_CONTEXT_CONFQ_DEC_RULE (0x3<<14)\n#define __XSTORM_FCOE_AG_CONTEXT_CONFQ_DEC_RULE_SHIFT 14\n\tu16 sq_cons;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 sq_cons;\n\tu16 agg_vars5;\n#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE5 (0x3<<0)\n#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE5_SHIFT 0\n#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM0 (0x3F<<2)\n#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM0_SHIFT 2\n#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM1 (0x3F<<8)\n#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM1_SHIFT 8\n#define __XSTORM_FCOE_AG_CONTEXT_CONFQ_DEC_RULE (0x3<<14)\n#define __XSTORM_FCOE_AG_CONTEXT_CONFQ_DEC_RULE_SHIFT 14\n#endif\n\tstruct xstorm_fcoe_extra_ag_context_section __extra_section;\n#if defined(__BIG_ENDIAN)\n\tu16 agg_vars7;\n#define __XSTORM_FCOE_AG_CONTEXT_AGG_VAL11_DECISION_RULE (0x7<<0)\n#define __XSTORM_FCOE_AG_CONTEXT_AGG_VAL11_DECISION_RULE_SHIFT 0\n#define __XSTORM_FCOE_AG_CONTEXT_AUX13_FLAG (0x1<<3)\n#define __XSTORM_FCOE_AG_CONTEXT_AUX13_FLAG_SHIFT 3\n#define __XSTORM_FCOE_AG_CONTEXT_QUEUE0_CF (0x3<<4)\n#define __XSTORM_FCOE_AG_CONTEXT_QUEUE0_CF_SHIFT 4\n#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE3 (0x3<<6)\n#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE3_SHIFT 6\n#define XSTORM_FCOE_AG_CONTEXT_AUX1_CF (0x3<<8)\n#define XSTORM_FCOE_AG_CONTEXT_AUX1_CF_SHIFT 8\n#define __XSTORM_FCOE_AG_CONTEXT_RESERVED62 (0x1<<10)\n#define __XSTORM_FCOE_AG_CONTEXT_RESERVED62_SHIFT 10\n#define __XSTORM_FCOE_AG_CONTEXT_AUX1_CF_EN (0x1<<11)\n#define __XSTORM_FCOE_AG_CONTEXT_AUX1_CF_EN_SHIFT 11\n#define __XSTORM_FCOE_AG_CONTEXT_AUX10_FLAG (0x1<<12)\n#define __XSTORM_FCOE_AG_CONTEXT_AUX10_FLAG_SHIFT 12\n#define __XSTORM_FCOE_AG_CONTEXT_AUX11_FLAG (0x1<<13)\n#define __XSTORM_FCOE_AG_CONTEXT_AUX11_FLAG_SHIFT 13\n#define __XSTORM_FCOE_AG_CONTEXT_AUX12_FLAG (0x1<<14)\n#define __XSTORM_FCOE_AG_CONTEXT_AUX12_FLAG_SHIFT 14\n#define __XSTORM_FCOE_AG_CONTEXT_AUX2_FLAG (0x1<<15)\n#define __XSTORM_FCOE_AG_CONTEXT_AUX2_FLAG_SHIFT 15\n\tu8 agg_val3_th;\n\tu8 agg_vars6;\n#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE6 (0x7<<0)\n#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE6_SHIFT 0\n#define __XSTORM_FCOE_AG_CONTEXT_XFRQ_DEC_RULE (0x7<<3)\n#define __XSTORM_FCOE_AG_CONTEXT_XFRQ_DEC_RULE_SHIFT 3\n#define __XSTORM_FCOE_AG_CONTEXT_SQ_DEC_RULE (0x3<<6)\n#define __XSTORM_FCOE_AG_CONTEXT_SQ_DEC_RULE_SHIFT 6\n#elif defined(__LITTLE_ENDIAN)\n\tu8 agg_vars6;\n#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE6 (0x7<<0)\n#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE6_SHIFT 0\n#define __XSTORM_FCOE_AG_CONTEXT_XFRQ_DEC_RULE (0x7<<3)\n#define __XSTORM_FCOE_AG_CONTEXT_XFRQ_DEC_RULE_SHIFT 3\n#define __XSTORM_FCOE_AG_CONTEXT_SQ_DEC_RULE (0x3<<6)\n#define __XSTORM_FCOE_AG_CONTEXT_SQ_DEC_RULE_SHIFT 6\n\tu8 agg_val3_th;\n\tu16 agg_vars7;\n#define __XSTORM_FCOE_AG_CONTEXT_AGG_VAL11_DECISION_RULE (0x7<<0)\n#define __XSTORM_FCOE_AG_CONTEXT_AGG_VAL11_DECISION_RULE_SHIFT 0\n#define __XSTORM_FCOE_AG_CONTEXT_AUX13_FLAG (0x1<<3)\n#define __XSTORM_FCOE_AG_CONTEXT_AUX13_FLAG_SHIFT 3\n#define __XSTORM_FCOE_AG_CONTEXT_QUEUE0_CF (0x3<<4)\n#define __XSTORM_FCOE_AG_CONTEXT_QUEUE0_CF_SHIFT 4\n#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE3 (0x3<<6)\n#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE3_SHIFT 6\n#define XSTORM_FCOE_AG_CONTEXT_AUX1_CF (0x3<<8)\n#define XSTORM_FCOE_AG_CONTEXT_AUX1_CF_SHIFT 8\n#define __XSTORM_FCOE_AG_CONTEXT_RESERVED62 (0x1<<10)\n#define __XSTORM_FCOE_AG_CONTEXT_RESERVED62_SHIFT 10\n#define __XSTORM_FCOE_AG_CONTEXT_AUX1_CF_EN (0x1<<11)\n#define __XSTORM_FCOE_AG_CONTEXT_AUX1_CF_EN_SHIFT 11\n#define __XSTORM_FCOE_AG_CONTEXT_AUX10_FLAG (0x1<<12)\n#define __XSTORM_FCOE_AG_CONTEXT_AUX10_FLAG_SHIFT 12\n#define __XSTORM_FCOE_AG_CONTEXT_AUX11_FLAG (0x1<<13)\n#define __XSTORM_FCOE_AG_CONTEXT_AUX11_FLAG_SHIFT 13\n#define __XSTORM_FCOE_AG_CONTEXT_AUX12_FLAG (0x1<<14)\n#define __XSTORM_FCOE_AG_CONTEXT_AUX12_FLAG_SHIFT 14\n#define __XSTORM_FCOE_AG_CONTEXT_AUX2_FLAG (0x1<<15)\n#define __XSTORM_FCOE_AG_CONTEXT_AUX2_FLAG_SHIFT 15\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 __agg_val11_th;\n\tu16 __agg_val11;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __agg_val11;\n\tu16 __agg_val11_th;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 __reserved1;\n\tu8 __agg_val6_th;\n\tu16 __agg_val9;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __agg_val9;\n\tu8 __agg_val6_th;\n\tu8 __reserved1;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 confq_cons;\n\tu16 confq_prod;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 confq_prod;\n\tu16 confq_cons;\n#endif\n\tu32 agg_vars8;\n#define XSTORM_FCOE_AG_CONTEXT_AGG_MISC2 (0xFFFFFF<<0)\n#define XSTORM_FCOE_AG_CONTEXT_AGG_MISC2_SHIFT 0\n#define XSTORM_FCOE_AG_CONTEXT_AGG_MISC3 (0xFF<<24)\n#define XSTORM_FCOE_AG_CONTEXT_AGG_MISC3_SHIFT 24\n#if defined(__BIG_ENDIAN)\n\tu16 __cache_wqe_db;\n\tu16 sq_prod;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 sq_prod;\n\tu16 __cache_wqe_db;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 agg_val3;\n\tu8 agg_val6;\n\tu8 agg_val5_th;\n\tu8 agg_val5;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 agg_val5;\n\tu8 agg_val5_th;\n\tu8 agg_val6;\n\tu8 agg_val3;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 __agg_misc1;\n\tu16 agg_limit1;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 agg_limit1;\n\tu16 __agg_misc1;\n#endif\n\tu32 completion_seq;\n\tu32 confq_pbl_base_lo;\n\tu32 confq_pbl_base_hi;\n};\n\n\n\n \nstruct xstorm_tcp_tcp_ag_context_section {\n#if defined(__BIG_ENDIAN)\n\tu8 tcp_agg_vars1;\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_DA_TIMER_CF (0x3<<0)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_DA_TIMER_CF_SHIFT 0\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED (0x3<<2)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_SHIFT 2\n#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF (0x3<<4)\n#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_SHIFT 4\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_CLEAR_DA_TIMER_EN (0x1<<6)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_CLEAR_DA_TIMER_EN_SHIFT 6\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_EXPIRATION_FLAG (0x1<<7)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_EXPIRATION_FLAG_SHIFT 7\n\tu8 __da_cnt;\n\tu16 mss;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 mss;\n\tu8 __da_cnt;\n\tu8 tcp_agg_vars1;\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_DA_TIMER_CF (0x3<<0)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_DA_TIMER_CF_SHIFT 0\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED (0x3<<2)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_SHIFT 2\n#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF (0x3<<4)\n#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_SHIFT 4\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_CLEAR_DA_TIMER_EN (0x1<<6)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_CLEAR_DA_TIMER_EN_SHIFT 6\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_EXPIRATION_FLAG (0x1<<7)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_EXPIRATION_FLAG_SHIFT 7\n#endif\n\tu32 snd_nxt;\n\tu32 tx_wnd;\n\tu32 snd_una;\n\tu32 local_adv_wnd;\n#if defined(__BIG_ENDIAN)\n\tu8 __agg_val8_th;\n\tu8 __tx_dest;\n\tu16 tcp_agg_vars2;\n#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG (0x1<<0)\n#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG_SHIFT 0\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_UNBLOCKED (0x1<<1)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_UNBLOCKED_SHIFT 1\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_TIMER_ACTIVE (0x1<<2)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_TIMER_ACTIVE_SHIFT 2\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX3_FLAG (0x1<<3)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX3_FLAG_SHIFT 3\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX4_FLAG (0x1<<4)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX4_FLAG_SHIFT 4\n#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_ENABLE (0x1<<5)\n#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_ENABLE_SHIFT 5\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_EN (0x1<<6)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_EN_SHIFT 6\n#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_EN (0x1<<7)\n#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_EN_SHIFT 7\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG_EN (0x1<<8)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG_EN_SHIFT 8\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_FLAG (0x1<<9)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_FLAG_SHIFT 9\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_RTO_CF (0x3<<10)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_RTO_CF_SHIFT 10\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF (0x3<<12)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF_SHIFT 12\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF (0x3<<14)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF_SHIFT 14\n#elif defined(__LITTLE_ENDIAN)\n\tu16 tcp_agg_vars2;\n#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG (0x1<<0)\n#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG_SHIFT 0\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_UNBLOCKED (0x1<<1)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_UNBLOCKED_SHIFT 1\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_TIMER_ACTIVE (0x1<<2)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_TIMER_ACTIVE_SHIFT 2\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX3_FLAG (0x1<<3)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX3_FLAG_SHIFT 3\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX4_FLAG (0x1<<4)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX4_FLAG_SHIFT 4\n#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_ENABLE (0x1<<5)\n#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_ENABLE_SHIFT 5\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_EN (0x1<<6)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_EN_SHIFT 6\n#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_EN (0x1<<7)\n#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_EN_SHIFT 7\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG_EN (0x1<<8)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG_EN_SHIFT 8\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_FLAG (0x1<<9)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_FLAG_SHIFT 9\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_RTO_CF (0x3<<10)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_RTO_CF_SHIFT 10\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF (0x3<<12)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF_SHIFT 12\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF (0x3<<14)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF_SHIFT 14\n\tu8 __tx_dest;\n\tu8 __agg_val8_th;\n#endif\n\tu32 ack_to_far_end;\n\tu32 rto_timer;\n\tu32 ka_timer;\n\tu32 ts_to_echo;\n#if defined(__BIG_ENDIAN)\n\tu16 __agg_val7_th;\n\tu16 __agg_val7;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __agg_val7;\n\tu16 __agg_val7_th;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 __tcp_agg_vars5;\n\tu8 __tcp_agg_vars4;\n\tu8 __tcp_agg_vars3;\n\tu8 __force_pure_ack_cnt;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 __force_pure_ack_cnt;\n\tu8 __tcp_agg_vars3;\n\tu8 __tcp_agg_vars4;\n\tu8 __tcp_agg_vars5;\n#endif\n\tu32 tcp_agg_vars6;\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TS_TO_ECHO_CF_EN (0x1<<0)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TS_TO_ECHO_CF_EN_SHIFT 0\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF_EN (0x1<<1)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF_EN_SHIFT 1\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX9_CF_EN (0x1<<2)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX9_CF_EN_SHIFT 2\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX10_CF_EN (0x1<<3)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX10_CF_EN_SHIFT 3\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX6_FLAG (0x1<<4)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX6_FLAG_SHIFT 4\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX7_FLAG (0x1<<5)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX7_FLAG_SHIFT 5\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX5_CF (0x3<<6)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX5_CF_SHIFT 6\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX9_CF (0x3<<8)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX9_CF_SHIFT 8\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX10_CF (0x3<<10)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX10_CF_SHIFT 10\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX11_CF (0x3<<12)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX11_CF_SHIFT 12\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX12_CF (0x3<<14)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX12_CF_SHIFT 14\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX13_CF (0x3<<16)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX13_CF_SHIFT 16\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX14_CF (0x3<<18)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX14_CF_SHIFT 18\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX15_CF (0x3<<20)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX15_CF_SHIFT 20\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX16_CF (0x3<<22)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX16_CF_SHIFT 22\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX17_CF (0x3<<24)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX17_CF_SHIFT 24\n#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ECE_FLAG (0x1<<26)\n#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ECE_FLAG_SHIFT 26\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_RESERVED71 (0x1<<27)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_RESERVED71_SHIFT 27\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_FORCE_PURE_ACK_CNT_DIRTY (0x1<<28)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_FORCE_PURE_ACK_CNT_DIRTY_SHIFT 28\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TCP_AUTO_STOP_FLAG (0x1<<29)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TCP_AUTO_STOP_FLAG_SHIFT 29\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DO_TS_UPDATE_FLAG (0x1<<30)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DO_TS_UPDATE_FLAG_SHIFT 30\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_CANCEL_RETRANSMIT_FLAG (0x1<<31)\n#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_CANCEL_RETRANSMIT_FLAG_SHIFT 31\n#if defined(__BIG_ENDIAN)\n\tu16 __agg_misc6;\n\tu16 __tcp_agg_vars7;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __tcp_agg_vars7;\n\tu16 __agg_misc6;\n#endif\n\tu32 __agg_val10;\n\tu32 __agg_val10_th;\n#if defined(__BIG_ENDIAN)\n\tu16 __reserved3;\n\tu8 __reserved2;\n\tu8 __da_only_cnt;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 __da_only_cnt;\n\tu8 __reserved2;\n\tu16 __reserved3;\n#endif\n};\n\n \nstruct xstorm_iscsi_ag_context {\n#if defined(__BIG_ENDIAN)\n\tu16 agg_val1;\n\tu8 agg_vars1;\n#define __XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1<<0)\n#define __XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0\n#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1<<1)\n#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1\n#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1<<2)\n#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2\n#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1<<3)\n#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3\n#define __XSTORM_ISCSI_AG_CONTEXT_MORE_TO_SEND_EN (0x1<<4)\n#define __XSTORM_ISCSI_AG_CONTEXT_MORE_TO_SEND_EN_SHIFT 4\n#define XSTORM_ISCSI_AG_CONTEXT_NAGLE_EN (0x1<<5)\n#define XSTORM_ISCSI_AG_CONTEXT_NAGLE_EN_SHIFT 5\n#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG (0x1<<6)\n#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG_SHIFT 6\n#define __XSTORM_ISCSI_AG_CONTEXT_UNA_GT_NXT_EN (0x1<<7)\n#define __XSTORM_ISCSI_AG_CONTEXT_UNA_GT_NXT_EN_SHIFT 7\n\tu8 state;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 state;\n\tu8 agg_vars1;\n#define __XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1<<0)\n#define __XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0\n#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1<<1)\n#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1\n#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1<<2)\n#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2\n#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1<<3)\n#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3\n#define __XSTORM_ISCSI_AG_CONTEXT_MORE_TO_SEND_EN (0x1<<4)\n#define __XSTORM_ISCSI_AG_CONTEXT_MORE_TO_SEND_EN_SHIFT 4\n#define XSTORM_ISCSI_AG_CONTEXT_NAGLE_EN (0x1<<5)\n#define XSTORM_ISCSI_AG_CONTEXT_NAGLE_EN_SHIFT 5\n#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG (0x1<<6)\n#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG_SHIFT 6\n#define __XSTORM_ISCSI_AG_CONTEXT_UNA_GT_NXT_EN (0x1<<7)\n#define __XSTORM_ISCSI_AG_CONTEXT_UNA_GT_NXT_EN_SHIFT 7\n\tu16 agg_val1;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 cdu_reserved;\n\tu8 __agg_vars4;\n\tu8 agg_vars3;\n#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM2 (0x3F<<0)\n#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM2_SHIFT 0\n#define __XSTORM_ISCSI_AG_CONTEXT_RX_TS_EN_CF (0x3<<6)\n#define __XSTORM_ISCSI_AG_CONTEXT_RX_TS_EN_CF_SHIFT 6\n\tu8 agg_vars2;\n#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF (0x3<<0)\n#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF_SHIFT 0\n#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG_EN (0x1<<2)\n#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG_EN_SHIFT 2\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX8_FLAG (0x1<<3)\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX8_FLAG_SHIFT 3\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX9_FLAG (0x1<<4)\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX9_FLAG_SHIFT 4\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE1 (0x3<<5)\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE1_SHIFT 5\n#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF_EN (0x1<<7)\n#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF_EN_SHIFT 7\n#elif defined(__LITTLE_ENDIAN)\n\tu8 agg_vars2;\n#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF (0x3<<0)\n#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF_SHIFT 0\n#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG_EN (0x1<<2)\n#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG_EN_SHIFT 2\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX8_FLAG (0x1<<3)\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX8_FLAG_SHIFT 3\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX9_FLAG (0x1<<4)\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX9_FLAG_SHIFT 4\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE1 (0x3<<5)\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE1_SHIFT 5\n#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF_EN (0x1<<7)\n#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF_EN_SHIFT 7\n\tu8 agg_vars3;\n#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM2 (0x3F<<0)\n#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM2_SHIFT 0\n#define __XSTORM_ISCSI_AG_CONTEXT_RX_TS_EN_CF (0x3<<6)\n#define __XSTORM_ISCSI_AG_CONTEXT_RX_TS_EN_CF_SHIFT 6\n\tu8 __agg_vars4;\n\tu8 cdu_reserved;\n#endif\n\tu32 more_to_send;\n#if defined(__BIG_ENDIAN)\n\tu16 agg_vars5;\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE5 (0x3<<0)\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE5_SHIFT 0\n#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM0 (0x3F<<2)\n#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM0_SHIFT 2\n#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM1 (0x3F<<8)\n#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM1_SHIFT 8\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE2 (0x3<<14)\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE2_SHIFT 14\n\tu16 sq_cons;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 sq_cons;\n\tu16 agg_vars5;\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE5 (0x3<<0)\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE5_SHIFT 0\n#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM0 (0x3F<<2)\n#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM0_SHIFT 2\n#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM1 (0x3F<<8)\n#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM1_SHIFT 8\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE2 (0x3<<14)\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE2_SHIFT 14\n#endif\n\tstruct xstorm_tcp_tcp_ag_context_section tcp;\n#if defined(__BIG_ENDIAN)\n\tu16 agg_vars7;\n#define __XSTORM_ISCSI_AG_CONTEXT_AGG_VAL11_DECISION_RULE (0x7<<0)\n#define __XSTORM_ISCSI_AG_CONTEXT_AGG_VAL11_DECISION_RULE_SHIFT 0\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX13_FLAG (0x1<<3)\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX13_FLAG_SHIFT 3\n#define __XSTORM_ISCSI_AG_CONTEXT_STORMS_SYNC_CF (0x3<<4)\n#define __XSTORM_ISCSI_AG_CONTEXT_STORMS_SYNC_CF_SHIFT 4\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE3 (0x3<<6)\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE3_SHIFT 6\n#define XSTORM_ISCSI_AG_CONTEXT_AUX1_CF (0x3<<8)\n#define XSTORM_ISCSI_AG_CONTEXT_AUX1_CF_SHIFT 8\n#define __XSTORM_ISCSI_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK (0x1<<10)\n#define __XSTORM_ISCSI_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK_SHIFT 10\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX1_CF_EN (0x1<<11)\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX1_CF_EN_SHIFT 11\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX10_FLAG (0x1<<12)\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX10_FLAG_SHIFT 12\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX11_FLAG (0x1<<13)\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX11_FLAG_SHIFT 13\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX12_FLAG (0x1<<14)\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX12_FLAG_SHIFT 14\n#define __XSTORM_ISCSI_AG_CONTEXT_RX_WND_SCL_EN (0x1<<15)\n#define __XSTORM_ISCSI_AG_CONTEXT_RX_WND_SCL_EN_SHIFT 15\n\tu8 agg_val3_th;\n\tu8 agg_vars6;\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE6 (0x7<<0)\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE6_SHIFT 0\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE7 (0x7<<3)\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE7_SHIFT 3\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE4 (0x3<<6)\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE4_SHIFT 6\n#elif defined(__LITTLE_ENDIAN)\n\tu8 agg_vars6;\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE6 (0x7<<0)\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE6_SHIFT 0\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE7 (0x7<<3)\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE7_SHIFT 3\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE4 (0x3<<6)\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE4_SHIFT 6\n\tu8 agg_val3_th;\n\tu16 agg_vars7;\n#define __XSTORM_ISCSI_AG_CONTEXT_AGG_VAL11_DECISION_RULE (0x7<<0)\n#define __XSTORM_ISCSI_AG_CONTEXT_AGG_VAL11_DECISION_RULE_SHIFT 0\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX13_FLAG (0x1<<3)\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX13_FLAG_SHIFT 3\n#define __XSTORM_ISCSI_AG_CONTEXT_STORMS_SYNC_CF (0x3<<4)\n#define __XSTORM_ISCSI_AG_CONTEXT_STORMS_SYNC_CF_SHIFT 4\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE3 (0x3<<6)\n#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE3_SHIFT 6\n#define XSTORM_ISCSI_AG_CONTEXT_AUX1_CF (0x3<<8)\n#define XSTORM_ISCSI_AG_CONTEXT_AUX1_CF_SHIFT 8\n#define __XSTORM_ISCSI_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK (0x1<<10)\n#define __XSTORM_ISCSI_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK_SHIFT 10\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX1_CF_EN (0x1<<11)\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX1_CF_EN_SHIFT 11\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX10_FLAG (0x1<<12)\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX10_FLAG_SHIFT 12\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX11_FLAG (0x1<<13)\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX11_FLAG_SHIFT 13\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX12_FLAG (0x1<<14)\n#define __XSTORM_ISCSI_AG_CONTEXT_AUX12_FLAG_SHIFT 14\n#define __XSTORM_ISCSI_AG_CONTEXT_RX_WND_SCL_EN (0x1<<15)\n#define __XSTORM_ISCSI_AG_CONTEXT_RX_WND_SCL_EN_SHIFT 15\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 __agg_val11_th;\n\tu16 __gen_data;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __gen_data;\n\tu16 __agg_val11_th;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 __reserved1;\n\tu8 __agg_val6_th;\n\tu16 __agg_val9;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __agg_val9;\n\tu8 __agg_val6_th;\n\tu8 __reserved1;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 hq_prod;\n\tu16 hq_cons;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 hq_cons;\n\tu16 hq_prod;\n#endif\n\tu32 agg_vars8;\n#define XSTORM_ISCSI_AG_CONTEXT_AGG_MISC2 (0xFFFFFF<<0)\n#define XSTORM_ISCSI_AG_CONTEXT_AGG_MISC2_SHIFT 0\n#define XSTORM_ISCSI_AG_CONTEXT_AGG_MISC3 (0xFF<<24)\n#define XSTORM_ISCSI_AG_CONTEXT_AGG_MISC3_SHIFT 24\n#if defined(__BIG_ENDIAN)\n\tu16 r2tq_prod;\n\tu16 sq_prod;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 sq_prod;\n\tu16 r2tq_prod;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 agg_val3;\n\tu8 agg_val6;\n\tu8 agg_val5_th;\n\tu8 agg_val5;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 agg_val5;\n\tu8 agg_val5_th;\n\tu8 agg_val6;\n\tu8 agg_val3;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 __agg_misc1;\n\tu16 agg_limit1;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 agg_limit1;\n\tu16 __agg_misc1;\n#endif\n\tu32 hq_cons_tcp_seq;\n\tu32 exp_stat_sn;\n\tu32 rst_seq_num;\n};\n\n\n \nstruct xstorm_l5cm_ag_context {\n#if defined(__BIG_ENDIAN)\n\tu16 agg_val1;\n\tu8 agg_vars1;\n#define __XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM0 (0x1<<0)\n#define __XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0\n#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM1 (0x1<<1)\n#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1\n#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM2 (0x1<<2)\n#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2\n#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM3 (0x1<<3)\n#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3\n#define __XSTORM_L5CM_AG_CONTEXT_MORE_TO_SEND_EN (0x1<<4)\n#define __XSTORM_L5CM_AG_CONTEXT_MORE_TO_SEND_EN_SHIFT 4\n#define XSTORM_L5CM_AG_CONTEXT_NAGLE_EN (0x1<<5)\n#define XSTORM_L5CM_AG_CONTEXT_NAGLE_EN_SHIFT 5\n#define __XSTORM_L5CM_AG_CONTEXT_DQ_SPARE_FLAG (0x1<<6)\n#define __XSTORM_L5CM_AG_CONTEXT_DQ_SPARE_FLAG_SHIFT 6\n#define __XSTORM_L5CM_AG_CONTEXT_UNA_GT_NXT_EN (0x1<<7)\n#define __XSTORM_L5CM_AG_CONTEXT_UNA_GT_NXT_EN_SHIFT 7\n\tu8 state;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 state;\n\tu8 agg_vars1;\n#define __XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM0 (0x1<<0)\n#define __XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0\n#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM1 (0x1<<1)\n#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1\n#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM2 (0x1<<2)\n#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2\n#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM3 (0x1<<3)\n#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3\n#define __XSTORM_L5CM_AG_CONTEXT_MORE_TO_SEND_EN (0x1<<4)\n#define __XSTORM_L5CM_AG_CONTEXT_MORE_TO_SEND_EN_SHIFT 4\n#define XSTORM_L5CM_AG_CONTEXT_NAGLE_EN (0x1<<5)\n#define XSTORM_L5CM_AG_CONTEXT_NAGLE_EN_SHIFT 5\n#define __XSTORM_L5CM_AG_CONTEXT_DQ_SPARE_FLAG (0x1<<6)\n#define __XSTORM_L5CM_AG_CONTEXT_DQ_SPARE_FLAG_SHIFT 6\n#define __XSTORM_L5CM_AG_CONTEXT_UNA_GT_NXT_EN (0x1<<7)\n#define __XSTORM_L5CM_AG_CONTEXT_UNA_GT_NXT_EN_SHIFT 7\n\tu16 agg_val1;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 cdu_reserved;\n\tu8 __agg_vars4;\n\tu8 agg_vars3;\n#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM2 (0x3F<<0)\n#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM2_SHIFT 0\n#define __XSTORM_L5CM_AG_CONTEXT_RX_TS_EN_CF (0x3<<6)\n#define __XSTORM_L5CM_AG_CONTEXT_RX_TS_EN_CF_SHIFT 6\n\tu8 agg_vars2;\n#define XSTORM_L5CM_AG_CONTEXT_AUX4_CF (0x3<<0)\n#define XSTORM_L5CM_AG_CONTEXT_AUX4_CF_SHIFT 0\n#define __XSTORM_L5CM_AG_CONTEXT_DQ_SPARE_FLAG_EN (0x1<<2)\n#define __XSTORM_L5CM_AG_CONTEXT_DQ_SPARE_FLAG_EN_SHIFT 2\n#define __XSTORM_L5CM_AG_CONTEXT_AUX8_FLAG (0x1<<3)\n#define __XSTORM_L5CM_AG_CONTEXT_AUX8_FLAG_SHIFT 3\n#define __XSTORM_L5CM_AG_CONTEXT_AUX9_FLAG (0x1<<4)\n#define __XSTORM_L5CM_AG_CONTEXT_AUX9_FLAG_SHIFT 4\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE1 (0x3<<5)\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE1_SHIFT 5\n#define XSTORM_L5CM_AG_CONTEXT_AUX4_CF_EN (0x1<<7)\n#define XSTORM_L5CM_AG_CONTEXT_AUX4_CF_EN_SHIFT 7\n#elif defined(__LITTLE_ENDIAN)\n\tu8 agg_vars2;\n#define XSTORM_L5CM_AG_CONTEXT_AUX4_CF (0x3<<0)\n#define XSTORM_L5CM_AG_CONTEXT_AUX4_CF_SHIFT 0\n#define __XSTORM_L5CM_AG_CONTEXT_DQ_SPARE_FLAG_EN (0x1<<2)\n#define __XSTORM_L5CM_AG_CONTEXT_DQ_SPARE_FLAG_EN_SHIFT 2\n#define __XSTORM_L5CM_AG_CONTEXT_AUX8_FLAG (0x1<<3)\n#define __XSTORM_L5CM_AG_CONTEXT_AUX8_FLAG_SHIFT 3\n#define __XSTORM_L5CM_AG_CONTEXT_AUX9_FLAG (0x1<<4)\n#define __XSTORM_L5CM_AG_CONTEXT_AUX9_FLAG_SHIFT 4\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE1 (0x3<<5)\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE1_SHIFT 5\n#define XSTORM_L5CM_AG_CONTEXT_AUX4_CF_EN (0x1<<7)\n#define XSTORM_L5CM_AG_CONTEXT_AUX4_CF_EN_SHIFT 7\n\tu8 agg_vars3;\n#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM2 (0x3F<<0)\n#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM2_SHIFT 0\n#define __XSTORM_L5CM_AG_CONTEXT_RX_TS_EN_CF (0x3<<6)\n#define __XSTORM_L5CM_AG_CONTEXT_RX_TS_EN_CF_SHIFT 6\n\tu8 __agg_vars4;\n\tu8 cdu_reserved;\n#endif\n\tu32 more_to_send;\n#if defined(__BIG_ENDIAN)\n\tu16 agg_vars5;\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE5 (0x3<<0)\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE5_SHIFT 0\n#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM0 (0x3F<<2)\n#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM0_SHIFT 2\n#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM1 (0x3F<<8)\n#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM1_SHIFT 8\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE2 (0x3<<14)\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE2_SHIFT 14\n\tu16 agg_val4_th;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 agg_val4_th;\n\tu16 agg_vars5;\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE5 (0x3<<0)\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE5_SHIFT 0\n#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM0 (0x3F<<2)\n#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM0_SHIFT 2\n#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM1 (0x3F<<8)\n#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM1_SHIFT 8\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE2 (0x3<<14)\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE2_SHIFT 14\n#endif\n\tstruct xstorm_tcp_tcp_ag_context_section tcp;\n#if defined(__BIG_ENDIAN)\n\tu16 agg_vars7;\n#define __XSTORM_L5CM_AG_CONTEXT_AGG_VAL11_DECISION_RULE (0x7<<0)\n#define __XSTORM_L5CM_AG_CONTEXT_AGG_VAL11_DECISION_RULE_SHIFT 0\n#define __XSTORM_L5CM_AG_CONTEXT_AUX13_FLAG (0x1<<3)\n#define __XSTORM_L5CM_AG_CONTEXT_AUX13_FLAG_SHIFT 3\n#define __XSTORM_L5CM_AG_CONTEXT_STORMS_SYNC_CF (0x3<<4)\n#define __XSTORM_L5CM_AG_CONTEXT_STORMS_SYNC_CF_SHIFT 4\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE3 (0x3<<6)\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE3_SHIFT 6\n#define XSTORM_L5CM_AG_CONTEXT_AUX1_CF (0x3<<8)\n#define XSTORM_L5CM_AG_CONTEXT_AUX1_CF_SHIFT 8\n#define __XSTORM_L5CM_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK (0x1<<10)\n#define __XSTORM_L5CM_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK_SHIFT 10\n#define __XSTORM_L5CM_AG_CONTEXT_AUX1_CF_EN (0x1<<11)\n#define __XSTORM_L5CM_AG_CONTEXT_AUX1_CF_EN_SHIFT 11\n#define __XSTORM_L5CM_AG_CONTEXT_AUX10_FLAG (0x1<<12)\n#define __XSTORM_L5CM_AG_CONTEXT_AUX10_FLAG_SHIFT 12\n#define __XSTORM_L5CM_AG_CONTEXT_AUX11_FLAG (0x1<<13)\n#define __XSTORM_L5CM_AG_CONTEXT_AUX11_FLAG_SHIFT 13\n#define __XSTORM_L5CM_AG_CONTEXT_AUX12_FLAG (0x1<<14)\n#define __XSTORM_L5CM_AG_CONTEXT_AUX12_FLAG_SHIFT 14\n#define __XSTORM_L5CM_AG_CONTEXT_RX_WND_SCL_EN (0x1<<15)\n#define __XSTORM_L5CM_AG_CONTEXT_RX_WND_SCL_EN_SHIFT 15\n\tu8 agg_val3_th;\n\tu8 agg_vars6;\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE6 (0x7<<0)\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE6_SHIFT 0\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE7 (0x7<<3)\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE7_SHIFT 3\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE4 (0x3<<6)\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE4_SHIFT 6\n#elif defined(__LITTLE_ENDIAN)\n\tu8 agg_vars6;\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE6 (0x7<<0)\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE6_SHIFT 0\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE7 (0x7<<3)\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE7_SHIFT 3\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE4 (0x3<<6)\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE4_SHIFT 6\n\tu8 agg_val3_th;\n\tu16 agg_vars7;\n#define __XSTORM_L5CM_AG_CONTEXT_AGG_VAL11_DECISION_RULE (0x7<<0)\n#define __XSTORM_L5CM_AG_CONTEXT_AGG_VAL11_DECISION_RULE_SHIFT 0\n#define __XSTORM_L5CM_AG_CONTEXT_AUX13_FLAG (0x1<<3)\n#define __XSTORM_L5CM_AG_CONTEXT_AUX13_FLAG_SHIFT 3\n#define __XSTORM_L5CM_AG_CONTEXT_STORMS_SYNC_CF (0x3<<4)\n#define __XSTORM_L5CM_AG_CONTEXT_STORMS_SYNC_CF_SHIFT 4\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE3 (0x3<<6)\n#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE3_SHIFT 6\n#define XSTORM_L5CM_AG_CONTEXT_AUX1_CF (0x3<<8)\n#define XSTORM_L5CM_AG_CONTEXT_AUX1_CF_SHIFT 8\n#define __XSTORM_L5CM_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK (0x1<<10)\n#define __XSTORM_L5CM_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK_SHIFT 10\n#define __XSTORM_L5CM_AG_CONTEXT_AUX1_CF_EN (0x1<<11)\n#define __XSTORM_L5CM_AG_CONTEXT_AUX1_CF_EN_SHIFT 11\n#define __XSTORM_L5CM_AG_CONTEXT_AUX10_FLAG (0x1<<12)\n#define __XSTORM_L5CM_AG_CONTEXT_AUX10_FLAG_SHIFT 12\n#define __XSTORM_L5CM_AG_CONTEXT_AUX11_FLAG (0x1<<13)\n#define __XSTORM_L5CM_AG_CONTEXT_AUX11_FLAG_SHIFT 13\n#define __XSTORM_L5CM_AG_CONTEXT_AUX12_FLAG (0x1<<14)\n#define __XSTORM_L5CM_AG_CONTEXT_AUX12_FLAG_SHIFT 14\n#define __XSTORM_L5CM_AG_CONTEXT_RX_WND_SCL_EN (0x1<<15)\n#define __XSTORM_L5CM_AG_CONTEXT_RX_WND_SCL_EN_SHIFT 15\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 __agg_val11_th;\n\tu16 __gen_data;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __gen_data;\n\tu16 __agg_val11_th;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 __reserved1;\n\tu8 __agg_val6_th;\n\tu16 __agg_val9;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __agg_val9;\n\tu8 __agg_val6_th;\n\tu8 __reserved1;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 agg_val2_th;\n\tu16 agg_val2;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 agg_val2;\n\tu16 agg_val2_th;\n#endif\n\tu32 agg_vars8;\n#define XSTORM_L5CM_AG_CONTEXT_AGG_MISC2 (0xFFFFFF<<0)\n#define XSTORM_L5CM_AG_CONTEXT_AGG_MISC2_SHIFT 0\n#define XSTORM_L5CM_AG_CONTEXT_AGG_MISC3 (0xFF<<24)\n#define XSTORM_L5CM_AG_CONTEXT_AGG_MISC3_SHIFT 24\n#if defined(__BIG_ENDIAN)\n\tu16 agg_misc0;\n\tu16 agg_val4;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 agg_val4;\n\tu16 agg_misc0;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 agg_val3;\n\tu8 agg_val6;\n\tu8 agg_val5_th;\n\tu8 agg_val5;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 agg_val5;\n\tu8 agg_val5_th;\n\tu8 agg_val6;\n\tu8 agg_val3;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 __agg_misc1;\n\tu16 agg_limit1;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 agg_limit1;\n\tu16 __agg_misc1;\n#endif\n\tu32 completion_seq;\n\tu32 agg_misc4;\n\tu32 rst_seq_num;\n};\n\n \nstruct fcoe_abts_info {\n\t__le16 aborted_task_id;\n\t__le16 reserved0;\n\t__le32 reserved1;\n};\n\n\n \nstruct fcoe_abts_rsp_union {\n\tu8 r_ctl;\n\tu8 rsrv[3];\n\t__le32 abts_rsp_payload[7];\n};\n\n\n \nstruct fcoe_bd_ctx {\n\t__le32 buf_addr_hi;\n\t__le32 buf_addr_lo;\n\t__le16 buf_len;\n\t__le16 rsrv0;\n\t__le16 flags;\n\t__le16 rsrv1;\n};\n\n\n \nstruct fcoe_cached_sge_ctx {\n\tstruct regpair cur_buf_addr;\n\t__le16 cur_buf_rem;\n\t__le16 second_buf_rem;\n\tstruct regpair second_buf_addr;\n};\n\n\n \nstruct fcoe_cleanup_info {\n\t__le16 cleaned_task_id;\n\t__le16 rolled_tx_seq_cnt;\n\t__le32 rolled_tx_data_offset;\n};\n\n\n \nstruct fcoe_fcp_rsp_flags {\n\tu8 flags;\n#define FCOE_FCP_RSP_FLAGS_FCP_RSP_LEN_VALID (0x1<<0)\n#define FCOE_FCP_RSP_FLAGS_FCP_RSP_LEN_VALID_SHIFT 0\n#define FCOE_FCP_RSP_FLAGS_FCP_SNS_LEN_VALID (0x1<<1)\n#define FCOE_FCP_RSP_FLAGS_FCP_SNS_LEN_VALID_SHIFT 1\n#define FCOE_FCP_RSP_FLAGS_FCP_RESID_OVER (0x1<<2)\n#define FCOE_FCP_RSP_FLAGS_FCP_RESID_OVER_SHIFT 2\n#define FCOE_FCP_RSP_FLAGS_FCP_RESID_UNDER (0x1<<3)\n#define FCOE_FCP_RSP_FLAGS_FCP_RESID_UNDER_SHIFT 3\n#define FCOE_FCP_RSP_FLAGS_FCP_CONF_REQ (0x1<<4)\n#define FCOE_FCP_RSP_FLAGS_FCP_CONF_REQ_SHIFT 4\n#define FCOE_FCP_RSP_FLAGS_FCP_BIDI_FLAGS (0x7<<5)\n#define FCOE_FCP_RSP_FLAGS_FCP_BIDI_FLAGS_SHIFT 5\n};\n\n \nstruct fcoe_fcp_rsp_payload {\n\tstruct regpair reserved0;\n\t__le32 fcp_resid;\n\tu8 scsi_status_code;\n\tstruct fcoe_fcp_rsp_flags fcp_flags;\n\t__le16 retry_delay_timer;\n\t__le32 fcp_rsp_len;\n\t__le32 fcp_sns_len;\n};\n\n \nstruct fcoe_fcp_rsp_union {\n\tstruct fcoe_fcp_rsp_payload payload;\n\tstruct regpair reserved0;\n};\n\n \nstruct fcoe_fc_hdr {\n\tu8 s_id[3];\n\tu8 cs_ctl;\n\tu8 d_id[3];\n\tu8 r_ctl;\n\t__le16 seq_cnt;\n\tu8 df_ctl;\n\tu8 seq_id;\n\tu8 f_ctl[3];\n\tu8 type;\n\t__le32 parameters;\n\t__le16 rx_id;\n\t__le16 ox_id;\n};\n\n \nstruct fcoe_mp_rsp_union {\n\tstruct fcoe_fc_hdr fc_hdr;\n\t__le32 mp_payload_len;\n\t__le32 rsrv;\n};\n\n \nunion fcoe_comp_flow_info {\n\tstruct fcoe_fcp_rsp_union fcp_rsp;\n\tstruct fcoe_abts_rsp_union abts_rsp;\n\tstruct fcoe_mp_rsp_union mp_rsp;\n\t__le32 opaque[8];\n};\n\n\n \nstruct fcoe_ext_abts_info {\n\t__le32 rsrv0[6];\n\tstruct fcoe_abts_info ctx;\n};\n\n\n \nstruct fcoe_ext_cleanup_info {\n\t__le32 rsrv0[6];\n\tstruct fcoe_cleanup_info ctx;\n};\n\n\n \nstruct fcoe_fw_tx_seq_ctx {\n\t__le32 data_offset;\n\t__le16 seq_cnt;\n\t__le16 rsrv0;\n};\n\n \nstruct fcoe_ext_fw_tx_seq_ctx {\n\t__le32 rsrv0[6];\n\tstruct fcoe_fw_tx_seq_ctx ctx;\n};\n\n\n \nstruct fcoe_mul_sges_ctx {\n\tstruct regpair cur_sge_addr;\n\t__le16 cur_sge_off;\n\tu8 cur_sge_idx;\n\tu8 sgl_size;\n};\n\n \nstruct fcoe_ext_mul_sges_ctx {\n\tstruct fcoe_mul_sges_ctx mul_sgl;\n\tstruct regpair rsrv0;\n};\n\n\n \nstruct fcoe_fcp_cmd_payload {\n\t__le32 opaque[8];\n};\n\n\n\n\n\n \nstruct fcoe_fcp_xfr_rdy_payload {\n\t__le32 burst_len;\n\t__le32 data_ro;\n};\n\n\n \nstruct fcoe_fc_frame {\n\tstruct fcoe_fc_hdr fc_hdr;\n\t__le32 reserved0[2];\n};\n\n\n\n\n \nunion fcoe_kcqe_params {\n\t__le32 reserved0[4];\n};\n\n \nstruct fcoe_kcqe {\n\t__le32 fcoe_conn_id;\n\t__le32 completion_status;\n\t__le32 fcoe_conn_context_id;\n\tunion fcoe_kcqe_params params;\n\t__le16 qe_self_seq;\n\tu8 op_code;\n\tu8 flags;\n#define FCOE_KCQE_RESERVED0 (0x7<<0)\n#define FCOE_KCQE_RESERVED0_SHIFT 0\n#define FCOE_KCQE_RAMROD_COMPLETION (0x1<<3)\n#define FCOE_KCQE_RAMROD_COMPLETION_SHIFT 3\n#define FCOE_KCQE_LAYER_CODE (0x7<<4)\n#define FCOE_KCQE_LAYER_CODE_SHIFT 4\n#define FCOE_KCQE_LINKED_WITH_NEXT (0x1<<7)\n#define FCOE_KCQE_LINKED_WITH_NEXT_SHIFT 7\n};\n\n\n\n \nstruct fcoe_kwqe_header {\n\tu8 op_code;\n\tu8 flags;\n#define FCOE_KWQE_HEADER_RESERVED0 (0xF<<0)\n#define FCOE_KWQE_HEADER_RESERVED0_SHIFT 0\n#define FCOE_KWQE_HEADER_LAYER_CODE (0x7<<4)\n#define FCOE_KWQE_HEADER_LAYER_CODE_SHIFT 4\n#define FCOE_KWQE_HEADER_RESERVED1 (0x1<<7)\n#define FCOE_KWQE_HEADER_RESERVED1_SHIFT 7\n};\n\n \nstruct fcoe_kwqe_init1 {\n\t__le16 num_tasks;\n\tstruct fcoe_kwqe_header hdr;\n\t__le32 task_list_pbl_addr_lo;\n\t__le32 task_list_pbl_addr_hi;\n\t__le32 dummy_buffer_addr_lo;\n\t__le32 dummy_buffer_addr_hi;\n\t__le16 sq_num_wqes;\n\t__le16 rq_num_wqes;\n\t__le16 rq_buffer_log_size;\n\t__le16 cq_num_wqes;\n\t__le16 mtu;\n\tu8 num_sessions_log;\n\tu8 flags;\n#define FCOE_KWQE_INIT1_LOG_PAGE_SIZE (0xF<<0)\n#define FCOE_KWQE_INIT1_LOG_PAGE_SIZE_SHIFT 0\n#define FCOE_KWQE_INIT1_LOG_CACHED_PBES_PER_FUNC (0x7<<4)\n#define FCOE_KWQE_INIT1_LOG_CACHED_PBES_PER_FUNC_SHIFT 4\n#define FCOE_KWQE_INIT1_RESERVED1 (0x1<<7)\n#define FCOE_KWQE_INIT1_RESERVED1_SHIFT 7\n};\n\n \nstruct fcoe_kwqe_init2 {\n\tu8 hsi_major_version;\n\tu8 hsi_minor_version;\n\tstruct fcoe_kwqe_header hdr;\n\t__le32 hash_tbl_pbl_addr_lo;\n\t__le32 hash_tbl_pbl_addr_hi;\n\t__le32 t2_hash_tbl_addr_lo;\n\t__le32 t2_hash_tbl_addr_hi;\n\t__le32 t2_ptr_hash_tbl_addr_lo;\n\t__le32 t2_ptr_hash_tbl_addr_hi;\n\t__le32 free_list_count;\n};\n\n \nstruct fcoe_kwqe_init3 {\n\t__le16 reserved0;\n\tstruct fcoe_kwqe_header hdr;\n\t__le32 error_bit_map_lo;\n\t__le32 error_bit_map_hi;\n\tu8 perf_config;\n\tu8 reserved21[3];\n\t__le32 reserved2[4];\n};\n\n \nstruct fcoe_kwqe_conn_offload1 {\n\t__le16 fcoe_conn_id;\n\tstruct fcoe_kwqe_header hdr;\n\t__le32 sq_addr_lo;\n\t__le32 sq_addr_hi;\n\t__le32 rq_pbl_addr_lo;\n\t__le32 rq_pbl_addr_hi;\n\t__le32 rq_first_pbe_addr_lo;\n\t__le32 rq_first_pbe_addr_hi;\n\t__le16 rq_prod;\n\t__le16 reserved0;\n};\n\n \nstruct fcoe_kwqe_conn_offload2 {\n\t__le16 tx_max_fc_pay_len;\n\tstruct fcoe_kwqe_header hdr;\n\t__le32 cq_addr_lo;\n\t__le32 cq_addr_hi;\n\t__le32 xferq_addr_lo;\n\t__le32 xferq_addr_hi;\n\t__le32 conn_db_addr_lo;\n\t__le32 conn_db_addr_hi;\n\t__le32 reserved1;\n};\n\n \nstruct fcoe_kwqe_conn_offload3 {\n\t__le16 vlan_tag;\n#define FCOE_KWQE_CONN_OFFLOAD3_VLAN_ID (0xFFF<<0)\n#define FCOE_KWQE_CONN_OFFLOAD3_VLAN_ID_SHIFT 0\n#define FCOE_KWQE_CONN_OFFLOAD3_CFI (0x1<<12)\n#define FCOE_KWQE_CONN_OFFLOAD3_CFI_SHIFT 12\n#define FCOE_KWQE_CONN_OFFLOAD3_PRIORITY (0x7<<13)\n#define FCOE_KWQE_CONN_OFFLOAD3_PRIORITY_SHIFT 13\n\tstruct fcoe_kwqe_header hdr;\n\tu8 s_id[3];\n\tu8 tx_max_conc_seqs_c3;\n\tu8 d_id[3];\n\tu8 flags;\n#define FCOE_KWQE_CONN_OFFLOAD3_B_MUL_N_PORT_IDS (0x1<<0)\n#define FCOE_KWQE_CONN_OFFLOAD3_B_MUL_N_PORT_IDS_SHIFT 0\n#define FCOE_KWQE_CONN_OFFLOAD3_B_E_D_TOV_RES (0x1<<1)\n#define FCOE_KWQE_CONN_OFFLOAD3_B_E_D_TOV_RES_SHIFT 1\n#define FCOE_KWQE_CONN_OFFLOAD3_B_CONT_INCR_SEQ_CNT (0x1<<2)\n#define FCOE_KWQE_CONN_OFFLOAD3_B_CONT_INCR_SEQ_CNT_SHIFT 2\n#define FCOE_KWQE_CONN_OFFLOAD3_B_CONF_REQ (0x1<<3)\n#define FCOE_KWQE_CONN_OFFLOAD3_B_CONF_REQ_SHIFT 3\n#define FCOE_KWQE_CONN_OFFLOAD3_B_REC_VALID (0x1<<4)\n#define FCOE_KWQE_CONN_OFFLOAD3_B_REC_VALID_SHIFT 4\n#define FCOE_KWQE_CONN_OFFLOAD3_B_C2_VALID (0x1<<5)\n#define FCOE_KWQE_CONN_OFFLOAD3_B_C2_VALID_SHIFT 5\n#define FCOE_KWQE_CONN_OFFLOAD3_B_ACK_0 (0x1<<6)\n#define FCOE_KWQE_CONN_OFFLOAD3_B_ACK_0_SHIFT 6\n#define FCOE_KWQE_CONN_OFFLOAD3_B_VLAN_FLAG (0x1<<7)\n#define FCOE_KWQE_CONN_OFFLOAD3_B_VLAN_FLAG_SHIFT 7\n\t__le32 reserved;\n\t__le32 confq_first_pbe_addr_lo;\n\t__le32 confq_first_pbe_addr_hi;\n\t__le16 tx_total_conc_seqs;\n\t__le16 rx_max_fc_pay_len;\n\t__le16 rx_total_conc_seqs;\n\tu8 rx_max_conc_seqs_c3;\n\tu8 rx_open_seqs_exch_c3;\n};\n\n \nstruct fcoe_kwqe_conn_offload4 {\n\tu8 e_d_tov_timer_val;\n\tu8 reserved2;\n\tstruct fcoe_kwqe_header hdr;\n\tu8 src_mac_addr_lo[2];\n\tu8 src_mac_addr_mid[2];\n\tu8 src_mac_addr_hi[2];\n\tu8 dst_mac_addr_hi[2];\n\tu8 dst_mac_addr_lo[2];\n\tu8 dst_mac_addr_mid[2];\n\t__le32 lcq_addr_lo;\n\t__le32 lcq_addr_hi;\n\t__le32 confq_pbl_base_addr_lo;\n\t__le32 confq_pbl_base_addr_hi;\n};\n\n \nstruct fcoe_kwqe_conn_enable_disable {\n\t__le16 reserved0;\n\tstruct fcoe_kwqe_header hdr;\n\tu8 src_mac_addr_lo[2];\n\tu8 src_mac_addr_mid[2];\n\tu8 src_mac_addr_hi[2];\n\tu16 vlan_tag;\n#define FCOE_KWQE_CONN_ENABLE_DISABLE_VLAN_ID (0xFFF<<0)\n#define FCOE_KWQE_CONN_ENABLE_DISABLE_VLAN_ID_SHIFT 0\n#define FCOE_KWQE_CONN_ENABLE_DISABLE_CFI (0x1<<12)\n#define FCOE_KWQE_CONN_ENABLE_DISABLE_CFI_SHIFT 12\n#define FCOE_KWQE_CONN_ENABLE_DISABLE_PRIORITY (0x7<<13)\n#define FCOE_KWQE_CONN_ENABLE_DISABLE_PRIORITY_SHIFT 13\n\tu8 dst_mac_addr_lo[2];\n\tu8 dst_mac_addr_mid[2];\n\tu8 dst_mac_addr_hi[2];\n\t__le16 reserved1;\n\tu8 s_id[3];\n\tu8 vlan_flag;\n\tu8 d_id[3];\n\tu8 reserved3;\n\t__le32 context_id;\n\t__le32 conn_id;\n\t__le32 reserved4;\n};\n\n \nstruct fcoe_kwqe_conn_destroy {\n\t__le16 reserved0;\n\tstruct fcoe_kwqe_header hdr;\n\t__le32 context_id;\n\t__le32 conn_id;\n\t__le32 reserved1[5];\n};\n\n \nstruct fcoe_kwqe_destroy {\n\t__le16 reserved0;\n\tstruct fcoe_kwqe_header hdr;\n\t__le32 reserved1[7];\n};\n\n \nstruct fcoe_kwqe_stat {\n\t__le16 reserved0;\n\tstruct fcoe_kwqe_header hdr;\n\t__le32 stat_params_addr_lo;\n\t__le32 stat_params_addr_hi;\n\t__le32 reserved1[5];\n};\n\n \nunion fcoe_kwqe {\n\tstruct fcoe_kwqe_init1 init1;\n\tstruct fcoe_kwqe_init2 init2;\n\tstruct fcoe_kwqe_init3 init3;\n\tstruct fcoe_kwqe_conn_offload1 conn_offload1;\n\tstruct fcoe_kwqe_conn_offload2 conn_offload2;\n\tstruct fcoe_kwqe_conn_offload3 conn_offload3;\n\tstruct fcoe_kwqe_conn_offload4 conn_offload4;\n\tstruct fcoe_kwqe_conn_enable_disable conn_enable_disable;\n\tstruct fcoe_kwqe_conn_destroy conn_destroy;\n\tstruct fcoe_kwqe_destroy destroy;\n\tstruct fcoe_kwqe_stat statistics;\n};\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n \nunion fcoe_sgl_union_ctx {\n\tstruct fcoe_cached_sge_ctx cached_sge;\n\tstruct fcoe_ext_mul_sges_ctx sgl;\n\t__le32 opaque[5];\n};\n\n \nstruct fcoe_read_flow_info {\n\tunion fcoe_sgl_union_ctx sgl_ctx;\n\t__le32 rsrv0[3];\n};\n\n\n \nstruct fcoe_s_stat_ctx {\n\tu8 flags;\n#define FCOE_S_STAT_CTX_ACTIVE (0x1<<0)\n#define FCOE_S_STAT_CTX_ACTIVE_SHIFT 0\n#define FCOE_S_STAT_CTX_ACK_ABORT_SEQ_COND (0x1<<1)\n#define FCOE_S_STAT_CTX_ACK_ABORT_SEQ_COND_SHIFT 1\n#define FCOE_S_STAT_CTX_ABTS_PERFORMED (0x1<<2)\n#define FCOE_S_STAT_CTX_ABTS_PERFORMED_SHIFT 2\n#define FCOE_S_STAT_CTX_SEQ_TIMEOUT (0x1<<3)\n#define FCOE_S_STAT_CTX_SEQ_TIMEOUT_SHIFT 3\n#define FCOE_S_STAT_CTX_P_RJT (0x1<<4)\n#define FCOE_S_STAT_CTX_P_RJT_SHIFT 4\n#define FCOE_S_STAT_CTX_ACK_EOFT (0x1<<5)\n#define FCOE_S_STAT_CTX_ACK_EOFT_SHIFT 5\n#define FCOE_S_STAT_CTX_RSRV1 (0x3<<6)\n#define FCOE_S_STAT_CTX_RSRV1_SHIFT 6\n};\n\n \nstruct fcoe_rx_seq_ctx {\n\tu8 seq_id;\n\tstruct fcoe_s_stat_ctx s_stat;\n\t__le16 seq_cnt;\n\t__le32 low_exp_ro;\n\t__le32 high_exp_ro;\n};\n\n\n \nunion fcoe_rx_wr_union_ctx {\n\tstruct fcoe_read_flow_info read_info;\n\tunion fcoe_comp_flow_info comp_info;\n\t__le32 opaque[8];\n};\n\n\n\n \nstruct fcoe_sqe {\n\t__le16 wqe;\n#define FCOE_SQE_TASK_ID (0x7FFF<<0)\n#define FCOE_SQE_TASK_ID_SHIFT 0\n#define FCOE_SQE_TOGGLE_BIT (0x1<<15)\n#define FCOE_SQE_TOGGLE_BIT_SHIFT 15\n};\n\n\n\n \nstruct fcoe_tce_tx_only {\n\tunion fcoe_sgl_union_ctx sgl_ctx;\n\t__le32 rsrv0;\n};\n\n \nunion fcoe_tx_wr_rx_rd_union_ctx {\n\tstruct fcoe_fc_frame tx_frame;\n\tstruct fcoe_fcp_cmd_payload fcp_cmd;\n\tstruct fcoe_ext_cleanup_info cleanup;\n\tstruct fcoe_ext_abts_info abts;\n\tstruct fcoe_ext_fw_tx_seq_ctx tx_seq;\n\t__le32 opaque[8];\n};\n\n \nstruct fcoe_tce_tx_wr_rx_rd_const {\n\tu8 init_flags;\n#define FCOE_TCE_TX_WR_RX_RD_CONST_TASK_TYPE (0x7<<0)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_TASK_TYPE_SHIFT 0\n#define FCOE_TCE_TX_WR_RX_RD_CONST_DEV_TYPE (0x1<<3)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_DEV_TYPE_SHIFT 3\n#define FCOE_TCE_TX_WR_RX_RD_CONST_CLASS_TYPE (0x1<<4)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_CLASS_TYPE_SHIFT 4\n#define FCOE_TCE_TX_WR_RX_RD_CONST_CACHED_SGE (0x3<<5)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_CACHED_SGE_SHIFT 5\n#define FCOE_TCE_TX_WR_RX_RD_CONST_SUPPORT_REC_TOV (0x1<<7)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_SUPPORT_REC_TOV_SHIFT 7\n\tu8 tx_flags;\n#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_VALID (0x1<<0)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_VALID_SHIFT 0\n#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_STATE (0xF<<1)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_STATE_SHIFT 1\n#define FCOE_TCE_TX_WR_RX_RD_CONST_RSRV1 (0x1<<5)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_RSRV1_SHIFT 5\n#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_SEQ_INIT (0x1<<6)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_SEQ_INIT_SHIFT 6\n#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_COMP_TRNS (0x1<<7)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_COMP_TRNS_SHIFT 7\n\t__le16 rsrv3;\n\t__le32 verify_tx_seq;\n};\n\n \nstruct fcoe_tce_tx_wr_rx_rd {\n\tunion fcoe_tx_wr_rx_rd_union_ctx union_ctx;\n\tstruct fcoe_tce_tx_wr_rx_rd_const const_ctx;\n};\n\n \nstruct fcoe_tce_rx_wr_tx_rd_const {\n\t__le32 data_2_trns;\n\t__le32 init_flags;\n#define FCOE_TCE_RX_WR_TX_RD_CONST_CID (0xFFFFFF<<0)\n#define FCOE_TCE_RX_WR_TX_RD_CONST_CID_SHIFT 0\n#define FCOE_TCE_RX_WR_TX_RD_CONST_RSRV0 (0xFF<<24)\n#define FCOE_TCE_RX_WR_TX_RD_CONST_RSRV0_SHIFT 24\n};\n\n \nstruct fcoe_tce_rx_wr_tx_rd_var {\n\t__le16 rx_flags;\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RSRV1 (0xF<<0)\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RSRV1_SHIFT 0\n#define FCOE_TCE_RX_WR_TX_RD_VAR_NUM_RQ_WQE (0x7<<4)\n#define FCOE_TCE_RX_WR_TX_RD_VAR_NUM_RQ_WQE_SHIFT 4\n#define FCOE_TCE_RX_WR_TX_RD_VAR_CONF_REQ (0x1<<7)\n#define FCOE_TCE_RX_WR_TX_RD_VAR_CONF_REQ_SHIFT 7\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_STATE (0xF<<8)\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_STATE_SHIFT 8\n#define FCOE_TCE_RX_WR_TX_RD_VAR_EXP_FIRST_FRAME (0x1<<12)\n#define FCOE_TCE_RX_WR_TX_RD_VAR_EXP_FIRST_FRAME_SHIFT 12\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_SEQ_INIT (0x1<<13)\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_SEQ_INIT_SHIFT 13\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RSRV2 (0x1<<14)\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RSRV2_SHIFT 14\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_VALID (0x1<<15)\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_VALID_SHIFT 15\n\t__le16 rx_id;\n\tstruct fcoe_fcp_xfr_rdy_payload fcp_xfr_rdy;\n};\n\n \nstruct fcoe_tce_rx_wr_tx_rd {\n\tstruct fcoe_tce_rx_wr_tx_rd_const const_ctx;\n\tstruct fcoe_tce_rx_wr_tx_rd_var var_ctx;\n};\n\n \nstruct fcoe_tce_rx_only {\n\tstruct fcoe_rx_seq_ctx rx_seq_ctx;\n\tunion fcoe_rx_wr_union_ctx union_ctx;\n};\n\n \nstruct fcoe_task_ctx_entry {\n\tstruct fcoe_tce_tx_only txwr_only;\n\tstruct fcoe_tce_tx_wr_rx_rd txwr_rxrd;\n\tstruct fcoe_tce_rx_wr_tx_rd rxwr_txrd;\n\tstruct fcoe_tce_rx_only rxwr_only;\n};\n\n\n\n\n\n\n\n\n\n\n \nstruct fcoe_xfrqe {\n\t__le16 wqe;\n#define FCOE_XFRQE_TASK_ID (0x7FFF<<0)\n#define FCOE_XFRQE_TASK_ID_SHIFT 0\n#define FCOE_XFRQE_TOGGLE_BIT (0x1<<15)\n#define FCOE_XFRQE_TOGGLE_BIT_SHIFT 15\n};\n\n\n \nstruct common_fcoe_sgl {\n\tstruct fcoe_bd_ctx sge[3];\n};\n\n\n \nstruct fcoe_cached_wqe {\n\tstruct fcoe_sqe sqe;\n\tstruct fcoe_xfrqe xfrqe;\n};\n\n\n \nstruct fcoe_conn_enable_disable_ramrod_params {\n\tstruct fcoe_kwqe_conn_enable_disable enable_disable_kwqe;\n};\n\n\n \nstruct fcoe_conn_offload_ramrod_params {\n\tstruct fcoe_kwqe_conn_offload1 offload_kwqe1;\n\tstruct fcoe_kwqe_conn_offload2 offload_kwqe2;\n\tstruct fcoe_kwqe_conn_offload3 offload_kwqe3;\n\tstruct fcoe_kwqe_conn_offload4 offload_kwqe4;\n};\n\n\nstruct ustorm_fcoe_mng_ctx {\n#if defined(__BIG_ENDIAN)\n\tu8 mid_seq_proc_flag;\n\tu8 tce_in_cam_flag;\n\tu8 tce_on_ior_flag;\n\tu8 en_cached_tce_flag;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 en_cached_tce_flag;\n\tu8 tce_on_ior_flag;\n\tu8 tce_in_cam_flag;\n\tu8 mid_seq_proc_flag;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 tce_cam_addr;\n\tu8 cached_conn_flag;\n\tu16 rsrv0;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 rsrv0;\n\tu8 cached_conn_flag;\n\tu8 tce_cam_addr;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 dma_tce_ram_addr;\n\tu16 tce_ram_addr;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 tce_ram_addr;\n\tu16 dma_tce_ram_addr;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 ox_id;\n\tu16 wr_done_seq;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 wr_done_seq;\n\tu16 ox_id;\n#endif\n\tstruct regpair task_addr;\n};\n\n \nstruct ustorm_fcoe_params {\n#if defined(__BIG_ENDIAN)\n\tu16 fcoe_conn_id;\n\tu16 flags;\n#define USTORM_FCOE_PARAMS_B_MUL_N_PORT_IDS (0x1<<0)\n#define USTORM_FCOE_PARAMS_B_MUL_N_PORT_IDS_SHIFT 0\n#define USTORM_FCOE_PARAMS_B_E_D_TOV_RES (0x1<<1)\n#define USTORM_FCOE_PARAMS_B_E_D_TOV_RES_SHIFT 1\n#define USTORM_FCOE_PARAMS_B_CONT_INCR_SEQ_CNT (0x1<<2)\n#define USTORM_FCOE_PARAMS_B_CONT_INCR_SEQ_CNT_SHIFT 2\n#define USTORM_FCOE_PARAMS_B_CONF_REQ (0x1<<3)\n#define USTORM_FCOE_PARAMS_B_CONF_REQ_SHIFT 3\n#define USTORM_FCOE_PARAMS_B_REC_VALID (0x1<<4)\n#define USTORM_FCOE_PARAMS_B_REC_VALID_SHIFT 4\n#define USTORM_FCOE_PARAMS_B_CQ_TOGGLE_BIT (0x1<<5)\n#define USTORM_FCOE_PARAMS_B_CQ_TOGGLE_BIT_SHIFT 5\n#define USTORM_FCOE_PARAMS_B_XFRQ_TOGGLE_BIT (0x1<<6)\n#define USTORM_FCOE_PARAMS_B_XFRQ_TOGGLE_BIT_SHIFT 6\n#define USTORM_FCOE_PARAMS_RSRV0 (0x1FF<<7)\n#define USTORM_FCOE_PARAMS_RSRV0_SHIFT 7\n#elif defined(__LITTLE_ENDIAN)\n\tu16 flags;\n#define USTORM_FCOE_PARAMS_B_MUL_N_PORT_IDS (0x1<<0)\n#define USTORM_FCOE_PARAMS_B_MUL_N_PORT_IDS_SHIFT 0\n#define USTORM_FCOE_PARAMS_B_E_D_TOV_RES (0x1<<1)\n#define USTORM_FCOE_PARAMS_B_E_D_TOV_RES_SHIFT 1\n#define USTORM_FCOE_PARAMS_B_CONT_INCR_SEQ_CNT (0x1<<2)\n#define USTORM_FCOE_PARAMS_B_CONT_INCR_SEQ_CNT_SHIFT 2\n#define USTORM_FCOE_PARAMS_B_CONF_REQ (0x1<<3)\n#define USTORM_FCOE_PARAMS_B_CONF_REQ_SHIFT 3\n#define USTORM_FCOE_PARAMS_B_REC_VALID (0x1<<4)\n#define USTORM_FCOE_PARAMS_B_REC_VALID_SHIFT 4\n#define USTORM_FCOE_PARAMS_B_CQ_TOGGLE_BIT (0x1<<5)\n#define USTORM_FCOE_PARAMS_B_CQ_TOGGLE_BIT_SHIFT 5\n#define USTORM_FCOE_PARAMS_B_XFRQ_TOGGLE_BIT (0x1<<6)\n#define USTORM_FCOE_PARAMS_B_XFRQ_TOGGLE_BIT_SHIFT 6\n#define USTORM_FCOE_PARAMS_RSRV0 (0x1FF<<7)\n#define USTORM_FCOE_PARAMS_RSRV0_SHIFT 7\n\tu16 fcoe_conn_id;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 hc_csdm_byte_en;\n\tu8 func_id;\n\tu8 port_id;\n\tu8 vnic_id;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 vnic_id;\n\tu8 port_id;\n\tu8 func_id;\n\tu8 hc_csdm_byte_en;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 rx_total_conc_seqs;\n\tu16 rx_max_fc_pay_len;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 rx_max_fc_pay_len;\n\tu16 rx_total_conc_seqs;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 task_pbe_idx_off;\n\tu8 task_in_page_log_size;\n\tu16 rx_max_conc_seqs;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 rx_max_conc_seqs;\n\tu8 task_in_page_log_size;\n\tu8 task_pbe_idx_off;\n#endif\n};\n\n \nstruct fcoe_idx16_fields {\n\tu16 fields;\n#define FCOE_IDX16_FIELDS_IDX (0x7FFF<<0)\n#define FCOE_IDX16_FIELDS_IDX_SHIFT 0\n#define FCOE_IDX16_FIELDS_MSB (0x1<<15)\n#define FCOE_IDX16_FIELDS_MSB_SHIFT 15\n};\n\n \nunion fcoe_idx16_field_union {\n\tstruct fcoe_idx16_fields fields;\n\tu16 val;\n};\n\n \nstruct ustorm_fcoe_data_place_mng {\n#if defined(__BIG_ENDIAN)\n\tu16 sge_off;\n\tu8 num_sges;\n\tu8 sge_idx;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 sge_idx;\n\tu8 num_sges;\n\tu16 sge_off;\n#endif\n};\n\n \nstruct ustorm_fcoe_data_place {\n\tstruct ustorm_fcoe_data_place_mng cached_mng;\n\tstruct fcoe_bd_ctx cached_sge[2];\n};\n\n \nunion fcoe_u_tce_tx_wr_rx_rd_union {\n\tstruct fcoe_abts_info abts;\n\tstruct fcoe_cleanup_info cleanup;\n\tstruct fcoe_fw_tx_seq_ctx tx_seq_ctx;\n\tu32 opaque[2];\n};\n\n \nstruct fcoe_u_tce_tx_wr_rx_rd {\n\tunion fcoe_u_tce_tx_wr_rx_rd_union union_ctx;\n\tstruct fcoe_tce_tx_wr_rx_rd_const const_ctx;\n};\n\nstruct ustorm_fcoe_tce {\n\tstruct fcoe_u_tce_tx_wr_rx_rd txwr_rxrd;\n\tstruct fcoe_tce_rx_wr_tx_rd rxwr_txrd;\n\tstruct fcoe_tce_rx_only rxwr;\n};\n\nstruct ustorm_fcoe_cache_ctx {\n\tu32 rsrv0;\n\tstruct ustorm_fcoe_data_place data_place;\n\tstruct ustorm_fcoe_tce tce;\n};\n\n \nstruct ustorm_fcoe_st_context {\n\tstruct ustorm_fcoe_mng_ctx mng_ctx;\n\tstruct ustorm_fcoe_params fcoe_params;\n\tstruct regpair cq_base_addr;\n\tstruct regpair rq_pbl_base;\n\tstruct regpair rq_cur_page_addr;\n\tstruct regpair confq_pbl_base_addr;\n\tstruct regpair conn_db_base;\n\tstruct regpair xfrq_base_addr;\n\tstruct regpair lcq_base_addr;\n#if defined(__BIG_ENDIAN)\n\tunion fcoe_idx16_field_union rq_cons;\n\tunion fcoe_idx16_field_union rq_prod;\n#elif defined(__LITTLE_ENDIAN)\n\tunion fcoe_idx16_field_union rq_prod;\n\tunion fcoe_idx16_field_union rq_cons;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 xfrq_prod;\n\tu16 cq_cons;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 cq_cons;\n\tu16 xfrq_prod;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 lcq_cons;\n\tu16 hc_cram_address;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 hc_cram_address;\n\tu16 lcq_cons;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 sq_xfrq_lcq_confq_size;\n\tu16 confq_prod;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 confq_prod;\n\tu16 sq_xfrq_lcq_confq_size;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 hc_csdm_agg_int;\n\tu8 rsrv2;\n\tu8 available_rqes;\n\tu8 sp_q_flush_cnt;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 sp_q_flush_cnt;\n\tu8 available_rqes;\n\tu8 rsrv2;\n\tu8 hc_csdm_agg_int;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 num_pend_tasks;\n\tu16 pbf_ack_ram_addr;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 pbf_ack_ram_addr;\n\tu16 num_pend_tasks;\n#endif\n\tstruct ustorm_fcoe_cache_ctx cache_ctx;\n};\n\n \nstruct tstorm_fcoe_st_context {\n\tstruct regpair reserved0;\n\tstruct regpair reserved1;\n};\n\n \nstruct xstorm_fcoe_eth_context_section {\n#if defined(__BIG_ENDIAN)\n\tu8 remote_addr_4;\n\tu8 remote_addr_5;\n\tu8 local_addr_0;\n\tu8 local_addr_1;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 local_addr_1;\n\tu8 local_addr_0;\n\tu8 remote_addr_5;\n\tu8 remote_addr_4;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 remote_addr_0;\n\tu8 remote_addr_1;\n\tu8 remote_addr_2;\n\tu8 remote_addr_3;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 remote_addr_3;\n\tu8 remote_addr_2;\n\tu8 remote_addr_1;\n\tu8 remote_addr_0;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 reserved_vlan_type;\n\tu16 params;\n#define XSTORM_FCOE_ETH_CONTEXT_SECTION_VLAN_ID (0xFFF<<0)\n#define XSTORM_FCOE_ETH_CONTEXT_SECTION_VLAN_ID_SHIFT 0\n#define XSTORM_FCOE_ETH_CONTEXT_SECTION_CFI (0x1<<12)\n#define XSTORM_FCOE_ETH_CONTEXT_SECTION_CFI_SHIFT 12\n#define XSTORM_FCOE_ETH_CONTEXT_SECTION_PRIORITY (0x7<<13)\n#define XSTORM_FCOE_ETH_CONTEXT_SECTION_PRIORITY_SHIFT 13\n#elif defined(__LITTLE_ENDIAN)\n\tu16 params;\n#define XSTORM_FCOE_ETH_CONTEXT_SECTION_VLAN_ID (0xFFF<<0)\n#define XSTORM_FCOE_ETH_CONTEXT_SECTION_VLAN_ID_SHIFT 0\n#define XSTORM_FCOE_ETH_CONTEXT_SECTION_CFI (0x1<<12)\n#define XSTORM_FCOE_ETH_CONTEXT_SECTION_CFI_SHIFT 12\n#define XSTORM_FCOE_ETH_CONTEXT_SECTION_PRIORITY (0x7<<13)\n#define XSTORM_FCOE_ETH_CONTEXT_SECTION_PRIORITY_SHIFT 13\n\tu16 reserved_vlan_type;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 local_addr_2;\n\tu8 local_addr_3;\n\tu8 local_addr_4;\n\tu8 local_addr_5;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 local_addr_5;\n\tu8 local_addr_4;\n\tu8 local_addr_3;\n\tu8 local_addr_2;\n#endif\n};\n\n \nstruct xstorm_fcoe_context_flags {\n\tu8 flags;\n#define XSTORM_FCOE_CONTEXT_FLAGS_B_PROC_Q (0x3<<0)\n#define XSTORM_FCOE_CONTEXT_FLAGS_B_PROC_Q_SHIFT 0\n#define XSTORM_FCOE_CONTEXT_FLAGS_B_MID_SEQ (0x1<<2)\n#define XSTORM_FCOE_CONTEXT_FLAGS_B_MID_SEQ_SHIFT 2\n#define XSTORM_FCOE_CONTEXT_FLAGS_B_BLOCK_SQ (0x1<<3)\n#define XSTORM_FCOE_CONTEXT_FLAGS_B_BLOCK_SQ_SHIFT 3\n#define XSTORM_FCOE_CONTEXT_FLAGS_B_REC_SUPPORT (0x1<<4)\n#define XSTORM_FCOE_CONTEXT_FLAGS_B_REC_SUPPORT_SHIFT 4\n#define XSTORM_FCOE_CONTEXT_FLAGS_B_SQ_TOGGLE (0x1<<5)\n#define XSTORM_FCOE_CONTEXT_FLAGS_B_SQ_TOGGLE_SHIFT 5\n#define XSTORM_FCOE_CONTEXT_FLAGS_B_XFRQ_TOGGLE (0x1<<6)\n#define XSTORM_FCOE_CONTEXT_FLAGS_B_XFRQ_TOGGLE_SHIFT 6\n#define XSTORM_FCOE_CONTEXT_FLAGS_B_VNTAG_VLAN (0x1<<7)\n#define XSTORM_FCOE_CONTEXT_FLAGS_B_VNTAG_VLAN_SHIFT 7\n};\n\nstruct xstorm_fcoe_tce {\n\tstruct fcoe_tce_tx_only txwr;\n\tstruct fcoe_tce_tx_wr_rx_rd txwr_rxrd;\n};\n\n \nstruct xstorm_fcoe_fcp_data {\n\tu32 io_rem;\n#if defined(__BIG_ENDIAN)\n\tu16 cached_sge_off;\n\tu8 cached_num_sges;\n\tu8 cached_sge_idx;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 cached_sge_idx;\n\tu8 cached_num_sges;\n\tu16 cached_sge_off;\n#endif\n\tu32 buf_addr_hi_0;\n\tu32 buf_addr_lo_0;\n#if defined(__BIG_ENDIAN)\n\tu16 num_of_pending_tasks;\n\tu16 buf_len_0;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 buf_len_0;\n\tu16 num_of_pending_tasks;\n#endif\n\tu32 buf_addr_hi_1;\n\tu32 buf_addr_lo_1;\n#if defined(__BIG_ENDIAN)\n\tu16 task_pbe_idx_off;\n\tu16 buf_len_1;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 buf_len_1;\n\tu16 task_pbe_idx_off;\n#endif\n\tu32 buf_addr_hi_2;\n\tu32 buf_addr_lo_2;\n#if defined(__BIG_ENDIAN)\n\tu16 ox_id;\n\tu16 buf_len_2;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 buf_len_2;\n\tu16 ox_id;\n#endif\n};\n\n \nstruct xstorm_fcoe_vlan_conf {\n\tu8 vlan_conf;\n#define XSTORM_FCOE_VLAN_CONF_PRIORITY (0x7<<0)\n#define XSTORM_FCOE_VLAN_CONF_PRIORITY_SHIFT 0\n#define XSTORM_FCOE_VLAN_CONF_INNER_VLAN_FLAG (0x1<<3)\n#define XSTORM_FCOE_VLAN_CONF_INNER_VLAN_FLAG_SHIFT 3\n#define XSTORM_FCOE_VLAN_CONF_RESERVED (0xF<<4)\n#define XSTORM_FCOE_VLAN_CONF_RESERVED_SHIFT 4\n};\n\n \nstruct fcoe_vlan_fields {\n\tu16 fields;\n#define FCOE_VLAN_FIELDS_VID (0xFFF<<0)\n#define FCOE_VLAN_FIELDS_VID_SHIFT 0\n#define FCOE_VLAN_FIELDS_CLI (0x1<<12)\n#define FCOE_VLAN_FIELDS_CLI_SHIFT 12\n#define FCOE_VLAN_FIELDS_PRI (0x7<<13)\n#define FCOE_VLAN_FIELDS_PRI_SHIFT 13\n};\n\n \nunion fcoe_vlan_field_union {\n\tstruct fcoe_vlan_fields fields;\n\tu16 val;\n};\n\n \nunion fcoe_vlan_vif_field_union {\n\tunion fcoe_vlan_field_union vlan;\n\tu16 vif;\n};\n\n \nstruct xstorm_fcoe_context_section {\n#if defined(__BIG_ENDIAN)\n\tu8 cs_ctl;\n\tu8 s_id[3];\n#elif defined(__LITTLE_ENDIAN)\n\tu8 s_id[3];\n\tu8 cs_ctl;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 rctl;\n\tu8 d_id[3];\n#elif defined(__LITTLE_ENDIAN)\n\tu8 d_id[3];\n\tu8 rctl;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 sq_xfrq_lcq_confq_size;\n\tu16 tx_max_fc_pay_len;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 tx_max_fc_pay_len;\n\tu16 sq_xfrq_lcq_confq_size;\n#endif\n\tu32 lcq_prod;\n#if defined(__BIG_ENDIAN)\n\tu8 port_id;\n\tu8 func_id;\n\tu8 seq_id;\n\tstruct xstorm_fcoe_context_flags tx_flags;\n#elif defined(__LITTLE_ENDIAN)\n\tstruct xstorm_fcoe_context_flags tx_flags;\n\tu8 seq_id;\n\tu8 func_id;\n\tu8 port_id;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 mtu;\n\tu8 func_mode;\n\tu8 vnic_id;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 vnic_id;\n\tu8 func_mode;\n\tu16 mtu;\n#endif\n\tstruct regpair confq_curr_page_addr;\n\tstruct fcoe_cached_wqe cached_wqe[8];\n\tstruct regpair lcq_base_addr;\n\tstruct xstorm_fcoe_tce tce;\n\tstruct xstorm_fcoe_fcp_data fcp_data;\n#if defined(__BIG_ENDIAN)\n\tu8 tx_max_conc_seqs_c3;\n\tu8 vlan_flag;\n\tu8 dcb_val;\n\tu8 data_pb_cmd_size;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 data_pb_cmd_size;\n\tu8 dcb_val;\n\tu8 vlan_flag;\n\tu8 tx_max_conc_seqs_c3;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 fcoe_tx_stat_params_ram_addr;\n\tu16 fcoe_tx_fc_seq_ram_addr;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 fcoe_tx_fc_seq_ram_addr;\n\tu16 fcoe_tx_stat_params_ram_addr;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 fcp_cmd_line_credit;\n\tu8 eth_hdr_size;\n\tu16 pbf_addr;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 pbf_addr;\n\tu8 eth_hdr_size;\n\tu8 fcp_cmd_line_credit;\n#endif\n#if defined(__BIG_ENDIAN)\n\tunion fcoe_vlan_vif_field_union multi_func_val;\n\tu8 page_log_size;\n\tstruct xstorm_fcoe_vlan_conf orig_vlan_conf;\n#elif defined(__LITTLE_ENDIAN)\n\tstruct xstorm_fcoe_vlan_conf orig_vlan_conf;\n\tu8 page_log_size;\n\tunion fcoe_vlan_vif_field_union multi_func_val;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 fcp_cmd_frame_size;\n\tu16 pbf_addr_ff;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 pbf_addr_ff;\n\tu16 fcp_cmd_frame_size;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 vlan_num;\n\tu8 cos;\n\tu8 cache_xfrq_cons;\n\tu8 cache_sq_cons;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 cache_sq_cons;\n\tu8 cache_xfrq_cons;\n\tu8 cos;\n\tu8 vlan_num;\n#endif\n\tu32 verify_tx_seq;\n};\n\n \nstruct xstorm_fcoe_st_context {\n\tstruct xstorm_fcoe_eth_context_section eth;\n\tstruct xstorm_fcoe_context_section fcoe;\n};\n\n \nstruct fcoe_context {\n\tstruct ustorm_fcoe_st_context ustorm_st_context;\n\tstruct tstorm_fcoe_st_context tstorm_st_context;\n\tstruct xstorm_fcoe_ag_context xstorm_ag_context;\n\tstruct tstorm_fcoe_ag_context tstorm_ag_context;\n\tstruct ustorm_fcoe_ag_context ustorm_ag_context;\n\tstruct timers_block_context timers_context;\n\tstruct xstorm_fcoe_st_context xstorm_st_context;\n};\n\n \nstruct fcoe_init_ramrod_params {\n\tstruct fcoe_kwqe_init1 init_kwqe1;\n\tstruct fcoe_kwqe_init2 init_kwqe2;\n\tstruct fcoe_kwqe_init3 init_kwqe3;\n\tstruct regpair eq_pbl_base;\n\t__le32 eq_pbl_size;\n\t__le32 reserved2;\n\t__le16 eq_prod;\n\t__le16 sb_num;\n\tu8 sb_id;\n\tu8 reserved0;\n\t__le16 reserved1;\n};\n\n \nstruct fcoe_stat_ramrod_params {\n\tstruct fcoe_kwqe_stat stat_kwqe;\n};\n\n \nstruct iscsi_cq_db_prod_pnd_cmpltn_cnt {\n#if defined(__BIG_ENDIAN)\n\tu16 cntr;\n\tu16 prod;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 prod;\n\tu16 cntr;\n#endif\n};\n\n \nstruct iscsi_cq_db_prod_pnd_cmpltn_cnt_arr {\n\tstruct iscsi_cq_db_prod_pnd_cmpltn_cnt prod_pend_comp[8];\n};\n\n \nstruct iscsi_cq_db_sqn_2_notify_arr {\n\tu16 sqn[8];\n};\n\n \nstruct cstorm_iscsi_st_context {\n\tstruct iscsi_cq_db_prod_pnd_cmpltn_cnt_arr cq_c_prod_pend_comp_ctr_arr;\n\tstruct iscsi_cq_db_sqn_2_notify_arr cq_c_prod_sqn_arr;\n\tstruct iscsi_cq_db_sqn_2_notify_arr cq_c_sqn_2_notify_arr;\n\tstruct regpair hq_pbl_base;\n\tstruct regpair hq_curr_pbe;\n\tstruct regpair task_pbl_base;\n\tstruct regpair cq_db_base;\n#if defined(__BIG_ENDIAN)\n\tu16 hq_bd_itt;\n\tu16 iscsi_conn_id;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 iscsi_conn_id;\n\tu16 hq_bd_itt;\n#endif\n\tu32 hq_bd_data_segment_len;\n\tu32 hq_bd_buffer_offset;\n#if defined(__BIG_ENDIAN)\n\tu8 rsrv;\n\tu8 cq_proc_en_bit_map;\n\tu8 cq_pend_comp_itt_valid_bit_map;\n\tu8 hq_bd_opcode;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 hq_bd_opcode;\n\tu8 cq_pend_comp_itt_valid_bit_map;\n\tu8 cq_proc_en_bit_map;\n\tu8 rsrv;\n#endif\n\tu32 hq_tcp_seq;\n#if defined(__BIG_ENDIAN)\n\tu16 flags;\n#define CSTORM_ISCSI_ST_CONTEXT_DATA_DIGEST_EN (0x1<<0)\n#define CSTORM_ISCSI_ST_CONTEXT_DATA_DIGEST_EN_SHIFT 0\n#define CSTORM_ISCSI_ST_CONTEXT_HDR_DIGEST_EN (0x1<<1)\n#define CSTORM_ISCSI_ST_CONTEXT_HDR_DIGEST_EN_SHIFT 1\n#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_CTXT_VALID (0x1<<2)\n#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_CTXT_VALID_SHIFT 2\n#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_LCL_CMPLN_FLG (0x1<<3)\n#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_LCL_CMPLN_FLG_SHIFT 3\n#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_WRITE_TASK (0x1<<4)\n#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_WRITE_TASK_SHIFT 4\n#define CSTORM_ISCSI_ST_CONTEXT_CTRL_FLAGS_RSRV (0x7FF<<5)\n#define CSTORM_ISCSI_ST_CONTEXT_CTRL_FLAGS_RSRV_SHIFT 5\n\tu16 hq_cons;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 hq_cons;\n\tu16 flags;\n#define CSTORM_ISCSI_ST_CONTEXT_DATA_DIGEST_EN (0x1<<0)\n#define CSTORM_ISCSI_ST_CONTEXT_DATA_DIGEST_EN_SHIFT 0\n#define CSTORM_ISCSI_ST_CONTEXT_HDR_DIGEST_EN (0x1<<1)\n#define CSTORM_ISCSI_ST_CONTEXT_HDR_DIGEST_EN_SHIFT 1\n#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_CTXT_VALID (0x1<<2)\n#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_CTXT_VALID_SHIFT 2\n#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_LCL_CMPLN_FLG (0x1<<3)\n#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_LCL_CMPLN_FLG_SHIFT 3\n#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_WRITE_TASK (0x1<<4)\n#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_WRITE_TASK_SHIFT 4\n#define CSTORM_ISCSI_ST_CONTEXT_CTRL_FLAGS_RSRV (0x7FF<<5)\n#define CSTORM_ISCSI_ST_CONTEXT_CTRL_FLAGS_RSRV_SHIFT 5\n#endif\n\tstruct regpair rsrv1;\n};\n\n\n \nstruct iscsi_cmd_pdu_hdr_little_endian {\n#if defined(__BIG_ENDIAN)\n\tu8 opcode;\n\tu8 op_attr;\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_ATTRIBUTES (0x7<<0)\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_ATTRIBUTES_SHIFT 0\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_RSRV1 (0x3<<3)\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_RSRV1_SHIFT 3\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_WRITE_FLAG (0x1<<5)\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_WRITE_FLAG_SHIFT 5\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_READ_FLAG (0x1<<6)\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_READ_FLAG_SHIFT 6\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_FINAL_FLAG (0x1<<7)\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_FINAL_FLAG_SHIFT 7\n\tu16 rsrv0;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 rsrv0;\n\tu8 op_attr;\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_ATTRIBUTES (0x7<<0)\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_ATTRIBUTES_SHIFT 0\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_RSRV1 (0x3<<3)\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_RSRV1_SHIFT 3\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_WRITE_FLAG (0x1<<5)\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_WRITE_FLAG_SHIFT 5\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_READ_FLAG (0x1<<6)\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_READ_FLAG_SHIFT 6\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_FINAL_FLAG (0x1<<7)\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_FINAL_FLAG_SHIFT 7\n\tu8 opcode;\n#endif\n\tu32 data_fields;\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH (0xFFFFFF<<0)\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH_SHIFT 0\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH (0xFF<<24)\n#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH_SHIFT 24\n\tstruct regpair lun;\n\tu32 itt;\n\tu32 expected_data_transfer_length;\n\tu32 cmd_sn;\n\tu32 exp_stat_sn;\n\tu32 scsi_command_block[4];\n};\n\n\n \nstruct iscsi_conn_buf {\n\tstruct regpair reserved[8];\n};\n\n\n \nstruct ustorm_iscsi_rq_db {\n\tstruct regpair pbl_base;\n\tstruct regpair curr_pbe;\n};\n\n \nstruct ustorm_iscsi_r2tq_db {\n\tstruct regpair pbl_base;\n\tstruct regpair curr_pbe;\n};\n\n \nstruct ustorm_iscsi_cq_db {\n#if defined(__BIG_ENDIAN)\n\tu16 cq_sn;\n\tu16 prod;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 prod;\n\tu16 cq_sn;\n#endif\n\tstruct regpair curr_pbe;\n};\n\n \nstruct rings_db {\n\tstruct ustorm_iscsi_rq_db rq;\n\tstruct ustorm_iscsi_r2tq_db r2tq;\n\tstruct ustorm_iscsi_cq_db cq[8];\n#if defined(__BIG_ENDIAN)\n\tu16 rq_prod;\n\tu16 r2tq_prod;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 r2tq_prod;\n\tu16 rq_prod;\n#endif\n\tstruct regpair cq_pbl_base;\n};\n\n \nstruct ustorm_iscsi_placement_db {\n\tu32 sgl_base_lo;\n\tu32 sgl_base_hi;\n\tu32 local_sge_0_address_hi;\n\tu32 local_sge_0_address_lo;\n#if defined(__BIG_ENDIAN)\n\tu16 curr_sge_offset;\n\tu16 local_sge_0_size;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 local_sge_0_size;\n\tu16 curr_sge_offset;\n#endif\n\tu32 local_sge_1_address_hi;\n\tu32 local_sge_1_address_lo;\n#if defined(__BIG_ENDIAN)\n\tu8 exp_padding_2b;\n\tu8 nal_len_3b;\n\tu16 local_sge_1_size;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 local_sge_1_size;\n\tu8 nal_len_3b;\n\tu8 exp_padding_2b;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 sgl_size;\n\tu8 local_sge_index_2b;\n\tu16 reserved7;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 reserved7;\n\tu8 local_sge_index_2b;\n\tu8 sgl_size;\n#endif\n\tu32 rem_pdu;\n\tu32 place_db_bitfield_1;\n#define USTORM_ISCSI_PLACEMENT_DB_REM_PDU_PAYLOAD (0xFFFFFF<<0)\n#define USTORM_ISCSI_PLACEMENT_DB_REM_PDU_PAYLOAD_SHIFT 0\n#define USTORM_ISCSI_PLACEMENT_DB_CQ_ID (0xFF<<24)\n#define USTORM_ISCSI_PLACEMENT_DB_CQ_ID_SHIFT 24\n\tu32 place_db_bitfield_2;\n#define USTORM_ISCSI_PLACEMENT_DB_BYTES_2_TRUNCATE (0xFFFFFF<<0)\n#define USTORM_ISCSI_PLACEMENT_DB_BYTES_2_TRUNCATE_SHIFT 0\n#define USTORM_ISCSI_PLACEMENT_DB_HOST_SGE_INDEX (0xFF<<24)\n#define USTORM_ISCSI_PLACEMENT_DB_HOST_SGE_INDEX_SHIFT 24\n\tu32 nal;\n#define USTORM_ISCSI_PLACEMENT_DB_REM_SGE_SIZE (0xFFFFFF<<0)\n#define USTORM_ISCSI_PLACEMENT_DB_REM_SGE_SIZE_SHIFT 0\n#define USTORM_ISCSI_PLACEMENT_DB_EXP_DIGEST_3B (0xFF<<24)\n#define USTORM_ISCSI_PLACEMENT_DB_EXP_DIGEST_3B_SHIFT 24\n};\n\n \nstruct ustorm_iscsi_st_context {\n\tu32 exp_stat_sn;\n\tu32 exp_data_sn;\n\tstruct rings_db ring;\n\tstruct regpair task_pbl_base;\n\tstruct regpair tce_phy_addr;\n\tstruct ustorm_iscsi_placement_db place_db;\n\tu32 reserved8;\n\tu32 rem_rcv_len;\n#if defined(__BIG_ENDIAN)\n\tu16 hdr_itt;\n\tu16 iscsi_conn_id;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 iscsi_conn_id;\n\tu16 hdr_itt;\n#endif\n\tu32 nal_bytes;\n#if defined(__BIG_ENDIAN)\n\tu8 hdr_second_byte_union;\n\tu8 bitfield_0;\n#define USTORM_ISCSI_ST_CONTEXT_BMIDDLEOFPDU (0x1<<0)\n#define USTORM_ISCSI_ST_CONTEXT_BMIDDLEOFPDU_SHIFT 0\n#define USTORM_ISCSI_ST_CONTEXT_BFENCECQE (0x1<<1)\n#define USTORM_ISCSI_ST_CONTEXT_BFENCECQE_SHIFT 1\n#define USTORM_ISCSI_ST_CONTEXT_BRESETCRC (0x1<<2)\n#define USTORM_ISCSI_ST_CONTEXT_BRESETCRC_SHIFT 2\n#define USTORM_ISCSI_ST_CONTEXT_RESERVED1 (0x1F<<3)\n#define USTORM_ISCSI_ST_CONTEXT_RESERVED1_SHIFT 3\n\tu8 task_pdu_cache_index;\n\tu8 task_pbe_cache_index;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 task_pbe_cache_index;\n\tu8 task_pdu_cache_index;\n\tu8 bitfield_0;\n#define USTORM_ISCSI_ST_CONTEXT_BMIDDLEOFPDU (0x1<<0)\n#define USTORM_ISCSI_ST_CONTEXT_BMIDDLEOFPDU_SHIFT 0\n#define USTORM_ISCSI_ST_CONTEXT_BFENCECQE (0x1<<1)\n#define USTORM_ISCSI_ST_CONTEXT_BFENCECQE_SHIFT 1\n#define USTORM_ISCSI_ST_CONTEXT_BRESETCRC (0x1<<2)\n#define USTORM_ISCSI_ST_CONTEXT_BRESETCRC_SHIFT 2\n#define USTORM_ISCSI_ST_CONTEXT_RESERVED1 (0x1F<<3)\n#define USTORM_ISCSI_ST_CONTEXT_RESERVED1_SHIFT 3\n\tu8 hdr_second_byte_union;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 reserved3;\n\tu8 reserved2;\n\tu8 acDecrement;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 acDecrement;\n\tu8 reserved2;\n\tu16 reserved3;\n#endif\n\tu32 task_stat;\n#if defined(__BIG_ENDIAN)\n\tu8 hdr_opcode;\n\tu8 num_cqs;\n\tu16 reserved5;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 reserved5;\n\tu8 num_cqs;\n\tu8 hdr_opcode;\n#endif\n\tu32 negotiated_rx;\n#define USTORM_ISCSI_ST_CONTEXT_MAX_RECV_PDU_LENGTH (0xFFFFFF<<0)\n#define USTORM_ISCSI_ST_CONTEXT_MAX_RECV_PDU_LENGTH_SHIFT 0\n#define USTORM_ISCSI_ST_CONTEXT_MAX_OUTSTANDING_R2TS (0xFF<<24)\n#define USTORM_ISCSI_ST_CONTEXT_MAX_OUTSTANDING_R2TS_SHIFT 24\n\tu32 negotiated_rx_and_flags;\n#define USTORM_ISCSI_ST_CONTEXT_MAX_BURST_LENGTH (0xFFFFFF<<0)\n#define USTORM_ISCSI_ST_CONTEXT_MAX_BURST_LENGTH_SHIFT 0\n#define USTORM_ISCSI_ST_CONTEXT_B_CQE_POSTED_OR_HEADER_CACHED (0x1<<24)\n#define USTORM_ISCSI_ST_CONTEXT_B_CQE_POSTED_OR_HEADER_CACHED_SHIFT 24\n#define USTORM_ISCSI_ST_CONTEXT_B_HDR_DIGEST_EN (0x1<<25)\n#define USTORM_ISCSI_ST_CONTEXT_B_HDR_DIGEST_EN_SHIFT 25\n#define USTORM_ISCSI_ST_CONTEXT_B_DATA_DIGEST_EN (0x1<<26)\n#define USTORM_ISCSI_ST_CONTEXT_B_DATA_DIGEST_EN_SHIFT 26\n#define USTORM_ISCSI_ST_CONTEXT_B_PROTOCOL_ERROR (0x1<<27)\n#define USTORM_ISCSI_ST_CONTEXT_B_PROTOCOL_ERROR_SHIFT 27\n#define USTORM_ISCSI_ST_CONTEXT_B_TASK_VALID (0x1<<28)\n#define USTORM_ISCSI_ST_CONTEXT_B_TASK_VALID_SHIFT 28\n#define USTORM_ISCSI_ST_CONTEXT_TASK_TYPE (0x3<<29)\n#define USTORM_ISCSI_ST_CONTEXT_TASK_TYPE_SHIFT 29\n#define USTORM_ISCSI_ST_CONTEXT_B_ALL_DATA_ACKED (0x1<<31)\n#define USTORM_ISCSI_ST_CONTEXT_B_ALL_DATA_ACKED_SHIFT 31\n};\n\n \nstruct tstorm_tcp_st_context_section {\n\tu32 flags1;\n#define TSTORM_TCP_ST_CONTEXT_SECTION_RTT_SRTT (0xFFFFFF<<0)\n#define TSTORM_TCP_ST_CONTEXT_SECTION_RTT_SRTT_SHIFT 0\n#define TSTORM_TCP_ST_CONTEXT_SECTION_PAWS_INVALID (0x1<<24)\n#define TSTORM_TCP_ST_CONTEXT_SECTION_PAWS_INVALID_SHIFT 24\n#define TSTORM_TCP_ST_CONTEXT_SECTION_TIMESTAMP_EXISTS (0x1<<25)\n#define TSTORM_TCP_ST_CONTEXT_SECTION_TIMESTAMP_EXISTS_SHIFT 25\n#define TSTORM_TCP_ST_CONTEXT_SECTION_RESERVED0 (0x1<<26)\n#define TSTORM_TCP_ST_CONTEXT_SECTION_RESERVED0_SHIFT 26\n#define TSTORM_TCP_ST_CONTEXT_SECTION_STOP_RX_PAYLOAD (0x1<<27)\n#define TSTORM_TCP_ST_CONTEXT_SECTION_STOP_RX_PAYLOAD_SHIFT 27\n#define TSTORM_TCP_ST_CONTEXT_SECTION_KA_ENABLED (0x1<<28)\n#define TSTORM_TCP_ST_CONTEXT_SECTION_KA_ENABLED_SHIFT 28\n#define TSTORM_TCP_ST_CONTEXT_SECTION_FIRST_RTO_ESTIMATE (0x1<<29)\n#define TSTORM_TCP_ST_CONTEXT_SECTION_FIRST_RTO_ESTIMATE_SHIFT 29\n#define TSTORM_TCP_ST_CONTEXT_SECTION_MAX_SEG_RETRANSMIT_EN (0x1<<30)\n#define TSTORM_TCP_ST_CONTEXT_SECTION_MAX_SEG_RETRANSMIT_EN_SHIFT 30\n#define TSTORM_TCP_ST_CONTEXT_SECTION_LAST_ISLE_HAS_FIN (0x1<<31)\n#define TSTORM_TCP_ST_CONTEXT_SECTION_LAST_ISLE_HAS_FIN_SHIFT 31\n\tu32 flags2;\n#define TSTORM_TCP_ST_CONTEXT_SECTION_RTT_VARIATION (0xFFFFFF<<0)\n#define TSTORM_TCP_ST_CONTEXT_SECTION_RTT_VARIATION_SHIFT 0\n#define TSTORM_TCP_ST_CONTEXT_SECTION_DA_EN (0x1<<24)\n#define TSTORM_TCP_ST_CONTEXT_SECTION_DA_EN_SHIFT 24\n#define TSTORM_TCP_ST_CONTEXT_SECTION_DA_COUNTER_EN (0x1<<25)\n#define TSTORM_TCP_ST_CONTEXT_SECTION_DA_COUNTER_EN_SHIFT 25\n#define __TSTORM_TCP_ST_CONTEXT_SECTION_KA_PROBE_SENT (0x1<<26)\n#define __TSTORM_TCP_ST_CONTEXT_SECTION_KA_PROBE_SENT_SHIFT 26\n#define __TSTORM_TCP_ST_CONTEXT_SECTION_PERSIST_PROBE_SENT (0x1<<27)\n#define __TSTORM_TCP_ST_CONTEXT_SECTION_PERSIST_PROBE_SENT_SHIFT 27\n#define TSTORM_TCP_ST_CONTEXT_SECTION_UPDATE_L2_STATSTICS (0x1<<28)\n#define TSTORM_TCP_ST_CONTEXT_SECTION_UPDATE_L2_STATSTICS_SHIFT 28\n#define TSTORM_TCP_ST_CONTEXT_SECTION_UPDATE_L4_STATSTICS (0x1<<29)\n#define TSTORM_TCP_ST_CONTEXT_SECTION_UPDATE_L4_STATSTICS_SHIFT 29\n#define __TSTORM_TCP_ST_CONTEXT_SECTION_IN_WINDOW_RST_ATTACK (0x1<<30)\n#define __TSTORM_TCP_ST_CONTEXT_SECTION_IN_WINDOW_RST_ATTACK_SHIFT 30\n#define __TSTORM_TCP_ST_CONTEXT_SECTION_IN_WINDOW_SYN_ATTACK (0x1<<31)\n#define __TSTORM_TCP_ST_CONTEXT_SECTION_IN_WINDOW_SYN_ATTACK_SHIFT 31\n#if defined(__BIG_ENDIAN)\n\tu16 mss;\n\tu8 tcp_sm_state;\n\tu8 rto_exp;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 rto_exp;\n\tu8 tcp_sm_state;\n\tu16 mss;\n#endif\n\tu32 rcv_nxt;\n\tu32 timestamp_recent;\n\tu32 timestamp_recent_time;\n\tu32 cwnd;\n\tu32 ss_thresh;\n\tu32 cwnd_accum;\n\tu32 prev_seg_seq;\n\tu32 expected_rel_seq;\n\tu32 recover;\n#if defined(__BIG_ENDIAN)\n\tu8 retransmit_count;\n\tu8 ka_max_probe_count;\n\tu8 persist_probe_count;\n\tu8 ka_probe_count;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 ka_probe_count;\n\tu8 persist_probe_count;\n\tu8 ka_max_probe_count;\n\tu8 retransmit_count;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 statistics_counter_id;\n\tu8 ooo_support_mode;\n\tu8 snd_wnd_scale;\n\tu8 dup_ack_count;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 dup_ack_count;\n\tu8 snd_wnd_scale;\n\tu8 ooo_support_mode;\n\tu8 statistics_counter_id;\n#endif\n\tu32 retransmit_start_time;\n\tu32 ka_timeout;\n\tu32 ka_interval;\n\tu32 isle_start_seq;\n\tu32 isle_end_seq;\n#if defined(__BIG_ENDIAN)\n\tu16 second_isle_address;\n\tu16 recent_seg_wnd;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 recent_seg_wnd;\n\tu16 second_isle_address;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 max_isles_ever_happened;\n\tu8 isles_number;\n\tu16 last_isle_address;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 last_isle_address;\n\tu8 isles_number;\n\tu8 max_isles_ever_happened;\n#endif\n\tu32 max_rt_time;\n#if defined(__BIG_ENDIAN)\n\tu16 lsb_mac_address;\n\tu16 vlan_id;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 vlan_id;\n\tu16 lsb_mac_address;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 msb_mac_address;\n\tu16 mid_mac_address;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 mid_mac_address;\n\tu16 msb_mac_address;\n#endif\n\tu32 rightmost_received_seq;\n};\n\n \nstruct iscsi_term_vars {\n\tu8 BitMap;\n#define ISCSI_TERM_VARS_TCP_STATE (0xF<<0)\n#define ISCSI_TERM_VARS_TCP_STATE_SHIFT 0\n#define ISCSI_TERM_VARS_FIN_RECEIVED_SBIT (0x1<<4)\n#define ISCSI_TERM_VARS_FIN_RECEIVED_SBIT_SHIFT 4\n#define ISCSI_TERM_VARS_ACK_ON_FIN_RECEIVED_SBIT (0x1<<5)\n#define ISCSI_TERM_VARS_ACK_ON_FIN_RECEIVED_SBIT_SHIFT 5\n#define ISCSI_TERM_VARS_TERM_ON_CHIP (0x1<<6)\n#define ISCSI_TERM_VARS_TERM_ON_CHIP_SHIFT 6\n#define ISCSI_TERM_VARS_RSRV (0x1<<7)\n#define ISCSI_TERM_VARS_RSRV_SHIFT 7\n};\n\n \nstruct tstorm_iscsi_st_context_section {\n\tu32 nalPayload;\n\tu32 b2nh;\n#if defined(__BIG_ENDIAN)\n\tu16 rq_cons;\n\tu8 flags;\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_HDR_DIGEST_EN (0x1<<0)\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_HDR_DIGEST_EN_SHIFT 0\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DATA_DIGEST_EN (0x1<<1)\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DATA_DIGEST_EN_SHIFT 1\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_PARTIAL_HEADER (0x1<<2)\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_PARTIAL_HEADER_SHIFT 2\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_FULL_FEATURE (0x1<<3)\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_FULL_FEATURE_SHIFT 3\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DROP_ALL_PDUS (0x1<<4)\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DROP_ALL_PDUS_SHIFT 4\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_NALLEN (0x3<<5)\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_NALLEN_SHIFT 5\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_RSRV0 (0x1<<7)\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_RSRV0_SHIFT 7\n\tu8 hdr_bytes_2_fetch;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 hdr_bytes_2_fetch;\n\tu8 flags;\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_HDR_DIGEST_EN (0x1<<0)\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_HDR_DIGEST_EN_SHIFT 0\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DATA_DIGEST_EN (0x1<<1)\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DATA_DIGEST_EN_SHIFT 1\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_PARTIAL_HEADER (0x1<<2)\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_PARTIAL_HEADER_SHIFT 2\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_FULL_FEATURE (0x1<<3)\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_FULL_FEATURE_SHIFT 3\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DROP_ALL_PDUS (0x1<<4)\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DROP_ALL_PDUS_SHIFT 4\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_NALLEN (0x3<<5)\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_NALLEN_SHIFT 5\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_RSRV0 (0x1<<7)\n#define TSTORM_ISCSI_ST_CONTEXT_SECTION_RSRV0_SHIFT 7\n\tu16 rq_cons;\n#endif\n\tstruct regpair rq_db_phy_addr;\n#if defined(__BIG_ENDIAN)\n\tstruct iscsi_term_vars term_vars;\n\tu8 rsrv1;\n\tu16 iscsi_conn_id;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 iscsi_conn_id;\n\tu8 rsrv1;\n\tstruct iscsi_term_vars term_vars;\n#endif\n\tu32 process_nxt;\n};\n\n \nstruct tstorm_iscsi_st_context {\n\tstruct tstorm_tcp_st_context_section tcp;\n\tstruct tstorm_iscsi_st_context_section iscsi;\n};\n\n \nstruct xstorm_eth_context_section {\n#if defined(__BIG_ENDIAN)\n\tu8 remote_addr_4;\n\tu8 remote_addr_5;\n\tu8 local_addr_0;\n\tu8 local_addr_1;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 local_addr_1;\n\tu8 local_addr_0;\n\tu8 remote_addr_5;\n\tu8 remote_addr_4;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 remote_addr_0;\n\tu8 remote_addr_1;\n\tu8 remote_addr_2;\n\tu8 remote_addr_3;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 remote_addr_3;\n\tu8 remote_addr_2;\n\tu8 remote_addr_1;\n\tu8 remote_addr_0;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 reserved_vlan_type;\n\tu16 vlan_params;\n#define XSTORM_ETH_CONTEXT_SECTION_VLAN_ID (0xFFF<<0)\n#define XSTORM_ETH_CONTEXT_SECTION_VLAN_ID_SHIFT 0\n#define XSTORM_ETH_CONTEXT_SECTION_CFI (0x1<<12)\n#define XSTORM_ETH_CONTEXT_SECTION_CFI_SHIFT 12\n#define XSTORM_ETH_CONTEXT_SECTION_PRIORITY (0x7<<13)\n#define XSTORM_ETH_CONTEXT_SECTION_PRIORITY_SHIFT 13\n#elif defined(__LITTLE_ENDIAN)\n\tu16 vlan_params;\n#define XSTORM_ETH_CONTEXT_SECTION_VLAN_ID (0xFFF<<0)\n#define XSTORM_ETH_CONTEXT_SECTION_VLAN_ID_SHIFT 0\n#define XSTORM_ETH_CONTEXT_SECTION_CFI (0x1<<12)\n#define XSTORM_ETH_CONTEXT_SECTION_CFI_SHIFT 12\n#define XSTORM_ETH_CONTEXT_SECTION_PRIORITY (0x7<<13)\n#define XSTORM_ETH_CONTEXT_SECTION_PRIORITY_SHIFT 13\n\tu16 reserved_vlan_type;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 local_addr_2;\n\tu8 local_addr_3;\n\tu8 local_addr_4;\n\tu8 local_addr_5;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 local_addr_5;\n\tu8 local_addr_4;\n\tu8 local_addr_3;\n\tu8 local_addr_2;\n#endif\n};\n\n \nstruct xstorm_ip_v4_context_section {\n#if defined(__BIG_ENDIAN)\n\tu16 __pbf_hdr_cmd_rsvd_id;\n\tu16 __pbf_hdr_cmd_rsvd_flags_offset;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __pbf_hdr_cmd_rsvd_flags_offset;\n\tu16 __pbf_hdr_cmd_rsvd_id;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 __pbf_hdr_cmd_rsvd_ver_ihl;\n\tu8 tos;\n\tu16 __pbf_hdr_cmd_rsvd_length;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __pbf_hdr_cmd_rsvd_length;\n\tu8 tos;\n\tu8 __pbf_hdr_cmd_rsvd_ver_ihl;\n#endif\n\tu32 ip_local_addr;\n#if defined(__BIG_ENDIAN)\n\tu8 ttl;\n\tu8 __pbf_hdr_cmd_rsvd_protocol;\n\tu16 __pbf_hdr_cmd_rsvd_csum;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __pbf_hdr_cmd_rsvd_csum;\n\tu8 __pbf_hdr_cmd_rsvd_protocol;\n\tu8 ttl;\n#endif\n\tu32 __pbf_hdr_cmd_rsvd_1;\n\tu32 ip_remote_addr;\n};\n\n \nstruct xstorm_padded_ip_v4_context_section {\n\tstruct xstorm_ip_v4_context_section ip_v4;\n\tu32 reserved1[4];\n};\n\n \nstruct xstorm_ip_v6_context_section {\n#if defined(__BIG_ENDIAN)\n\tu16 pbf_hdr_cmd_rsvd_payload_len;\n\tu8 pbf_hdr_cmd_rsvd_nxt_hdr;\n\tu8 hop_limit;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 hop_limit;\n\tu8 pbf_hdr_cmd_rsvd_nxt_hdr;\n\tu16 pbf_hdr_cmd_rsvd_payload_len;\n#endif\n\tu32 priority_flow_label;\n#define XSTORM_IP_V6_CONTEXT_SECTION_FLOW_LABEL (0xFFFFF<<0)\n#define XSTORM_IP_V6_CONTEXT_SECTION_FLOW_LABEL_SHIFT 0\n#define XSTORM_IP_V6_CONTEXT_SECTION_TRAFFIC_CLASS (0xFF<<20)\n#define XSTORM_IP_V6_CONTEXT_SECTION_TRAFFIC_CLASS_SHIFT 20\n#define XSTORM_IP_V6_CONTEXT_SECTION_PBF_HDR_CMD_RSVD_VER (0xF<<28)\n#define XSTORM_IP_V6_CONTEXT_SECTION_PBF_HDR_CMD_RSVD_VER_SHIFT 28\n\tu32 ip_local_addr_lo_hi;\n\tu32 ip_local_addr_lo_lo;\n\tu32 ip_local_addr_hi_hi;\n\tu32 ip_local_addr_hi_lo;\n\tu32 ip_remote_addr_lo_hi;\n\tu32 ip_remote_addr_lo_lo;\n\tu32 ip_remote_addr_hi_hi;\n\tu32 ip_remote_addr_hi_lo;\n};\n\nunion xstorm_ip_context_section_types {\n\tstruct xstorm_padded_ip_v4_context_section padded_ip_v4;\n\tstruct xstorm_ip_v6_context_section ip_v6;\n};\n\n \nstruct xstorm_tcp_context_section {\n\tu32 snd_max;\n#if defined(__BIG_ENDIAN)\n\tu16 remote_port;\n\tu16 local_port;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 local_port;\n\tu16 remote_port;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu8 original_nagle_1b;\n\tu8 ts_enabled;\n\tu16 tcp_params;\n#define XSTORM_TCP_CONTEXT_SECTION_TOTAL_HEADER_SIZE (0xFF<<0)\n#define XSTORM_TCP_CONTEXT_SECTION_TOTAL_HEADER_SIZE_SHIFT 0\n#define __XSTORM_TCP_CONTEXT_SECTION_ECT_BIT (0x1<<8)\n#define __XSTORM_TCP_CONTEXT_SECTION_ECT_BIT_SHIFT 8\n#define __XSTORM_TCP_CONTEXT_SECTION_ECN_ENABLED (0x1<<9)\n#define __XSTORM_TCP_CONTEXT_SECTION_ECN_ENABLED_SHIFT 9\n#define XSTORM_TCP_CONTEXT_SECTION_SACK_ENABLED (0x1<<10)\n#define XSTORM_TCP_CONTEXT_SECTION_SACK_ENABLED_SHIFT 10\n#define XSTORM_TCP_CONTEXT_SECTION_SMALL_WIN_ADV (0x1<<11)\n#define XSTORM_TCP_CONTEXT_SECTION_SMALL_WIN_ADV_SHIFT 11\n#define XSTORM_TCP_CONTEXT_SECTION_FIN_SENT_FLAG (0x1<<12)\n#define XSTORM_TCP_CONTEXT_SECTION_FIN_SENT_FLAG_SHIFT 12\n#define XSTORM_TCP_CONTEXT_SECTION_WINDOW_SATURATED (0x1<<13)\n#define XSTORM_TCP_CONTEXT_SECTION_WINDOW_SATURATED_SHIFT 13\n#define XSTORM_TCP_CONTEXT_SECTION_SLOWPATH_QUEUES_FLUSH_COUNTER (0x3<<14)\n#define XSTORM_TCP_CONTEXT_SECTION_SLOWPATH_QUEUES_FLUSH_COUNTER_SHIFT 14\n#elif defined(__LITTLE_ENDIAN)\n\tu16 tcp_params;\n#define XSTORM_TCP_CONTEXT_SECTION_TOTAL_HEADER_SIZE (0xFF<<0)\n#define XSTORM_TCP_CONTEXT_SECTION_TOTAL_HEADER_SIZE_SHIFT 0\n#define __XSTORM_TCP_CONTEXT_SECTION_ECT_BIT (0x1<<8)\n#define __XSTORM_TCP_CONTEXT_SECTION_ECT_BIT_SHIFT 8\n#define __XSTORM_TCP_CONTEXT_SECTION_ECN_ENABLED (0x1<<9)\n#define __XSTORM_TCP_CONTEXT_SECTION_ECN_ENABLED_SHIFT 9\n#define XSTORM_TCP_CONTEXT_SECTION_SACK_ENABLED (0x1<<10)\n#define XSTORM_TCP_CONTEXT_SECTION_SACK_ENABLED_SHIFT 10\n#define XSTORM_TCP_CONTEXT_SECTION_SMALL_WIN_ADV (0x1<<11)\n#define XSTORM_TCP_CONTEXT_SECTION_SMALL_WIN_ADV_SHIFT 11\n#define XSTORM_TCP_CONTEXT_SECTION_FIN_SENT_FLAG (0x1<<12)\n#define XSTORM_TCP_CONTEXT_SECTION_FIN_SENT_FLAG_SHIFT 12\n#define XSTORM_TCP_CONTEXT_SECTION_WINDOW_SATURATED (0x1<<13)\n#define XSTORM_TCP_CONTEXT_SECTION_WINDOW_SATURATED_SHIFT 13\n#define XSTORM_TCP_CONTEXT_SECTION_SLOWPATH_QUEUES_FLUSH_COUNTER (0x3<<14)\n#define XSTORM_TCP_CONTEXT_SECTION_SLOWPATH_QUEUES_FLUSH_COUNTER_SHIFT 14\n\tu8 ts_enabled;\n\tu8 original_nagle_1b;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 pseudo_csum;\n\tu16 window_scaling_factor;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 window_scaling_factor;\n\tu16 pseudo_csum;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 reserved2;\n\tu8 statistics_counter_id;\n\tu8 statistics_params;\n#define XSTORM_TCP_CONTEXT_SECTION_UPDATE_L2_STATSTICS (0x1<<0)\n#define XSTORM_TCP_CONTEXT_SECTION_UPDATE_L2_STATSTICS_SHIFT 0\n#define XSTORM_TCP_CONTEXT_SECTION_UPDATE_L4_STATSTICS (0x1<<1)\n#define XSTORM_TCP_CONTEXT_SECTION_UPDATE_L4_STATSTICS_SHIFT 1\n#define XSTORM_TCP_CONTEXT_SECTION_RESERVED (0x3F<<2)\n#define XSTORM_TCP_CONTEXT_SECTION_RESERVED_SHIFT 2\n#elif defined(__LITTLE_ENDIAN)\n\tu8 statistics_params;\n#define XSTORM_TCP_CONTEXT_SECTION_UPDATE_L2_STATSTICS (0x1<<0)\n#define XSTORM_TCP_CONTEXT_SECTION_UPDATE_L2_STATSTICS_SHIFT 0\n#define XSTORM_TCP_CONTEXT_SECTION_UPDATE_L4_STATSTICS (0x1<<1)\n#define XSTORM_TCP_CONTEXT_SECTION_UPDATE_L4_STATSTICS_SHIFT 1\n#define XSTORM_TCP_CONTEXT_SECTION_RESERVED (0x3F<<2)\n#define XSTORM_TCP_CONTEXT_SECTION_RESERVED_SHIFT 2\n\tu8 statistics_counter_id;\n\tu16 reserved2;\n#endif\n\tu32 ts_time_diff;\n\tu32 __next_timer_expir;\n};\n\n \nstruct xstorm_common_context_section {\n\tstruct xstorm_eth_context_section ethernet;\n\tunion xstorm_ip_context_section_types ip_union;\n\tstruct xstorm_tcp_context_section tcp;\n#if defined(__BIG_ENDIAN)\n\tu8 __dcb_val;\n\tu8 flags;\n#define XSTORM_COMMON_CONTEXT_SECTION_PHYSQ_INITIALIZED (0x1<<0)\n#define XSTORM_COMMON_CONTEXT_SECTION_PHYSQ_INITIALIZED_SHIFT 0\n#define XSTORM_COMMON_CONTEXT_SECTION_PBF_PORT (0x7<<1)\n#define XSTORM_COMMON_CONTEXT_SECTION_PBF_PORT_SHIFT 1\n#define XSTORM_COMMON_CONTEXT_SECTION_VLAN_MODE (0x1<<4)\n#define XSTORM_COMMON_CONTEXT_SECTION_VLAN_MODE_SHIFT 4\n#define XSTORM_COMMON_CONTEXT_SECTION_ORIGINAL_PRIORITY (0x7<<5)\n#define XSTORM_COMMON_CONTEXT_SECTION_ORIGINAL_PRIORITY_SHIFT 5\n\tu8 reserved;\n\tu8 ip_version_1b;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 ip_version_1b;\n\tu8 reserved;\n\tu8 flags;\n#define XSTORM_COMMON_CONTEXT_SECTION_PHYSQ_INITIALIZED (0x1<<0)\n#define XSTORM_COMMON_CONTEXT_SECTION_PHYSQ_INITIALIZED_SHIFT 0\n#define XSTORM_COMMON_CONTEXT_SECTION_PBF_PORT (0x7<<1)\n#define XSTORM_COMMON_CONTEXT_SECTION_PBF_PORT_SHIFT 1\n#define XSTORM_COMMON_CONTEXT_SECTION_VLAN_MODE (0x1<<4)\n#define XSTORM_COMMON_CONTEXT_SECTION_VLAN_MODE_SHIFT 4\n#define XSTORM_COMMON_CONTEXT_SECTION_ORIGINAL_PRIORITY (0x7<<5)\n#define XSTORM_COMMON_CONTEXT_SECTION_ORIGINAL_PRIORITY_SHIFT 5\n\tu8 __dcb_val;\n#endif\n};\n\n \nstruct xstorm_iscsi_context_flags {\n\tu8 flags;\n#define XSTORM_ISCSI_CONTEXT_FLAGS_B_IMMEDIATE_DATA (0x1<<0)\n#define XSTORM_ISCSI_CONTEXT_FLAGS_B_IMMEDIATE_DATA_SHIFT 0\n#define XSTORM_ISCSI_CONTEXT_FLAGS_B_INITIAL_R2T (0x1<<1)\n#define XSTORM_ISCSI_CONTEXT_FLAGS_B_INITIAL_R2T_SHIFT 1\n#define XSTORM_ISCSI_CONTEXT_FLAGS_B_EN_HEADER_DIGEST (0x1<<2)\n#define XSTORM_ISCSI_CONTEXT_FLAGS_B_EN_HEADER_DIGEST_SHIFT 2\n#define XSTORM_ISCSI_CONTEXT_FLAGS_B_EN_DATA_DIGEST (0x1<<3)\n#define XSTORM_ISCSI_CONTEXT_FLAGS_B_EN_DATA_DIGEST_SHIFT 3\n#define XSTORM_ISCSI_CONTEXT_FLAGS_B_HQ_BD_WRITTEN (0x1<<4)\n#define XSTORM_ISCSI_CONTEXT_FLAGS_B_HQ_BD_WRITTEN_SHIFT 4\n#define XSTORM_ISCSI_CONTEXT_FLAGS_B_LAST_OP_SQ (0x1<<5)\n#define XSTORM_ISCSI_CONTEXT_FLAGS_B_LAST_OP_SQ_SHIFT 5\n#define XSTORM_ISCSI_CONTEXT_FLAGS_B_UPDATE_SND_NXT (0x1<<6)\n#define XSTORM_ISCSI_CONTEXT_FLAGS_B_UPDATE_SND_NXT_SHIFT 6\n#define XSTORM_ISCSI_CONTEXT_FLAGS_RESERVED4 (0x1<<7)\n#define XSTORM_ISCSI_CONTEXT_FLAGS_RESERVED4_SHIFT 7\n};\n\nstruct iscsi_task_context_entry_x {\n\tu32 data_out_buffer_offset;\n\tu32 itt;\n\tu32 data_sn;\n};\n\nstruct iscsi_task_context_entry_xuc_x_write_only {\n\tu32 tx_r2t_sn;\n};\n\nstruct iscsi_task_context_entry_xuc_xu_write_both {\n\tu32 sgl_base_lo;\n\tu32 sgl_base_hi;\n#if defined(__BIG_ENDIAN)\n\tu8 sgl_size;\n\tu8 sge_index;\n\tu16 sge_offset;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 sge_offset;\n\tu8 sge_index;\n\tu8 sgl_size;\n#endif\n};\n\n \nstruct xstorm_iscsi_context_section {\n\tu32 first_burst_length;\n\tu32 max_send_pdu_length;\n\tstruct regpair sq_pbl_base;\n\tstruct regpair sq_curr_pbe;\n\tstruct regpair hq_pbl_base;\n\tstruct regpair hq_curr_pbe_base;\n\tstruct regpair r2tq_pbl_base;\n\tstruct regpair r2tq_curr_pbe_base;\n\tstruct regpair task_pbl_base;\n#if defined(__BIG_ENDIAN)\n\tu16 data_out_count;\n\tstruct xstorm_iscsi_context_flags flags;\n\tu8 task_pbl_cache_idx;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 task_pbl_cache_idx;\n\tstruct xstorm_iscsi_context_flags flags;\n\tu16 data_out_count;\n#endif\n\tu32 seq_more_2_send;\n\tu32 pdu_more_2_send;\n\tstruct iscsi_task_context_entry_x temp_tce_x;\n\tstruct iscsi_task_context_entry_xuc_x_write_only temp_tce_x_wr;\n\tstruct iscsi_task_context_entry_xuc_xu_write_both temp_tce_xu_wr;\n\tstruct regpair lun;\n\tu32 exp_data_transfer_len_ttt;\n\tu32 pdu_data_2_rxmit;\n\tu32 rxmit_bytes_2_dr;\n#if defined(__BIG_ENDIAN)\n\tu16 rxmit_sge_offset;\n\tu16 hq_rxmit_cons;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 hq_rxmit_cons;\n\tu16 rxmit_sge_offset;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 r2tq_cons;\n\tu8 rxmit_flags;\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_NEW_HQ_BD (0x1<<0)\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_NEW_HQ_BD_SHIFT 0\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PDU_HDR (0x1<<1)\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PDU_HDR_SHIFT 1\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_END_PDU (0x1<<2)\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_END_PDU_SHIFT 2\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_DR (0x1<<3)\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_DR_SHIFT 3\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_START_DR (0x1<<4)\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_START_DR_SHIFT 4\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PADDING (0x3<<5)\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PADDING_SHIFT 5\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_ISCSI_CONT_FAST_RXMIT (0x1<<7)\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_ISCSI_CONT_FAST_RXMIT_SHIFT 7\n\tu8 rxmit_sge_idx;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 rxmit_sge_idx;\n\tu8 rxmit_flags;\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_NEW_HQ_BD (0x1<<0)\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_NEW_HQ_BD_SHIFT 0\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PDU_HDR (0x1<<1)\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PDU_HDR_SHIFT 1\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_END_PDU (0x1<<2)\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_END_PDU_SHIFT 2\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_DR (0x1<<3)\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_DR_SHIFT 3\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_START_DR (0x1<<4)\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_START_DR_SHIFT 4\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PADDING (0x3<<5)\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PADDING_SHIFT 5\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_ISCSI_CONT_FAST_RXMIT (0x1<<7)\n#define XSTORM_ISCSI_CONTEXT_SECTION_B_ISCSI_CONT_FAST_RXMIT_SHIFT 7\n\tu16 r2tq_cons;\n#endif\n\tu32 hq_rxmit_tcp_seq;\n};\n\n \nstruct xstorm_iscsi_st_context {\n\tstruct xstorm_common_context_section common;\n\tstruct xstorm_iscsi_context_section iscsi;\n};\n\n \nstruct iscsi_context {\n\tstruct ustorm_iscsi_st_context ustorm_st_context;\n\tstruct tstorm_iscsi_st_context tstorm_st_context;\n\tstruct xstorm_iscsi_ag_context xstorm_ag_context;\n\tstruct tstorm_iscsi_ag_context tstorm_ag_context;\n\tstruct cstorm_iscsi_ag_context cstorm_ag_context;\n\tstruct ustorm_iscsi_ag_context ustorm_ag_context;\n\tstruct timers_block_context timers_context;\n\tstruct regpair upb_context;\n\tstruct xstorm_iscsi_st_context xstorm_st_context;\n\tstruct regpair xpb_context;\n\tstruct cstorm_iscsi_st_context cstorm_st_context;\n};\n\n\n \nstruct iscsi_data_pdu_hdr_little_endian {\n#if defined(__BIG_ENDIAN)\n\tu8 opcode;\n\tu8 op_attr;\n#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_RSRV1 (0x7F<<0)\n#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_RSRV1_SHIFT 0\n#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_FINAL_FLAG (0x1<<7)\n#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_FINAL_FLAG_SHIFT 7\n\tu16 rsrv0;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 rsrv0;\n\tu8 op_attr;\n#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_RSRV1 (0x7F<<0)\n#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_RSRV1_SHIFT 0\n#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_FINAL_FLAG (0x1<<7)\n#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_FINAL_FLAG_SHIFT 7\n\tu8 opcode;\n#endif\n\tu32 data_fields;\n#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH (0xFFFFFF<<0)\n#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH_SHIFT 0\n#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH (0xFF<<24)\n#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH_SHIFT 24\n\tstruct regpair lun;\n\tu32 itt;\n\tu32 ttt;\n\tu32 rsrv2;\n\tu32 exp_stat_sn;\n\tu32 rsrv3;\n\tu32 data_sn;\n\tu32 buffer_offset;\n\tu32 rsrv4;\n};\n\n\n \nstruct iscsi_login_req_hdr_little_endian {\n#if defined(__BIG_ENDIAN)\n\tu8 opcode;\n\tu8 op_attr;\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_NSG (0x3<<0)\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_NSG_SHIFT 0\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_CSG (0x3<<2)\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_CSG_SHIFT 2\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_RSRV0 (0x3<<4)\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_RSRV0_SHIFT 4\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_CONTINUE_FLG (0x1<<6)\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_CONTINUE_FLG_SHIFT 6\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_TRANSIT (0x1<<7)\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_TRANSIT_SHIFT 7\n\tu8 version_max;\n\tu8 version_min;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 version_min;\n\tu8 version_max;\n\tu8 op_attr;\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_NSG (0x3<<0)\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_NSG_SHIFT 0\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_CSG (0x3<<2)\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_CSG_SHIFT 2\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_RSRV0 (0x3<<4)\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_RSRV0_SHIFT 4\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_CONTINUE_FLG (0x1<<6)\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_CONTINUE_FLG_SHIFT 6\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_TRANSIT (0x1<<7)\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_TRANSIT_SHIFT 7\n\tu8 opcode;\n#endif\n\tu32 data_fields;\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH (0xFFFFFF<<0)\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH_SHIFT 0\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH (0xFF<<24)\n#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH_SHIFT 24\n\tu32 isid_lo;\n#if defined(__BIG_ENDIAN)\n\tu16 isid_hi;\n\tu16 tsih;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 tsih;\n\tu16 isid_hi;\n#endif\n\tu32 itt;\n#if defined(__BIG_ENDIAN)\n\tu16 cid;\n\tu16 rsrv1;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 rsrv1;\n\tu16 cid;\n#endif\n\tu32 cmd_sn;\n\tu32 exp_stat_sn;\n\tu32 rsrv2[4];\n};\n\n \nstruct iscsi_logout_req_hdr_little_endian {\n#if defined(__BIG_ENDIAN)\n\tu8 opcode;\n\tu8 op_attr;\n#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_REASON_CODE (0x7F<<0)\n#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_REASON_CODE_SHIFT 0\n#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_RSRV1_1 (0x1<<7)\n#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_RSRV1_1_SHIFT 7\n\tu16 rsrv0;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 rsrv0;\n\tu8 op_attr;\n#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_REASON_CODE (0x7F<<0)\n#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_REASON_CODE_SHIFT 0\n#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_RSRV1_1 (0x1<<7)\n#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_RSRV1_1_SHIFT 7\n\tu8 opcode;\n#endif\n\tu32 data_fields;\n#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH (0xFFFFFF<<0)\n#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH_SHIFT 0\n#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH (0xFF<<24)\n#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH_SHIFT 24\n\tu32 rsrv2[2];\n\tu32 itt;\n#if defined(__BIG_ENDIAN)\n\tu16 cid;\n\tu16 rsrv1;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 rsrv1;\n\tu16 cid;\n#endif\n\tu32 cmd_sn;\n\tu32 exp_stat_sn;\n\tu32 rsrv3[4];\n};\n\n \nstruct iscsi_tmf_req_hdr_little_endian {\n#if defined(__BIG_ENDIAN)\n\tu8 opcode;\n\tu8 op_attr;\n#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_FUNCTION (0x7F<<0)\n#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_FUNCTION_SHIFT 0\n#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_RSRV1_1 (0x1<<7)\n#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_RSRV1_1_SHIFT 7\n\tu16 rsrv0;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 rsrv0;\n\tu8 op_attr;\n#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_FUNCTION (0x7F<<0)\n#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_FUNCTION_SHIFT 0\n#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_RSRV1_1 (0x1<<7)\n#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_RSRV1_1_SHIFT 7\n\tu8 opcode;\n#endif\n\tu32 data_fields;\n#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH (0xFFFFFF<<0)\n#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH_SHIFT 0\n#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH (0xFF<<24)\n#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH_SHIFT 24\n\tstruct regpair lun;\n\tu32 itt;\n\tu32 referenced_task_tag;\n\tu32 cmd_sn;\n\tu32 exp_stat_sn;\n\tu32 ref_cmd_sn;\n\tu32 exp_data_sn;\n\tu32 rsrv2[2];\n};\n\n \nstruct iscsi_text_req_hdr_little_endian {\n#if defined(__BIG_ENDIAN)\n\tu8 opcode;\n\tu8 op_attr;\n#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_RSRV1 (0x3F<<0)\n#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_RSRV1_SHIFT 0\n#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_CONTINUE_FLG (0x1<<6)\n#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_CONTINUE_FLG_SHIFT 6\n#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_FINAL (0x1<<7)\n#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_FINAL_SHIFT 7\n\tu16 rsrv0;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 rsrv0;\n\tu8 op_attr;\n#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_RSRV1 (0x3F<<0)\n#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_RSRV1_SHIFT 0\n#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_CONTINUE_FLG (0x1<<6)\n#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_CONTINUE_FLG_SHIFT 6\n#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_FINAL (0x1<<7)\n#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_FINAL_SHIFT 7\n\tu8 opcode;\n#endif\n\tu32 data_fields;\n#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH (0xFFFFFF<<0)\n#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH_SHIFT 0\n#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH (0xFF<<24)\n#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH_SHIFT 24\n\tstruct regpair lun;\n\tu32 itt;\n\tu32 ttt;\n\tu32 cmd_sn;\n\tu32 exp_stat_sn;\n\tu32 rsrv3[4];\n};\n\n \nstruct iscsi_nop_out_hdr_little_endian {\n#if defined(__BIG_ENDIAN)\n\tu8 opcode;\n\tu8 op_attr;\n#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_RSRV1 (0x7F<<0)\n#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_RSRV1_SHIFT 0\n#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_RSRV2_1 (0x1<<7)\n#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_RSRV2_1_SHIFT 7\n\tu16 rsrv0;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 rsrv0;\n\tu8 op_attr;\n#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_RSRV1 (0x7F<<0)\n#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_RSRV1_SHIFT 0\n#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_RSRV2_1 (0x1<<7)\n#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_RSRV2_1_SHIFT 7\n\tu8 opcode;\n#endif\n\tu32 data_fields;\n#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH (0xFFFFFF<<0)\n#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH_SHIFT 0\n#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH (0xFF<<24)\n#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH_SHIFT 24\n\tstruct regpair lun;\n\tu32 itt;\n\tu32 ttt;\n\tu32 cmd_sn;\n\tu32 exp_stat_sn;\n\tu32 rsrv3[4];\n};\n\n \nunion iscsi_pdu_headers_little_endian {\n\tu32 fullHeaderSize[12];\n\tstruct iscsi_cmd_pdu_hdr_little_endian command_pdu_hdr;\n\tstruct iscsi_data_pdu_hdr_little_endian data_out_pdu_hdr;\n\tstruct iscsi_login_req_hdr_little_endian login_req_pdu_hdr;\n\tstruct iscsi_logout_req_hdr_little_endian logout_req_pdu_hdr;\n\tstruct iscsi_tmf_req_hdr_little_endian tmf_req_pdu_hdr;\n\tstruct iscsi_text_req_hdr_little_endian text_req_pdu_hdr;\n\tstruct iscsi_nop_out_hdr_little_endian nop_out_pdu_hdr;\n};\n\nstruct iscsi_hq_bd {\n\tunion iscsi_pdu_headers_little_endian pdu_header;\n#if defined(__BIG_ENDIAN)\n\tu16 reserved1;\n\tu16 lcl_cmp_flg;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 lcl_cmp_flg;\n\tu16 reserved1;\n#endif\n\tu32 sgl_base_lo;\n\tu32 sgl_base_hi;\n#if defined(__BIG_ENDIAN)\n\tu8 sgl_size;\n\tu8 sge_index;\n\tu16 sge_offset;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 sge_offset;\n\tu8 sge_index;\n\tu8 sgl_size;\n#endif\n};\n\n\n \nstruct iscsi_l2_ooo_data {\n\t__le32 iscsi_cid;\n\tu8 drop_isle;\n\tu8 drop_size;\n\tu8 ooo_opcode;\n\tu8 ooo_isle;\n\tu8 reserved[8];\n};\n\n\n\n\n\n\nstruct iscsi_task_context_entry_xuc_c_write_only {\n\tu32 total_data_acked;\n};\n\nstruct iscsi_task_context_r2t_table_entry {\n\tu32 ttt;\n\tu32 desired_data_len;\n};\n\nstruct iscsi_task_context_entry_xuc_u_write_only {\n\tu32 exp_r2t_sn;\n\tstruct iscsi_task_context_r2t_table_entry r2t_table[4];\n#if defined(__BIG_ENDIAN)\n\tu16 data_in_count;\n\tu8 cq_id;\n\tu8 valid_1b;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 valid_1b;\n\tu8 cq_id;\n\tu16 data_in_count;\n#endif\n};\n\nstruct iscsi_task_context_entry_xuc {\n\tstruct iscsi_task_context_entry_xuc_c_write_only write_c;\n\tu32 exp_data_transfer_len;\n\tstruct iscsi_task_context_entry_xuc_x_write_only write_x;\n\tu32 lun_lo;\n\tstruct iscsi_task_context_entry_xuc_xu_write_both write_xu;\n\tu32 lun_hi;\n\tstruct iscsi_task_context_entry_xuc_u_write_only write_u;\n};\n\nstruct iscsi_task_context_entry_u {\n\tu32 exp_r2t_buff_offset;\n\tu32 rem_rcv_len;\n\tu32 exp_data_sn;\n};\n\nstruct iscsi_task_context_entry {\n\tstruct iscsi_task_context_entry_x tce_x;\n#if defined(__BIG_ENDIAN)\n\tu16 data_out_count;\n\tu16 rsrv0;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 rsrv0;\n\tu16 data_out_count;\n#endif\n\tstruct iscsi_task_context_entry_xuc tce_xuc;\n\tstruct iscsi_task_context_entry_u tce_u;\n\tu32 rsrv1[7];\n};\n\n\n\n\n\n\n\n\nstruct iscsi_task_context_entry_xuc_x_init_only {\n\tstruct regpair lun;\n\tu32 exp_data_transfer_len;\n};\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n \nstruct ip_v6_addr {\n\tu32 ip_addr_lo_lo;\n\tu32 ip_addr_lo_hi;\n\tu32 ip_addr_hi_lo;\n\tu32 ip_addr_hi_hi;\n};\n\n\n\n \nstruct l5cm_conn_addr_params {\n\tu32 pmtu;\n#if defined(__BIG_ENDIAN)\n\tu8 remote_addr_3;\n\tu8 remote_addr_2;\n\tu8 remote_addr_1;\n\tu8 remote_addr_0;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 remote_addr_0;\n\tu8 remote_addr_1;\n\tu8 remote_addr_2;\n\tu8 remote_addr_3;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 params;\n#define L5CM_CONN_ADDR_PARAMS_IP_VERSION (0x1<<0)\n#define L5CM_CONN_ADDR_PARAMS_IP_VERSION_SHIFT 0\n#define L5CM_CONN_ADDR_PARAMS_RSRV (0x7FFF<<1)\n#define L5CM_CONN_ADDR_PARAMS_RSRV_SHIFT 1\n\tu8 remote_addr_5;\n\tu8 remote_addr_4;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 remote_addr_4;\n\tu8 remote_addr_5;\n\tu16 params;\n#define L5CM_CONN_ADDR_PARAMS_IP_VERSION (0x1<<0)\n#define L5CM_CONN_ADDR_PARAMS_IP_VERSION_SHIFT 0\n#define L5CM_CONN_ADDR_PARAMS_RSRV (0x7FFF<<1)\n#define L5CM_CONN_ADDR_PARAMS_RSRV_SHIFT 1\n#endif\n\tstruct ip_v6_addr local_ip_addr;\n\tstruct ip_v6_addr remote_ip_addr;\n\tu32 ipv6_flow_label_20b;\n\tu32 reserved1;\n#if defined(__BIG_ENDIAN)\n\tu16 remote_tcp_port;\n\tu16 local_tcp_port;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 local_tcp_port;\n\tu16 remote_tcp_port;\n#endif\n};\n\n \nstruct l5cm_xstorm_conn_buffer {\n#if defined(__BIG_ENDIAN)\n\tu16 rsrv1;\n\tu16 params;\n#define L5CM_XSTORM_CONN_BUFFER_NAGLE_ENABLE (0x1<<0)\n#define L5CM_XSTORM_CONN_BUFFER_NAGLE_ENABLE_SHIFT 0\n#define L5CM_XSTORM_CONN_BUFFER_RSRV (0x7FFF<<1)\n#define L5CM_XSTORM_CONN_BUFFER_RSRV_SHIFT 1\n#elif defined(__LITTLE_ENDIAN)\n\tu16 params;\n#define L5CM_XSTORM_CONN_BUFFER_NAGLE_ENABLE (0x1<<0)\n#define L5CM_XSTORM_CONN_BUFFER_NAGLE_ENABLE_SHIFT 0\n#define L5CM_XSTORM_CONN_BUFFER_RSRV (0x7FFF<<1)\n#define L5CM_XSTORM_CONN_BUFFER_RSRV_SHIFT 1\n\tu16 rsrv1;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 mss;\n\tu16 pseudo_header_checksum;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 pseudo_header_checksum;\n\tu16 mss;\n#endif\n\tu32 rcv_buf;\n\tu32 rsrv2;\n\tstruct regpair context_addr;\n};\n\n \nstruct l5cm_tstorm_conn_buffer {\n\tu32 rsrv1[2];\n#if defined(__BIG_ENDIAN)\n\tu16 params;\n#define L5CM_TSTORM_CONN_BUFFER_DELAYED_ACK_ENABLE (0x1<<0)\n#define L5CM_TSTORM_CONN_BUFFER_DELAYED_ACK_ENABLE_SHIFT 0\n#define L5CM_TSTORM_CONN_BUFFER_RSRV (0x7FFF<<1)\n#define L5CM_TSTORM_CONN_BUFFER_RSRV_SHIFT 1\n\tu8 ka_max_probe_count;\n\tu8 ka_enable;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 ka_enable;\n\tu8 ka_max_probe_count;\n\tu16 params;\n#define L5CM_TSTORM_CONN_BUFFER_DELAYED_ACK_ENABLE (0x1<<0)\n#define L5CM_TSTORM_CONN_BUFFER_DELAYED_ACK_ENABLE_SHIFT 0\n#define L5CM_TSTORM_CONN_BUFFER_RSRV (0x7FFF<<1)\n#define L5CM_TSTORM_CONN_BUFFER_RSRV_SHIFT 1\n#endif\n\tu32 ka_timeout;\n\tu32 ka_interval;\n\tu32 max_rt_time;\n};\n\n \nstruct l5cm_active_conn_buffer {\n\tstruct l5cm_conn_addr_params conn_addr_buf;\n\tstruct l5cm_xstorm_conn_buffer xstorm_conn_buffer;\n\tstruct l5cm_tstorm_conn_buffer tstorm_conn_buffer;\n};\n\n\n\n \nstruct l5cm_hash_input_string {\n\tu32 __opaque1;\n#if defined(__BIG_ENDIAN)\n\tu16 __opaque3;\n\tu16 __opaque2;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __opaque2;\n\tu16 __opaque3;\n#endif\n\tstruct ip_v6_addr __opaque4;\n\tstruct ip_v6_addr __opaque5;\n\tu32 __opaque6;\n\tu32 __opaque7[5];\n};\n\n\n \nstruct l5cm_syn_cookie_comp {\n\tu32 __opaque;\n};\n\n \nstruct l5cm_port_listener_data {\n\tu8 params;\n#define L5CM_PORT_LISTENER_DATA_ENABLE (0x1<<0)\n#define L5CM_PORT_LISTENER_DATA_ENABLE_SHIFT 0\n#define L5CM_PORT_LISTENER_DATA_IP_INDEX (0xF<<1)\n#define L5CM_PORT_LISTENER_DATA_IP_INDEX_SHIFT 1\n#define L5CM_PORT_LISTENER_DATA_NET_FILTER (0x1<<5)\n#define L5CM_PORT_LISTENER_DATA_NET_FILTER_SHIFT 5\n#define L5CM_PORT_LISTENER_DATA_DEFFERED_MODE (0x1<<6)\n#define L5CM_PORT_LISTENER_DATA_DEFFERED_MODE_SHIFT 6\n#define L5CM_PORT_LISTENER_DATA_MPA_MODE (0x1<<7)\n#define L5CM_PORT_LISTENER_DATA_MPA_MODE_SHIFT 7\n};\n\n \nstruct l5cm_opaque_buf {\n\tu32 __opaque1;\n\tu32 __opaque2;\n\tu32 __opaque3;\n\tu32 __opaque4;\n\tstruct l5cm_syn_cookie_comp __opaque5;\n#if defined(__BIG_ENDIAN)\n\tu16 rsrv2;\n\tu8 rsrv;\n\tstruct l5cm_port_listener_data __opaque6;\n#elif defined(__LITTLE_ENDIAN)\n\tstruct l5cm_port_listener_data __opaque6;\n\tu8 rsrv;\n\tu16 rsrv2;\n#endif\n};\n\n\n \nstruct l5cm_packet_size {\n\tu32 size;\n\tu32 rsrv;\n};\n\n\n \nstruct l5cm_pcse_ack {\n\tstruct l5cm_xstorm_conn_buffer tx_socket_params;\n\tstruct l5cm_opaque_buf opaque_buf;\n\tstruct l5cm_tstorm_conn_buffer rx_socket_params;\n};\n\n\n \nstruct l5cm_pcse_syn {\n\tstruct l5cm_opaque_buf opaque_buf;\n\tu32 rsrv[12];\n};\n\n\n \nstruct l5cm_pcs_attributes {\n#if defined(__BIG_ENDIAN)\n\tu16 pcs_id;\n\tu8 status;\n\tu8 flags;\n#define L5CM_PCS_ATTRIBUTES_NET_FILTER (0x1<<0)\n#define L5CM_PCS_ATTRIBUTES_NET_FILTER_SHIFT 0\n#define L5CM_PCS_ATTRIBUTES_CALCULATE_HASH (0x1<<1)\n#define L5CM_PCS_ATTRIBUTES_CALCULATE_HASH_SHIFT 1\n#define L5CM_PCS_ATTRIBUTES_COMPARE_HASH_RESULT (0x1<<2)\n#define L5CM_PCS_ATTRIBUTES_COMPARE_HASH_RESULT_SHIFT 2\n#define L5CM_PCS_ATTRIBUTES_QUERY_ULP_ACCEPT (0x1<<3)\n#define L5CM_PCS_ATTRIBUTES_QUERY_ULP_ACCEPT_SHIFT 3\n#define L5CM_PCS_ATTRIBUTES_FIND_DEST_MAC (0x1<<4)\n#define L5CM_PCS_ATTRIBUTES_FIND_DEST_MAC_SHIFT 4\n#define L5CM_PCS_ATTRIBUTES_L4_OFFLOAD (0x1<<5)\n#define L5CM_PCS_ATTRIBUTES_L4_OFFLOAD_SHIFT 5\n#define L5CM_PCS_ATTRIBUTES_FORWARD_PACKET (0x1<<6)\n#define L5CM_PCS_ATTRIBUTES_FORWARD_PACKET_SHIFT 6\n#define L5CM_PCS_ATTRIBUTES_RSRV (0x1<<7)\n#define L5CM_PCS_ATTRIBUTES_RSRV_SHIFT 7\n#elif defined(__LITTLE_ENDIAN)\n\tu8 flags;\n#define L5CM_PCS_ATTRIBUTES_NET_FILTER (0x1<<0)\n#define L5CM_PCS_ATTRIBUTES_NET_FILTER_SHIFT 0\n#define L5CM_PCS_ATTRIBUTES_CALCULATE_HASH (0x1<<1)\n#define L5CM_PCS_ATTRIBUTES_CALCULATE_HASH_SHIFT 1\n#define L5CM_PCS_ATTRIBUTES_COMPARE_HASH_RESULT (0x1<<2)\n#define L5CM_PCS_ATTRIBUTES_COMPARE_HASH_RESULT_SHIFT 2\n#define L5CM_PCS_ATTRIBUTES_QUERY_ULP_ACCEPT (0x1<<3)\n#define L5CM_PCS_ATTRIBUTES_QUERY_ULP_ACCEPT_SHIFT 3\n#define L5CM_PCS_ATTRIBUTES_FIND_DEST_MAC (0x1<<4)\n#define L5CM_PCS_ATTRIBUTES_FIND_DEST_MAC_SHIFT 4\n#define L5CM_PCS_ATTRIBUTES_L4_OFFLOAD (0x1<<5)\n#define L5CM_PCS_ATTRIBUTES_L4_OFFLOAD_SHIFT 5\n#define L5CM_PCS_ATTRIBUTES_FORWARD_PACKET (0x1<<6)\n#define L5CM_PCS_ATTRIBUTES_FORWARD_PACKET_SHIFT 6\n#define L5CM_PCS_ATTRIBUTES_RSRV (0x1<<7)\n#define L5CM_PCS_ATTRIBUTES_RSRV_SHIFT 7\n\tu8 status;\n\tu16 pcs_id;\n#endif\n};\n\n\nunion l5cm_seg_params {\n\tstruct l5cm_pcse_syn syn_seg_params;\n\tstruct l5cm_pcse_ack ack_seg_params;\n};\n\n \nstruct l5cm_pcs_hdr {\n\tstruct l5cm_hash_input_string hash_input_string;\n\tstruct l5cm_conn_addr_params conn_addr_buf;\n\tu32 cid;\n\tu32 hash_result;\n\tunion l5cm_seg_params seg_params;\n\tstruct l5cm_pcs_attributes att;\n#if defined(__BIG_ENDIAN)\n\tu16 rsrv;\n\tu16 rx_seg_size;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 rx_seg_size;\n\tu16 rsrv;\n#endif\n};\n\n \nstruct l5cm_pcs_entry {\n\tstruct l5cm_pcs_hdr hdr;\n\tu8 rx_segment[1516];\n};\n\n\n\n\n \nunion l5cm_reduce_param_union {\n\tu32 opaque1;\n\tu32 opaque2;\n};\n\n \nstruct l5cm_reduce_conn {\n\tunion l5cm_reduce_param_union opaque1;\n\tu32 opaque2;\n};\n\n \nunion l5cm_specific_data {\n\tu8 protocol_data[8];\n\tstruct regpair phy_address;\n\tstruct l5cm_packet_size packet_size;\n\tstruct l5cm_reduce_conn reduced_conn;\n};\n\n \nstruct l5cm_spe {\n\tstruct spe_hdr hdr;\n\tunion l5cm_specific_data data;\n};\n\n\n\n\n \nstruct l5cm_term_vars {\n\tu8 BitMap;\n#define L5CM_TERM_VARS_TCP_STATE (0xF<<0)\n#define L5CM_TERM_VARS_TCP_STATE_SHIFT 0\n#define L5CM_TERM_VARS_FIN_RECEIVED_SBIT (0x1<<4)\n#define L5CM_TERM_VARS_FIN_RECEIVED_SBIT_SHIFT 4\n#define L5CM_TERM_VARS_ACK_ON_FIN_RECEIVED_SBIT (0x1<<5)\n#define L5CM_TERM_VARS_ACK_ON_FIN_RECEIVED_SBIT_SHIFT 5\n#define L5CM_TERM_VARS_TERM_ON_CHIP (0x1<<6)\n#define L5CM_TERM_VARS_TERM_ON_CHIP_SHIFT 6\n#define L5CM_TERM_VARS_RSRV (0x1<<7)\n#define L5CM_TERM_VARS_RSRV_SHIFT 7\n};\n\n\n\n\n \nstruct tstorm_l5cm_tcp_flags {\n\tu16 flags;\n#define TSTORM_L5CM_TCP_FLAGS_VLAN_ID (0xFFF<<0)\n#define TSTORM_L5CM_TCP_FLAGS_VLAN_ID_SHIFT 0\n#define TSTORM_L5CM_TCP_FLAGS_DELAYED_ACK_EN (0x1<<12)\n#define TSTORM_L5CM_TCP_FLAGS_DELAYED_ACK_SHIFT 12\n#define TSTORM_L5CM_TCP_FLAGS_TS_ENABLED (0x1<<13)\n#define TSTORM_L5CM_TCP_FLAGS_TS_ENABLED_SHIFT 13\n#define TSTORM_L5CM_TCP_FLAGS_RSRV1 (0x3<<14)\n#define TSTORM_L5CM_TCP_FLAGS_RSRV1_SHIFT 14\n};\n\n\n \nstruct xstorm_l5cm_tcp_flags {\n\tu8 flags;\n#define XSTORM_L5CM_TCP_FLAGS_ENC_ENABLED (0x1<<0)\n#define XSTORM_L5CM_TCP_FLAGS_ENC_ENABLED_SHIFT 0\n#define XSTORM_L5CM_TCP_FLAGS_TS_ENABLED (0x1<<1)\n#define XSTORM_L5CM_TCP_FLAGS_TS_ENABLED_SHIFT 1\n#define XSTORM_L5CM_TCP_FLAGS_WND_SCL_EN (0x1<<2)\n#define XSTORM_L5CM_TCP_FLAGS_WND_SCL_EN_SHIFT 2\n#define XSTORM_L5CM_TCP_FLAGS_RSRV (0x1F<<3)\n#define XSTORM_L5CM_TCP_FLAGS_RSRV_SHIFT 3\n};\n\n\n\n \nenum tcp_ooo_event {\n\tTCP_EVENT_ADD_PEN = 0,\n\tTCP_EVENT_ADD_NEW_ISLE = 1,\n\tTCP_EVENT_ADD_ISLE_RIGHT = 2,\n\tTCP_EVENT_ADD_ISLE_LEFT = 3,\n\tTCP_EVENT_JOIN = 4,\n\tTCP_EVENT_NOP = 5,\n\tMAX_TCP_OOO_EVENT\n};\n\n\n \nenum tcp_tstorm_ooo {\n\tTCP_TSTORM_OOO_DROP_AND_PROC_ACK = 0,\n\tTCP_TSTORM_OOO_SEND_PURE_ACK = 1,\n\tTCP_TSTORM_OOO_SUPPORTED = 2,\n\tMAX_TCP_TSTORM_OOO\n};\n\n\n\n\n\n\n\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}