dualPortBlockAXI18.v,verilog,xil_defaultlib,../../../../fpga_design.gen/sources_1/ip/dualPortBlockAXI18/sim/dualPortBlockAXI18.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
