<profile>

<section name = "Vivado HLS Report for 'WriteC126'" level="0">
<item name = "Date">Mon Feb 27 15:59:29 2023
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">hls_project</item>
<item name = "Solution">kernel_1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu19eg-ffvc1760-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 3.988, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">387, 1572867, 387, 1572867, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">385, 1572865, 3, 1, 1, 384 ~ 1572864, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 10034, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 237, -</column>
<column name="Register">-, -, 1177, -, -</column>
<specialColumn name="Available">1968, 1968, 1045440, 522720, 128</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln437_1_fu_360_p2">+, 0, 0, 39, 1, 32</column>
<column name="add_ln437_fu_340_p2">+, 0, 0, 48, 41, 1</column>
<column name="add_ln439_fu_452_p2">+, 0, 0, 17, 10, 1</column>
<column name="j_fu_446_p2">+, 0, 0, 12, 1, 4</column>
<column name="n_fu_414_p2">+, 0, 0, 15, 1, 6</column>
<column name="bound4_fu_315_p2">-, 0, 0, 48, 41, 41</column>
<column name="and_ln414_1_fu_593_p2">and, 0, 0, 512, 512, 512</column>
<column name="and_ln414_2_fu_599_p2">and, 0, 0, 512, 512, 512</column>
<column name="and_ln414_fu_581_p2">and, 0, 0, 512, 512, 512</column>
<column name="and_ln448_fu_400_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op15">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln414_fu_483_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="icmp_ln437_fu_335_p2">icmp, 0, 0, 24, 41, 41</column>
<column name="icmp_ln439_fu_346_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="icmp_ln440_1_fu_611_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="icmp_ln440_fu_394_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="icmp_ln448_1_fu_366_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln448_fu_321_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="out_data_last_V_fu_616_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="lshr_ln414_fu_575_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln440_fu_420_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln442_fu_473_p2">or, 0, 0, 9, 6, 9</column>
<column name="tmp_data_V_2_fu_605_p2">or, 0, 0, 512, 512, 512</column>
<column name="select_ln302_1_fu_372_p3">select, 0, 0, 6, 1, 5</column>
<column name="select_ln414_1_fu_511_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln414_2_fu_519_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln414_3_fu_561_p3">select, 0, 0, 505, 1, 512</column>
<column name="select_ln414_fu_503_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln437_fu_406_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln439_1_fu_458_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln439_fu_434_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln440_fu_426_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln448_fu_352_p3">select, 0, 0, 6, 1, 1</column>
<column name="tmp_user_V_1_fu_380_p3">select, 0, 0, 5, 1, 5</column>
<column name="tmp_user_V_fu_327_p3">select, 0, 0, 6, 1, 5</column>
<column name="shl_ln414_1_fu_569_p2">shl, 0, 0, 2171, 2, 512</column>
<column name="shl_ln414_fu_545_p2">shl, 0, 0, 2171, 512, 512</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln414_1_fu_527_p2">xor, 0, 0, 10, 10, 9</column>
<column name="xor_ln414_2_fu_587_p2">xor, 0, 0, 512, 2, 512</column>
<column name="xor_ln414_fu_497_p2">xor, 0, 0, 10, 10, 9</column>
<column name="xor_ln448_fu_388_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="N_pipe_V_V1_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_j_0_phi_fu_283_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_n_0_phi_fu_262_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_tmp_data_V_1_phi_fu_272_p4">9, 2, 512, 1024</column>
<column name="i_0_reg_236">9, 2, 32, 64</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten13_reg_225">9, 2, 41, 82</column>
<column name="indvar_flatten_reg_247">9, 2, 10, 20</column>
<column name="j_0_reg_279">9, 2, 4, 8</column>
<column name="n_0_reg_258">9, 2, 6, 12</column>
<column name="out_V_data_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_data_V_din">15, 3, 512, 1536</column>
<column name="out_V_dest_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_id_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_last_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_last_V_din">15, 3, 1, 3</column>
<column name="out_V_user_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_user_V_din">15, 3, 16, 48</column>
<column name="tmp_data_V_1_reg_269">9, 2, 512, 1024</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="bound4_reg_634">34, 0, 41, 7</column>
<column name="i_0_reg_236">32, 0, 32, 0</column>
<column name="icmp_ln437_reg_639">1, 0, 1, 0</column>
<column name="icmp_ln437_reg_639_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln440_1_reg_686">1, 0, 1, 0</column>
<column name="indvar_flatten13_reg_225">41, 0, 41, 0</column>
<column name="indvar_flatten_reg_247">10, 0, 10, 0</column>
<column name="j_0_reg_279">4, 0, 4, 0</column>
<column name="j_reg_669">4, 0, 4, 0</column>
<column name="n_0_reg_258">6, 0, 6, 0</column>
<column name="out_data_last_V_reg_690">1, 0, 1, 0</column>
<column name="select_ln439_reg_658">6, 0, 6, 0</column>
<column name="tmp_data_V_1_reg_269">512, 0, 512, 0</column>
<column name="tmp_data_V_2_reg_680">512, 0, 512, 0</column>
<column name="tmp_user_V_1_reg_648">1, 0, 5, 4</column>
<column name="tmp_user_V_1_reg_648_pp0_iter1_reg">1, 0, 5, 4</column>
<column name="trunc_ln442_reg_664">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, WriteC126, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, WriteC126, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, WriteC126, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, WriteC126, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, WriteC126, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, WriteC126, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, WriteC126, return value</column>
<column name="N_pipe_V_V1_dout">in, 32, ap_fifo, N_pipe_V_V1, pointer</column>
<column name="N_pipe_V_V1_empty_n">in, 1, ap_fifo, N_pipe_V_V1, pointer</column>
<column name="N_pipe_V_V1_read">out, 1, ap_fifo, N_pipe_V_V1, pointer</column>
<column name="in_V_V_dout">in, 64, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_data_V_din">out, 512, ap_fifo, out_V_data_V, pointer</column>
<column name="out_V_data_V_full_n">in, 1, ap_fifo, out_V_data_V, pointer</column>
<column name="out_V_data_V_write">out, 1, ap_fifo, out_V_data_V, pointer</column>
<column name="out_V_id_V_din">out, 8, ap_fifo, out_V_id_V, pointer</column>
<column name="out_V_id_V_full_n">in, 1, ap_fifo, out_V_id_V, pointer</column>
<column name="out_V_id_V_write">out, 1, ap_fifo, out_V_id_V, pointer</column>
<column name="out_V_dest_V_din">out, 8, ap_fifo, out_V_dest_V, pointer</column>
<column name="out_V_dest_V_full_n">in, 1, ap_fifo, out_V_dest_V, pointer</column>
<column name="out_V_dest_V_write">out, 1, ap_fifo, out_V_dest_V, pointer</column>
<column name="out_V_user_V_din">out, 16, ap_fifo, out_V_user_V, pointer</column>
<column name="out_V_user_V_full_n">in, 1, ap_fifo, out_V_user_V, pointer</column>
<column name="out_V_user_V_write">out, 1, ap_fifo, out_V_user_V, pointer</column>
<column name="out_V_last_V_din">out, 1, ap_fifo, out_V_last_V, pointer</column>
<column name="out_V_last_V_full_n">in, 1, ap_fifo, out_V_last_V, pointer</column>
<column name="out_V_last_V_write">out, 1, ap_fifo, out_V_last_V, pointer</column>
</table>
</item>
</section>
</profile>
