Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 25 23:05:57 2019
| Host         : Vinicius-PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file frodoBD_wrapper_methodology_drc_routed.rpt -pb frodoBD_wrapper_methodology_drc_routed.pb -rpx frodoBD_wrapper_methodology_drc_routed.rpx
| Design       : frodoBD_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 1          |
| TIMING-20 | Warning  | Non-clocked latch            | 2          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell frodoBD_i/keccak_f1600_ip_0/U0/keccak_f1600_core_inst/enable_timer_reg_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) frodoBD_i/keccak_f1600_ip_0/U0/enable_timer_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch frodoBD_i/keccak_f1600_ip_0/U0/enable_timer_reg cannot be properly analyzed as its control pin frodoBD_i/keccak_f1600_ip_0/U0/enable_timer_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch frodoBD_i/keccak_f1600_ip_0/U0/reset_timer_reg/L7 (in frodoBD_i/keccak_f1600_ip_0/U0/reset_timer_reg macro) cannot be properly analyzed as its control pin frodoBD_i/keccak_f1600_ip_0/U0/reset_timer_reg/L7/G is not reached by a timing clock
Related violations: <none>


