<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/storage/programming/gw68000/boards/tec0117/sdramcapture/impl/gwsynthesis/sdramcapture.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/storage/programming/gw68000/boards/tec0117/sdramcapture/src/sdramcapture.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/storage/programming/gw68000/boards/tec0117/sdramcapture/src/sdramcapture.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Oct 23 15:56:26 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1028</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>902</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>61</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk12M</td>
<td>Base</td>
<td>84.000</td>
<td>11.905
<td>0.000</td>
<td>42.000</td>
<td></td>
<td></td>
<td>clk12M </td>
</tr>
<tr>
<td>2</td>
<td>ip_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>ip_clk_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk12M</td>
<td>11.905(MHz)</td>
<td>148.314(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>ip_clk</td>
<td>50.000(MHz)</td>
<td>93.557(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk12M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk12M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ip_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ip_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.812</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_3_s0/D</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>9.493</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.812</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_4_s0/D</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>9.493</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.430</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_5_s0/D</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>9.112</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.430</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_6_s0/D</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>9.112</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.426</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Double_wrd_flag_s0/D</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>9.107</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.343</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_0_s0/D</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>9.025</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.343</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_1_s0/D</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>9.025</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.343</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/D</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>9.025</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.185</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_7_s0/D</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>5.866</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.660</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_10_s0/CE</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>5.699</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.660</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_12_s0/CE</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>5.699</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.660</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_13_s0/CE</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>5.698</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.660</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_14_s0/CE</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>5.698</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.609</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_data_len_i_1_s0/CE</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>5.647</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.609</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_data_len_i_2_s0/CE</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>5.647</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.559</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_3_s0/CE</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>5.598</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.559</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_5_s0/CE</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>5.598</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.326</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_7_s0/CE</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>5.364</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.288</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_9_s0/CE</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>5.326</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.288</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_15_s0/CE</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>5.326</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.288</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_16_s0/CE</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>5.326</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.288</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_17_s0/CE</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>5.326</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.288</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_18_s0/CE</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>5.326</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.288</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_19_s0/CE</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>5.326</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.279</td>
<td>wr_n_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_11_s0/CE</td>
<td>clk12M:[R]</td>
<td>ip_clk:[R]</td>
<td>4.000</td>
<td>0.888</td>
<td>5.317</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.109</td>
<td>n597_s3/I3</td>
<td>wr_n_s2/D</td>
<td>ip_clk:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>-1.577</td>
<td>1.715</td>
</tr>
<tr>
<td>2</td>
<td>0.344</td>
<td>n699_s0/I0</td>
<td>terminate_s0/CE</td>
<td>ip_clk:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>-1.577</td>
<td>1.963</td>
</tr>
<tr>
<td>3</td>
<td>0.461</td>
<td>n596_s3/I1</td>
<td>rd_n_s2/D</td>
<td>ip_clk:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>-1.577</td>
<td>2.068</td>
</tr>
<tr>
<td>4</td>
<td>0.613</td>
<td>state2_8_s7/I2</td>
<td>state2_5_s0/CE</td>
<td>ip_clk:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>-1.577</td>
<td>2.232</td>
</tr>
<tr>
<td>5</td>
<td>0.687</td>
<td>state2_8_s7/I2</td>
<td>state2_6_s0/CE</td>
<td>ip_clk:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>-1.577</td>
<td>2.306</td>
</tr>
<tr>
<td>6</td>
<td>0.687</td>
<td>state2_8_s7/I2</td>
<td>state2_7_s0/CE</td>
<td>ip_clk:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>-1.577</td>
<td>2.306</td>
</tr>
<tr>
<td>7</td>
<td>0.687</td>
<td>state2_8_s7/I2</td>
<td>state2_8_s0/CE</td>
<td>ip_clk:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>-1.577</td>
<td>2.306</td>
</tr>
<tr>
<td>8</td>
<td>0.691</td>
<td>state2_8_s7/I2</td>
<td>state2_0_s0/CE</td>
<td>ip_clk:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>-1.577</td>
<td>2.310</td>
</tr>
<tr>
<td>9</td>
<td>0.691</td>
<td>state2_8_s7/I2</td>
<td>state2_1_s0/CE</td>
<td>ip_clk:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>-1.577</td>
<td>2.310</td>
</tr>
<tr>
<td>10</td>
<td>0.691</td>
<td>state2_8_s7/I2</td>
<td>state2_2_s0/CE</td>
<td>ip_clk:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>-1.577</td>
<td>2.310</td>
</tr>
<tr>
<td>11</td>
<td>0.691</td>
<td>state2_8_s7/I2</td>
<td>state2_3_s0/CE</td>
<td>ip_clk:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>-1.577</td>
<td>2.310</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>u_baudgen/bauddiv_0_s0/Q</td>
<td>u_baudgen/bauddiv_0_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>uart_data_in_4_s0/Q</td>
<td>uart_data_in_4_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_7_s3/Q</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_7_s3/D</td>
<td>ip_clk:[R]</td>
<td>ip_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1/D</td>
<td>ip_clk:[R]</td>
<td>ip_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_4_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_4_s2/D</td>
<td>ip_clk:[R]</td>
<td>ip_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_6_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_6_s2/D</td>
<td>ip_clk:[R]</td>
<td>ip_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1/D</td>
<td>ip_clk:[R]</td>
<td>ip_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE_s0/D</td>
<td>ip_clk:[R]</td>
<td>ip_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_3_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_3_s0/D</td>
<td>ip_clk:[R]</td>
<td>ip_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_0_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_0_s0/D</td>
<td>ip_clk:[R]</td>
<td>ip_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_2_s1/Q</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_2_s1/D</td>
<td>ip_clk:[R]</td>
<td>ip_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_6_s1/Q</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_6_s1/D</td>
<td>ip_clk:[R]</td>
<td>ip_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>u_sdram/sdrc_top_inst/U1/O_ctrl_fsm_wr_n_s4/Q</td>
<td>u_sdram/sdrc_top_inst/U1/O_ctrl_fsm_wr_n_s4/D</td>
<td>ip_clk:[R]</td>
<td>ip_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_0_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_0_s2/D</td>
<td>ip_clk:[R]</td>
<td>ip_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.077</td>
<td>9.327</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ip_clk</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.077</td>
<td>9.327</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ip_clk</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_data_9_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.077</td>
<td>9.327</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ip_clk</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_addr_row_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.077</td>
<td>9.327</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ip_clk</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.077</td>
<td>9.327</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ip_clk</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.077</td>
<td>9.327</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ip_clk</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.077</td>
<td>9.327</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ip_clk</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.077</td>
<td>9.327</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ip_clk</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_wr_n_i_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.077</td>
<td>9.327</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ip_clk</td>
<td>u_sdram/sdrc_top_inst/U1/Double_wrd_flag_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.077</td>
<td>9.327</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ip_clk</td>
<td>u_sdram/sdrc_top_inst/U1/O_ctrl_fsm_burst_num_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>347.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>340.929</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n854_s1/I2</td>
</tr>
<tr>
<td>341.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n854_s1/F</td>
</tr>
<tr>
<td>342.696</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s8/I0</td>
</tr>
<tr>
<td>343.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s8/F</td>
</tr>
<tr>
<td>343.801</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s4/I0</td>
</tr>
<tr>
<td>344.861</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>345.280</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>345.906</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R12C21[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>346.726</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n851_s0/I2</td>
</tr>
<tr>
<td>347.825</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n851_s0/F</td>
</tr>
<tr>
<td>347.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_3_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_3_s0</td>
</tr>
<tr>
<td>341.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.511, 47.518%; route: 4.524, 47.654%; tC2Q: 0.458, 4.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>347.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>340.929</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n854_s1/I2</td>
</tr>
<tr>
<td>341.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n854_s1/F</td>
</tr>
<tr>
<td>342.696</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s8/I0</td>
</tr>
<tr>
<td>343.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s8/F</td>
</tr>
<tr>
<td>343.801</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s4/I0</td>
</tr>
<tr>
<td>344.861</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>345.280</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>345.906</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R12C21[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>346.726</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n850_s0/I2</td>
</tr>
<tr>
<td>347.825</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n850_s0/F</td>
</tr>
<tr>
<td>347.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_4_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_4_s0</td>
</tr>
<tr>
<td>341.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.511, 47.518%; route: 4.524, 47.654%; tC2Q: 0.458, 4.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>347.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>340.929</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n854_s1/I2</td>
</tr>
<tr>
<td>341.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n854_s1/F</td>
</tr>
<tr>
<td>342.696</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s8/I0</td>
</tr>
<tr>
<td>343.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s8/F</td>
</tr>
<tr>
<td>343.801</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s4/I0</td>
</tr>
<tr>
<td>344.861</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>345.280</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>345.906</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R12C21[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>346.412</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n849_s0/I2</td>
</tr>
<tr>
<td>347.444</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n849_s0/F</td>
</tr>
<tr>
<td>347.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_5_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_5_s0</td>
</tr>
<tr>
<td>341.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.444, 48.771%; route: 4.210, 46.199%; tC2Q: 0.458, 5.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>347.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>340.929</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n854_s1/I2</td>
</tr>
<tr>
<td>341.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n854_s1/F</td>
</tr>
<tr>
<td>342.696</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s8/I0</td>
</tr>
<tr>
<td>343.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s8/F</td>
</tr>
<tr>
<td>343.801</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s4/I0</td>
</tr>
<tr>
<td>344.861</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>345.280</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>345.906</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R12C21[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>346.412</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s0/I2</td>
</tr>
<tr>
<td>347.444</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s0/F</td>
</tr>
<tr>
<td>347.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_6_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_6_s0</td>
</tr>
<tr>
<td>341.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.444, 48.771%; route: 4.210, 46.199%; tC2Q: 0.458, 5.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>347.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Double_wrd_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>340.929</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n854_s1/I2</td>
</tr>
<tr>
<td>341.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n854_s1/F</td>
</tr>
<tr>
<td>342.696</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s8/I0</td>
</tr>
<tr>
<td>343.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s8/F</td>
</tr>
<tr>
<td>343.801</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s4/I0</td>
</tr>
<tr>
<td>344.861</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>345.280</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>345.906</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R12C21[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>346.407</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n846_s18/I0</td>
</tr>
<tr>
<td>347.439</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n846_s18/F</td>
</tr>
<tr>
<td>347.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Double_wrd_flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Double_wrd_flag_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Double_wrd_flag_s0</td>
</tr>
<tr>
<td>341.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Double_wrd_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.444, 48.795%; route: 4.205, 46.172%; tC2Q: 0.458, 5.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>347.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>340.929</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n854_s1/I2</td>
</tr>
<tr>
<td>341.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n854_s1/F</td>
</tr>
<tr>
<td>342.696</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s8/I0</td>
</tr>
<tr>
<td>343.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s8/F</td>
</tr>
<tr>
<td>343.801</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s4/I0</td>
</tr>
<tr>
<td>344.861</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>345.280</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>345.906</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R12C21[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>346.731</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n854_s0/I2</td>
</tr>
<tr>
<td>347.357</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n854_s0/F</td>
</tr>
<tr>
<td>347.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_0_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_0_s0</td>
</tr>
<tr>
<td>341.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.038, 44.743%; route: 4.529, 50.178%; tC2Q: 0.458, 5.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>347.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>340.929</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n854_s1/I2</td>
</tr>
<tr>
<td>341.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n854_s1/F</td>
</tr>
<tr>
<td>342.696</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s8/I0</td>
</tr>
<tr>
<td>343.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s8/F</td>
</tr>
<tr>
<td>343.801</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s4/I0</td>
</tr>
<tr>
<td>344.861</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>345.280</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>345.906</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R12C21[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>346.731</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n853_s0/I2</td>
</tr>
<tr>
<td>347.357</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n853_s0/F</td>
</tr>
<tr>
<td>347.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_1_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_1_s0</td>
</tr>
<tr>
<td>341.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.038, 44.743%; route: 4.529, 50.178%; tC2Q: 0.458, 5.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>347.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>340.929</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n854_s1/I2</td>
</tr>
<tr>
<td>341.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n854_s1/F</td>
</tr>
<tr>
<td>342.696</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s8/I0</td>
</tr>
<tr>
<td>343.795</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s8/F</td>
</tr>
<tr>
<td>343.801</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s4/I0</td>
</tr>
<tr>
<td>344.861</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>345.280</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>345.906</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R12C21[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>346.731</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n852_s0/I2</td>
</tr>
<tr>
<td>347.357</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n852_s0/F</td>
</tr>
<tr>
<td>347.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0</td>
</tr>
<tr>
<td>341.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.038, 44.743%; route: 4.529, 50.178%; tC2Q: 0.458, 5.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>344.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>341.241</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n847_s2/I2</td>
</tr>
<tr>
<td>342.273</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n847_s2/F</td>
</tr>
<tr>
<td>343.099</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n847_s0/I1</td>
</tr>
<tr>
<td>344.198</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n847_s0/F</td>
</tr>
<tr>
<td>344.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_7_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_7_s0</td>
</tr>
<tr>
<td>341.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 36.326%; route: 3.277, 55.860%; tC2Q: 0.458, 7.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>344.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>341.414</td>
<td>2.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n1413_s2/I0</td>
</tr>
<tr>
<td>342.475</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n1413_s2/F</td>
</tr>
<tr>
<td>344.031</td>
<td>1.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[2][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_10_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_10_s0</td>
</tr>
<tr>
<td>341.370</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 18.618%; route: 4.179, 73.339%; tC2Q: 0.458, 8.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>344.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>341.414</td>
<td>2.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n1413_s2/I0</td>
</tr>
<tr>
<td>342.475</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n1413_s2/F</td>
</tr>
<tr>
<td>344.031</td>
<td>1.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_12_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_12_s0</td>
</tr>
<tr>
<td>341.370</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 18.618%; route: 4.179, 73.339%; tC2Q: 0.458, 8.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>344.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>341.414</td>
<td>2.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n1413_s2/I0</td>
</tr>
<tr>
<td>342.475</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n1413_s2/F</td>
</tr>
<tr>
<td>344.030</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_13_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_13_s0</td>
</tr>
<tr>
<td>341.370</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 18.620%; route: 4.179, 73.336%; tC2Q: 0.458, 8.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>344.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>341.414</td>
<td>2.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n1413_s2/I0</td>
</tr>
<tr>
<td>342.475</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n1413_s2/F</td>
</tr>
<tr>
<td>344.030</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_14_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_14_s0</td>
</tr>
<tr>
<td>341.370</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 18.620%; route: 4.179, 73.336%; tC2Q: 0.458, 8.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>343.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_data_len_i_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>341.414</td>
<td>2.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n1413_s2/I0</td>
</tr>
<tr>
<td>342.475</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n1413_s2/F</td>
</tr>
<tr>
<td>343.979</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Sdrc_data_len_i_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_data_len_i_1_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_data_len_i_1_s0</td>
</tr>
<tr>
<td>341.370</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_data_len_i_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 18.789%; route: 4.128, 73.094%; tC2Q: 0.458, 8.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>343.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_data_len_i_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>341.414</td>
<td>2.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n1413_s2/I0</td>
</tr>
<tr>
<td>342.475</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n1413_s2/F</td>
</tr>
<tr>
<td>343.979</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Sdrc_data_len_i_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_data_len_i_2_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_data_len_i_2_s0</td>
</tr>
<tr>
<td>341.370</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_data_len_i_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 18.789%; route: 4.128, 73.094%; tC2Q: 0.458, 8.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>343.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>341.414</td>
<td>2.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n1413_s2/I0</td>
</tr>
<tr>
<td>342.475</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n1413_s2/F</td>
</tr>
<tr>
<td>343.929</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_3_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_3_s0</td>
</tr>
<tr>
<td>341.370</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 18.955%; route: 4.078, 72.857%; tC2Q: 0.458, 8.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>343.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>341.414</td>
<td>2.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n1413_s2/I0</td>
</tr>
<tr>
<td>342.475</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n1413_s2/F</td>
</tr>
<tr>
<td>343.929</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_5_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_5_s0</td>
</tr>
<tr>
<td>341.370</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 18.955%; route: 4.078, 72.857%; tC2Q: 0.458, 8.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>343.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>341.414</td>
<td>2.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n1413_s2/I0</td>
</tr>
<tr>
<td>342.475</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n1413_s2/F</td>
</tr>
<tr>
<td>343.696</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_7_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_7_s0</td>
</tr>
<tr>
<td>341.370</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C24[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 19.781%; route: 3.844, 71.674%; tC2Q: 0.458, 8.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>343.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>341.414</td>
<td>2.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n1413_s2/I0</td>
</tr>
<tr>
<td>342.475</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n1413_s2/F</td>
</tr>
<tr>
<td>343.658</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_9_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_9_s0</td>
</tr>
<tr>
<td>341.370</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 19.920%; route: 3.807, 71.475%; tC2Q: 0.458, 8.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>343.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>341.414</td>
<td>2.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n1413_s2/I0</td>
</tr>
<tr>
<td>342.475</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n1413_s2/F</td>
</tr>
<tr>
<td>343.658</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_15_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_15_s0</td>
</tr>
<tr>
<td>341.370</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 19.920%; route: 3.807, 71.475%; tC2Q: 0.458, 8.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>343.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>341.414</td>
<td>2.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n1413_s2/I0</td>
</tr>
<tr>
<td>342.475</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n1413_s2/F</td>
</tr>
<tr>
<td>343.658</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_16_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_16_s0</td>
</tr>
<tr>
<td>341.370</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 19.920%; route: 3.807, 71.475%; tC2Q: 0.458, 8.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>343.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>341.414</td>
<td>2.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n1413_s2/I0</td>
</tr>
<tr>
<td>342.475</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n1413_s2/F</td>
</tr>
<tr>
<td>343.658</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_17_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_17_s0</td>
</tr>
<tr>
<td>341.370</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 19.920%; route: 3.807, 71.475%; tC2Q: 0.458, 8.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>343.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>341.414</td>
<td>2.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n1413_s2/I0</td>
</tr>
<tr>
<td>342.475</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n1413_s2/F</td>
</tr>
<tr>
<td>343.658</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_18_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_18_s0</td>
</tr>
<tr>
<td>341.370</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 19.920%; route: 3.807, 71.475%; tC2Q: 0.458, 8.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>343.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>341.414</td>
<td>2.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n1413_s2/I0</td>
</tr>
<tr>
<td>342.475</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n1413_s2/F</td>
</tr>
<tr>
<td>343.658</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_19_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_19_s0</td>
</tr>
<tr>
<td>341.370</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 19.920%; route: 3.807, 71.475%; tC2Q: 0.458, 8.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>343.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>341.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>336.000</td>
<td>336.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>336.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>338.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>338.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>338.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/Q</td>
</tr>
<tr>
<td>341.414</td>
<td>2.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n1413_s2/I0</td>
</tr>
<tr>
<td>342.475</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n1413_s2/F</td>
</tr>
<tr>
<td>343.649</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>340.000</td>
<td>340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>341.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_11_s0/CLK</td>
</tr>
<tr>
<td>341.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_11_s0</td>
</tr>
<tr>
<td>341.370</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 19.954%; route: 3.798, 71.426%; tC2Q: 0.458, 8.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>421.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>421.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>n597_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>421.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">n597_s3/I3</td>
</tr>
<tr>
<td>421.715</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td style=" background: #97FFFF;">n597_s3/F</td>
</tr>
<tr>
<td>421.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">wr_n_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>421.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>421.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2/CLK</td>
</tr>
<tr>
<td>421.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>wr_n_s2</td>
</tr>
<tr>
<td>421.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>wr_n_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 21.689%; route: 0.000, 0.000%; tC2Q: 1.343, 78.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>421.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>421.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>n699_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>terminate_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>421.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[3][A]</td>
<td style=" font-weight:bold;">n699_s0/I0</td>
</tr>
<tr>
<td>421.727</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C12[3][A]</td>
<td style=" background: #97FFFF;">n699_s0/F</td>
</tr>
<tr>
<td>421.963</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td style=" font-weight:bold;">terminate_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>421.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>421.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>terminate_s0/CLK</td>
</tr>
<tr>
<td>421.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>terminate_s0</td>
</tr>
<tr>
<td>421.619</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>terminate_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 19.608%; route: 0.237, 12.060%; tC2Q: 1.342, 68.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>421.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>n596_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>rd_n_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>421.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">n596_s3/I1</td>
</tr>
<tr>
<td>422.068</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">n596_s3/F</td>
</tr>
<tr>
<td>422.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">rd_n_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>421.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>421.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>rd_n_s2/CLK</td>
</tr>
<tr>
<td>421.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rd_n_s2</td>
</tr>
<tr>
<td>421.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>rd_n_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 35.112%; route: 0.000, 0.000%; tC2Q: 1.342, 64.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>421.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>state2_8_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>state2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>421.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td style=" font-weight:bold;">state2_8_s7/I2</td>
</tr>
<tr>
<td>421.728</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">state2_8_s7/F</td>
</tr>
<tr>
<td>422.232</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" font-weight:bold;">state2_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>421.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>421.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td>state2_5_s0/CLK</td>
</tr>
<tr>
<td>421.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>state2_5_s0</td>
</tr>
<tr>
<td>421.619</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[2][A]</td>
<td>state2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.250%; route: 0.504, 22.570%; tC2Q: 1.343, 60.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>421.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>state2_8_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>state2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>421.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td style=" font-weight:bold;">state2_8_s7/I2</td>
</tr>
<tr>
<td>421.728</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">state2_8_s7/F</td>
</tr>
<tr>
<td>422.306</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td style=" font-weight:bold;">state2_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>421.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>421.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>state2_6_s0/CLK</td>
</tr>
<tr>
<td>421.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>state2_6_s0</td>
</tr>
<tr>
<td>421.619</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>state2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 16.697%; route: 0.578, 25.054%; tC2Q: 1.343, 58.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>421.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>state2_8_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>state2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>421.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td style=" font-weight:bold;">state2_8_s7/I2</td>
</tr>
<tr>
<td>421.728</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">state2_8_s7/F</td>
</tr>
<tr>
<td>422.306</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td style=" font-weight:bold;">state2_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>421.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>421.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>state2_7_s0/CLK</td>
</tr>
<tr>
<td>421.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>state2_7_s0</td>
</tr>
<tr>
<td>421.619</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>state2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 16.697%; route: 0.578, 25.054%; tC2Q: 1.343, 58.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>421.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>state2_8_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>state2_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>421.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td style=" font-weight:bold;">state2_8_s7/I2</td>
</tr>
<tr>
<td>421.728</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">state2_8_s7/F</td>
</tr>
<tr>
<td>422.306</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td style=" font-weight:bold;">state2_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>421.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>421.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>state2_8_s0/CLK</td>
</tr>
<tr>
<td>421.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>state2_8_s0</td>
</tr>
<tr>
<td>421.619</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>state2_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 16.697%; route: 0.578, 25.054%; tC2Q: 1.343, 58.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>421.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>state2_8_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>state2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>421.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td style=" font-weight:bold;">state2_8_s7/I2</td>
</tr>
<tr>
<td>421.728</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">state2_8_s7/F</td>
</tr>
<tr>
<td>422.310</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" font-weight:bold;">state2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>421.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>421.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>state2_0_s0/CLK</td>
</tr>
<tr>
<td>421.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>state2_0_s0</td>
</tr>
<tr>
<td>421.619</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>state2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 16.670%; route: 0.581, 25.176%; tC2Q: 1.343, 58.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>421.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>state2_8_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>state2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>421.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td style=" font-weight:bold;">state2_8_s7/I2</td>
</tr>
<tr>
<td>421.728</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">state2_8_s7/F</td>
</tr>
<tr>
<td>422.310</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[2][B]</td>
<td style=" font-weight:bold;">state2_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>421.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>421.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[2][B]</td>
<td>state2_1_s0/CLK</td>
</tr>
<tr>
<td>421.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>state2_1_s0</td>
</tr>
<tr>
<td>421.619</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C11[2][B]</td>
<td>state2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 16.670%; route: 0.581, 25.176%; tC2Q: 1.343, 58.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>421.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>state2_8_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>state2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>421.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td style=" font-weight:bold;">state2_8_s7/I2</td>
</tr>
<tr>
<td>421.728</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">state2_8_s7/F</td>
</tr>
<tr>
<td>422.310</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td style=" font-weight:bold;">state2_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>421.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>421.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td>state2_2_s0/CLK</td>
</tr>
<tr>
<td>421.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>state2_2_s0</td>
</tr>
<tr>
<td>421.619</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C11[0][B]</td>
<td>state2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 16.670%; route: 0.581, 25.176%; tC2Q: 1.343, 58.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>421.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>state2_8_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>state2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>421.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td style=" font-weight:bold;">state2_8_s7/I2</td>
</tr>
<tr>
<td>421.728</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">state2_8_s7/F</td>
</tr>
<tr>
<td>422.310</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[2][A]</td>
<td style=" font-weight:bold;">state2_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>421.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>421.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[2][A]</td>
<td>state2_3_s0/CLK</td>
</tr>
<tr>
<td>421.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>state2_3_s0</td>
</tr>
<tr>
<td>421.619</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C11[2][A]</td>
<td>state2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 16.670%; route: 0.581, 25.176%; tC2Q: 1.343, 58.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_baudgen/bauddiv_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_baudgen/bauddiv_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td>u_baudgen/bauddiv_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C13[0][A]</td>
<td style=" font-weight:bold;">u_baudgen/bauddiv_0_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td>u_baudgen/n31_s2/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td style=" background: #97FFFF;">u_baudgen/n31_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td style=" font-weight:bold;">u_baudgen/bauddiv_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td>u_baudgen/bauddiv_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C13[0][A]</td>
<td>u_baudgen/bauddiv_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_in_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>uart_data_in_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td style=" font-weight:bold;">uart_data_in_4_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>n377_s21/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">n377_s21/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" font-weight:bold;">uart_data_in_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>uart_data_in_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>uart_data_in_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_7_s3/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U2/Count_autorefresh_7_s3/Q</td>
</tr>
<tr>
<td>1.372</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_sdram/sdrc_top_inst/U2/n47_s7/I2</td>
</tr>
<tr>
<td>1.744</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U2/n47_s7/F</td>
</tr>
<tr>
<td>1.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U2/Count_autorefresh_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_7_s3/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.372</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n131_s3/I0</td>
</tr>
<tr>
<td>1.744</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n131_s3/F</td>
</tr>
<tr>
<td>1.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_4_s2/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_4_s2/Q</td>
</tr>
<tr>
<td>1.372</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n634_s9/I2</td>
</tr>
<tr>
<td>1.744</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n634_s9/F</td>
</tr>
<tr>
<td>1.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_4_s2/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_6_s2/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_6_s2/Q</td>
</tr>
<tr>
<td>1.372</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n630_s7/I2</td>
</tr>
<tr>
<td>1.744</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n630_s7/F</td>
</tr>
<tr>
<td>1.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_6_s2/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1/Q</td>
</tr>
<tr>
<td>1.372</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n612_s6/I2</td>
</tr>
<tr>
<td>1.744</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n612_s6/F</td>
</tr>
<tr>
<td>1.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE_s0/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE_s0/Q</td>
</tr>
<tr>
<td>1.372</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n93_s10/I1</td>
</tr>
<tr>
<td>1.744</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n93_s10/F</td>
</tr>
<tr>
<td>1.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE_s0/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_3_s0/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_init_delay_3_s0/Q</td>
</tr>
<tr>
<td>1.372</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n7_s0/I3</td>
</tr>
<tr>
<td>1.744</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n7_s0/F</td>
</tr>
<tr>
<td>1.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_init_delay_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_3_s0/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_0_s0/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_init_delay_0_s0/Q</td>
</tr>
<tr>
<td>1.372</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n10_s2/I0</td>
</tr>
<tr>
<td>1.744</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n10_s2/F</td>
</tr>
<tr>
<td>1.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_init_delay_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_0_s0/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_2_s1/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U2/Count_autorefresh_2_s1/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_sdram/sdrc_top_inst/U2/n52_s3/I2</td>
</tr>
<tr>
<td>1.745</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U2/n52_s3/F</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U2/Count_autorefresh_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_2_s1/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_6_s1/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C28[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U2/Count_autorefresh_6_s1/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>u_sdram/sdrc_top_inst/U2/n48_s3/I2</td>
</tr>
<tr>
<td>1.745</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U2/n48_s3/F</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U2/Count_autorefresh_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_6_s1/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U1/O_ctrl_fsm_wr_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/O_ctrl_fsm_wr_n_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/O_ctrl_fsm_wr_n_s4/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/O_ctrl_fsm_wr_n_s4/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n573_s13/I1</td>
</tr>
<tr>
<td>1.745</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n573_s13/F</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/O_ctrl_fsm_wr_n_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/O_ctrl_fsm_wr_n_s4/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/O_ctrl_fsm_wr_n_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ip_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ip_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_0_s2/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_0_s2/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n642_s7/I2</td>
</tr>
<tr>
<td>1.745</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n642_s7/F</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>305</td>
<td>R17C12[1][B]</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_0_s2/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.327</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ip_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>11.709</td>
<td>1.709</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>21.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.327</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ip_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_data_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>11.709</td>
<td>1.709</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_data_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>21.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_data_9_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.327</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ip_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_addr_row_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>11.709</td>
<td>1.709</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_addr_row_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>21.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_addr_row_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.327</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ip_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>11.709</td>
<td>1.709</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>21.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.327</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ip_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>11.709</td>
<td>1.709</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>21.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.327</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ip_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>11.709</td>
<td>1.709</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>21.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.327</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ip_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>11.709</td>
<td>1.709</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>21.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.327</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ip_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_wr_n_i_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>11.709</td>
<td>1.709</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_wr_n_i_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>21.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/sdrc_top_inst/U1/Sdrc_wr_n_i_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.327</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ip_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/sdrc_top_inst/U1/Double_wrd_flag_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>11.709</td>
<td>1.709</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/sdrc_top_inst/U1/Double_wrd_flag_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>21.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/sdrc_top_inst/U1/Double_wrd_flag_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.327</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ip_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/sdrc_top_inst/U1/O_ctrl_fsm_burst_num_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>11.709</td>
<td>1.709</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/sdrc_top_inst/U1/O_ctrl_fsm_burst_num_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ip_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ip_clk_s0/Q</td>
</tr>
<tr>
<td>21.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/sdrc_top_inst/U1/O_ctrl_fsm_burst_num_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>305</td>
<td>ip_clk</td>
<td>-2.193</td>
<td>2.035</td>
</tr>
<tr>
<td>72</td>
<td>clk12M_d</td>
<td>-6.812</td>
<td>0.262</td>
</tr>
<tr>
<td>59</td>
<td>User_model_state.STATE_IDLE</td>
<td>13.917</td>
<td>2.039</td>
</tr>
<tr>
<td>38</td>
<td>n1413</td>
<td>-2.660</td>
<td>1.839</td>
</tr>
<tr>
<td>30</td>
<td>O_ctrl_fsm_addr_bk_1</td>
<td>14.537</td>
<td>1.524</td>
</tr>
<tr>
<td>30</td>
<td>O_ctrl_fsm_addr_col_7</td>
<td>13.043</td>
<td>1.380</td>
</tr>
<tr>
<td>29</td>
<td>User_model_state.STATE_WRITE</td>
<td>12.085</td>
<td>1.981</td>
</tr>
<tr>
<td>29</td>
<td>n229</td>
<td>14.270</td>
<td>1.509</td>
</tr>
<tr>
<td>22</td>
<td>n498_13</td>
<td>13.850</td>
<td>1.528</td>
</tr>
<tr>
<td>22</td>
<td>Cmd_fsm_state.SDRC_STATE_IDLE</td>
<td>12.173</td>
<td>1.178</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C25</td>
<td>91.67%</td>
</tr>
<tr>
<td>R11C24</td>
<td>83.33%</td>
</tr>
<tr>
<td>R11C17</td>
<td>81.94%</td>
</tr>
<tr>
<td>R16C22</td>
<td>81.94%</td>
</tr>
<tr>
<td>R15C21</td>
<td>81.94%</td>
</tr>
<tr>
<td>R11C16</td>
<td>80.56%</td>
</tr>
<tr>
<td>R14C20</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C19</td>
<td>79.17%</td>
</tr>
<tr>
<td>R16C21</td>
<td>79.17%</td>
</tr>
<tr>
<td>R12C23</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk12M -period 84 -waveform {0 42} [get_ports {clk12M}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
