// Seed: 4190353984
module module_0 (
    output wand  id_0,
    input  wand  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output tri0  id_4,
    input  tri1  id_5,
    input  tri0  id_6,
    output tri   id_7,
    input  wire  id_8,
    input  uwire id_9,
    input  wor   id_10
);
  assign id_7 = id_5;
  uwire id_12;
  assign id_7  = id_1;
  assign id_12 = -1'b0;
endmodule
module module_1 #(
    parameter id_12 = 32'd28,
    parameter id_8  = 32'd88
) (
    input wor id_0,
    input tri0 id_1,
    input tri1 id_2
    , id_17,
    input wire id_3,
    output wire id_4,
    input tri0 id_5,
    input uwire id_6,
    output supply1 id_7,
    input tri _id_8,
    input tri0 id_9,
    input tri id_10,
    output wor id_11,
    input tri0 _id_12,
    input tri0 id_13,
    output tri0 id_14,
    input wor id_15
);
  assign id_4  = id_1;
  assign id_11 = 1;
  parameter id_18 = 1 * 1;
  wire [(  id_12  ) : id_8] id_19;
  always_ff @(*);
  module_0 modCall_1 (
      id_14,
      id_15,
      id_2,
      id_13,
      id_14,
      id_3,
      id_0,
      id_11,
      id_1,
      id_6,
      id_9
  );
  assign modCall_1.id_2 = 0;
  assign id_4 = 1;
endmodule
