#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x59af4bfc4210 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x59af4bfc43a0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x59af4bfdb680 .functor NOT 1, L_0x59af4c004440, C4<0>, C4<0>, C4<0>;
L_0x59af4c0041a0 .functor XOR 1, L_0x59af4c004040, L_0x59af4c004100, C4<0>, C4<0>;
L_0x59af4c004330 .functor XOR 1, L_0x59af4c0041a0, L_0x59af4c004260, C4<0>, C4<0>;
v0x59af4bffec00_0 .net *"_ivl_10", 0 0, L_0x59af4c004260;  1 drivers
v0x59af4bffed00_0 .net *"_ivl_12", 0 0, L_0x59af4c004330;  1 drivers
v0x59af4bffede0_0 .net *"_ivl_2", 0 0, L_0x59af4c000980;  1 drivers
v0x59af4bffeea0_0 .net *"_ivl_4", 0 0, L_0x59af4c004040;  1 drivers
v0x59af4bffef80_0 .net *"_ivl_6", 0 0, L_0x59af4c004100;  1 drivers
v0x59af4bfff0b0_0 .net *"_ivl_8", 0 0, L_0x59af4c0041a0;  1 drivers
v0x59af4bfff190_0 .net "a", 0 0, v0x59af4bffacf0_0;  1 drivers
v0x59af4bfff230_0 .net "b", 0 0, v0x59af4bffad90_0;  1 drivers
v0x59af4bfff2d0_0 .net "c", 0 0, v0x59af4bffae30_0;  1 drivers
v0x59af4bfff370_0 .var "clk", 0 0;
v0x59af4bfff410_0 .net "d", 0 0, v0x59af4bffaf70_0;  1 drivers
v0x59af4bfff4b0_0 .net "q_dut", 0 0, L_0x59af4c003d20;  1 drivers
v0x59af4bfff550_0 .net "q_ref", 0 0, L_0x59af4bfb2b60;  1 drivers
v0x59af4bfff5f0_0 .var/2u "stats1", 159 0;
v0x59af4bfff690_0 .var/2u "strobe", 0 0;
v0x59af4bfff730_0 .net "tb_match", 0 0, L_0x59af4c004440;  1 drivers
v0x59af4bfff7f0_0 .net "tb_mismatch", 0 0, L_0x59af4bfdb680;  1 drivers
v0x59af4bfff8b0_0 .net "wavedrom_enable", 0 0, v0x59af4bffb060_0;  1 drivers
v0x59af4bfff950_0 .net "wavedrom_title", 511 0, v0x59af4bffb100_0;  1 drivers
L_0x59af4c000980 .concat [ 1 0 0 0], L_0x59af4bfb2b60;
L_0x59af4c004040 .concat [ 1 0 0 0], L_0x59af4bfb2b60;
L_0x59af4c004100 .concat [ 1 0 0 0], L_0x59af4c003d20;
L_0x59af4c004260 .concat [ 1 0 0 0], L_0x59af4bfb2b60;
L_0x59af4c004440 .cmp/eeq 1, L_0x59af4c000980, L_0x59af4c004330;
S_0x59af4bfc8cd0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x59af4bfc43a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x59af4bfb2b60 .functor OR 1, v0x59af4bffae30_0, v0x59af4bffad90_0, C4<0>, C4<0>;
v0x59af4bfdb820_0 .net "a", 0 0, v0x59af4bffacf0_0;  alias, 1 drivers
v0x59af4bfdb8c0_0 .net "b", 0 0, v0x59af4bffad90_0;  alias, 1 drivers
v0x59af4bfb2cc0_0 .net "c", 0 0, v0x59af4bffae30_0;  alias, 1 drivers
v0x59af4bfb2d60_0 .net "d", 0 0, v0x59af4bffaf70_0;  alias, 1 drivers
v0x59af4bffa330_0 .net "q", 0 0, L_0x59af4bfb2b60;  alias, 1 drivers
S_0x59af4bffa4e0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x59af4bfc43a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x59af4bffacf0_0 .var "a", 0 0;
v0x59af4bffad90_0 .var "b", 0 0;
v0x59af4bffae30_0 .var "c", 0 0;
v0x59af4bffaed0_0 .net "clk", 0 0, v0x59af4bfff370_0;  1 drivers
v0x59af4bffaf70_0 .var "d", 0 0;
v0x59af4bffb060_0 .var "wavedrom_enable", 0 0;
v0x59af4bffb100_0 .var "wavedrom_title", 511 0;
E_0x59af4bfc3cc0/0 .event negedge, v0x59af4bffaed0_0;
E_0x59af4bfc3cc0/1 .event posedge, v0x59af4bffaed0_0;
E_0x59af4bfc3cc0 .event/or E_0x59af4bfc3cc0/0, E_0x59af4bfc3cc0/1;
E_0x59af4bfc3f10 .event posedge, v0x59af4bffaed0_0;
E_0x59af4bfab820 .event negedge, v0x59af4bffaed0_0;
S_0x59af4bffa7f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x59af4bffa4e0;
 .timescale -12 -12;
v0x59af4bffa9f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x59af4bffaaf0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x59af4bffa4e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x59af4bffb260 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x59af4bfc43a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x59af4bfc9700 .functor NOT 1, v0x59af4bffacf0_0, C4<0>, C4<0>, C4<0>;
L_0x59af4bfffbb0 .functor NOT 1, v0x59af4bffad90_0, C4<0>, C4<0>, C4<0>;
L_0x59af4bfffc70 .functor AND 1, L_0x59af4bfc9700, L_0x59af4bfffbb0, C4<1>, C4<1>;
L_0x59af4bfffd10 .functor NOT 1, v0x59af4bffae30_0, C4<0>, C4<0>, C4<0>;
L_0x59af4bfffdb0 .functor AND 1, L_0x59af4bfffc70, L_0x59af4bfffd10, C4<1>, C4<1>;
L_0x59af4bfffe70 .functor AND 1, L_0x59af4bfffdb0, v0x59af4bffaf70_0, C4<1>, C4<1>;
L_0x59af4c000000 .functor NOT 1, v0x59af4bffacf0_0, C4<0>, C4<0>, C4<0>;
L_0x59af4c000070 .functor NOT 1, v0x59af4bffad90_0, C4<0>, C4<0>, C4<0>;
L_0x59af4c000130 .functor AND 1, L_0x59af4c000000, L_0x59af4c000070, C4<1>, C4<1>;
L_0x59af4c0001f0 .functor AND 1, L_0x59af4c000130, v0x59af4bffae30_0, C4<1>, C4<1>;
L_0x59af4c000310 .functor NOT 1, v0x59af4bffaf70_0, C4<0>, C4<0>, C4<0>;
L_0x59af4c000380 .functor AND 1, L_0x59af4c0001f0, L_0x59af4c000310, C4<1>, C4<1>;
L_0x59af4c0004b0 .functor OR 1, L_0x59af4bfffe70, L_0x59af4c000380, C4<0>, C4<0>;
L_0x59af4c0005c0 .functor NOT 1, v0x59af4bffacf0_0, C4<0>, C4<0>, C4<0>;
L_0x59af4c000440 .functor AND 1, L_0x59af4c0005c0, v0x59af4bffad90_0, C4<1>, C4<1>;
L_0x59af4c000700 .functor NOT 1, v0x59af4bffae30_0, C4<0>, C4<0>, C4<0>;
L_0x59af4c000800 .functor AND 1, L_0x59af4c000440, L_0x59af4c000700, C4<1>, C4<1>;
L_0x59af4c000910 .functor NOT 1, v0x59af4bffaf70_0, C4<0>, C4<0>, C4<0>;
L_0x59af4c000a20 .functor AND 1, L_0x59af4c000800, L_0x59af4c000910, C4<1>, C4<1>;
L_0x59af4c000b30 .functor OR 1, L_0x59af4c0004b0, L_0x59af4c000a20, C4<0>, C4<0>;
L_0x59af4c000cf0 .functor NOT 1, v0x59af4bffacf0_0, C4<0>, C4<0>, C4<0>;
L_0x59af4c000d60 .functor AND 1, L_0x59af4c000cf0, v0x59af4bffad90_0, C4<1>, C4<1>;
L_0x59af4c000ff0 .functor NOT 1, v0x59af4bffae30_0, C4<0>, C4<0>, C4<0>;
L_0x59af4c001170 .functor AND 1, L_0x59af4c000d60, L_0x59af4c000ff0, C4<1>, C4<1>;
L_0x59af4c001350 .functor AND 1, L_0x59af4c001170, v0x59af4bffaf70_0, C4<1>, C4<1>;
L_0x59af4c001410 .functor OR 1, L_0x59af4c000b30, L_0x59af4c001350, C4<0>, C4<0>;
L_0x59af4c001600 .functor NOT 1, v0x59af4bffacf0_0, C4<0>, C4<0>, C4<0>;
L_0x59af4c001780 .functor AND 1, L_0x59af4c001600, v0x59af4bffad90_0, C4<1>, C4<1>;
L_0x59af4c001930 .functor AND 1, L_0x59af4c001780, v0x59af4bffae30_0, C4<1>, C4<1>;
L_0x59af4c0019f0 .functor NOT 1, v0x59af4bffaf70_0, C4<0>, C4<0>, C4<0>;
L_0x59af4c001c70 .functor AND 1, L_0x59af4c001930, L_0x59af4c0019f0, C4<1>, C4<1>;
L_0x59af4c001d80 .functor OR 1, L_0x59af4c001410, L_0x59af4c001c70, C4<0>, C4<0>;
L_0x59af4c001fa0 .functor NOT 1, v0x59af4bffad90_0, C4<0>, C4<0>, C4<0>;
L_0x59af4c002010 .functor AND 1, v0x59af4bffacf0_0, L_0x59af4c001fa0, C4<1>, C4<1>;
L_0x59af4c0021f0 .functor AND 1, L_0x59af4c002010, v0x59af4bffae30_0, C4<1>, C4<1>;
L_0x59af4c0022b0 .functor NOT 1, v0x59af4bffaf70_0, C4<0>, C4<0>, C4<0>;
L_0x59af4c002450 .functor AND 1, L_0x59af4c0021f0, L_0x59af4c0022b0, C4<1>, C4<1>;
L_0x59af4c002560 .functor OR 1, L_0x59af4c001d80, L_0x59af4c002450, C4<0>, C4<0>;
L_0x59af4c0027b0 .functor NOT 1, v0x59af4bffad90_0, C4<0>, C4<0>, C4<0>;
L_0x59af4c002820 .functor AND 1, v0x59af4bffacf0_0, L_0x59af4c0027b0, C4<1>, C4<1>;
L_0x59af4c002a30 .functor NOT 1, v0x59af4bffae30_0, C4<0>, C4<0>, C4<0>;
L_0x59af4c002aa0 .functor AND 1, L_0x59af4c002820, L_0x59af4c002a30, C4<1>, C4<1>;
L_0x59af4c002d10 .functor AND 1, L_0x59af4c002aa0, v0x59af4bffaf70_0, C4<1>, C4<1>;
L_0x59af4c002dd0 .functor OR 1, L_0x59af4c002560, L_0x59af4c002d10, C4<0>, C4<0>;
L_0x59af4c003050 .functor AND 1, v0x59af4bffacf0_0, v0x59af4bffad90_0, C4<1>, C4<1>;
L_0x59af4c0030c0 .functor NOT 1, v0x59af4bffae30_0, C4<0>, C4<0>, C4<0>;
L_0x59af4c0032b0 .functor AND 1, L_0x59af4c003050, L_0x59af4c0030c0, C4<1>, C4<1>;
L_0x59af4c0033c0 .functor NOT 1, v0x59af4bffaf70_0, C4<0>, C4<0>, C4<0>;
L_0x59af4c0035c0 .functor AND 1, L_0x59af4c0032b0, L_0x59af4c0033c0, C4<1>, C4<1>;
L_0x59af4c0036d0 .functor OR 1, L_0x59af4c002dd0, L_0x59af4c0035c0, C4<0>, C4<0>;
L_0x59af4c003980 .functor AND 1, v0x59af4bffacf0_0, v0x59af4bffad90_0, C4<1>, C4<1>;
L_0x59af4c0039f0 .functor AND 1, L_0x59af4c003980, v0x59af4bffae30_0, C4<1>, C4<1>;
L_0x59af4c003c60 .functor AND 1, L_0x59af4c0039f0, v0x59af4bffaf70_0, C4<1>, C4<1>;
L_0x59af4c003d20 .functor OR 1, L_0x59af4c0036d0, L_0x59af4c003c60, C4<0>, C4<0>;
v0x59af4bffb440_0 .net *"_ivl_0", 0 0, L_0x59af4bfc9700;  1 drivers
v0x59af4bffb520_0 .net *"_ivl_10", 0 0, L_0x59af4bfffe70;  1 drivers
v0x59af4bffb600_0 .net *"_ivl_100", 0 0, L_0x59af4c003980;  1 drivers
v0x59af4bffb6f0_0 .net *"_ivl_102", 0 0, L_0x59af4c0039f0;  1 drivers
v0x59af4bffb7d0_0 .net *"_ivl_104", 0 0, L_0x59af4c003c60;  1 drivers
v0x59af4bffb900_0 .net *"_ivl_12", 0 0, L_0x59af4c000000;  1 drivers
v0x59af4bffb9e0_0 .net *"_ivl_14", 0 0, L_0x59af4c000070;  1 drivers
v0x59af4bffbac0_0 .net *"_ivl_16", 0 0, L_0x59af4c000130;  1 drivers
v0x59af4bffbba0_0 .net *"_ivl_18", 0 0, L_0x59af4c0001f0;  1 drivers
v0x59af4bffbc80_0 .net *"_ivl_2", 0 0, L_0x59af4bfffbb0;  1 drivers
v0x59af4bffbd60_0 .net *"_ivl_20", 0 0, L_0x59af4c000310;  1 drivers
v0x59af4bffbe40_0 .net *"_ivl_22", 0 0, L_0x59af4c000380;  1 drivers
v0x59af4bffbf20_0 .net *"_ivl_24", 0 0, L_0x59af4c0004b0;  1 drivers
v0x59af4bffc000_0 .net *"_ivl_26", 0 0, L_0x59af4c0005c0;  1 drivers
v0x59af4bffc0e0_0 .net *"_ivl_28", 0 0, L_0x59af4c000440;  1 drivers
v0x59af4bffc1c0_0 .net *"_ivl_30", 0 0, L_0x59af4c000700;  1 drivers
v0x59af4bffc2a0_0 .net *"_ivl_32", 0 0, L_0x59af4c000800;  1 drivers
v0x59af4bffc380_0 .net *"_ivl_34", 0 0, L_0x59af4c000910;  1 drivers
v0x59af4bffc460_0 .net *"_ivl_36", 0 0, L_0x59af4c000a20;  1 drivers
v0x59af4bffc540_0 .net *"_ivl_38", 0 0, L_0x59af4c000b30;  1 drivers
v0x59af4bffc620_0 .net *"_ivl_4", 0 0, L_0x59af4bfffc70;  1 drivers
v0x59af4bffc700_0 .net *"_ivl_40", 0 0, L_0x59af4c000cf0;  1 drivers
v0x59af4bffc7e0_0 .net *"_ivl_42", 0 0, L_0x59af4c000d60;  1 drivers
v0x59af4bffc8c0_0 .net *"_ivl_44", 0 0, L_0x59af4c000ff0;  1 drivers
v0x59af4bffc9a0_0 .net *"_ivl_46", 0 0, L_0x59af4c001170;  1 drivers
v0x59af4bffca80_0 .net *"_ivl_48", 0 0, L_0x59af4c001350;  1 drivers
v0x59af4bffcb60_0 .net *"_ivl_50", 0 0, L_0x59af4c001410;  1 drivers
v0x59af4bffcc40_0 .net *"_ivl_52", 0 0, L_0x59af4c001600;  1 drivers
v0x59af4bffcd20_0 .net *"_ivl_54", 0 0, L_0x59af4c001780;  1 drivers
v0x59af4bffce00_0 .net *"_ivl_56", 0 0, L_0x59af4c001930;  1 drivers
v0x59af4bffcee0_0 .net *"_ivl_58", 0 0, L_0x59af4c0019f0;  1 drivers
v0x59af4bffcfc0_0 .net *"_ivl_6", 0 0, L_0x59af4bfffd10;  1 drivers
v0x59af4bffd0a0_0 .net *"_ivl_60", 0 0, L_0x59af4c001c70;  1 drivers
v0x59af4bffd390_0 .net *"_ivl_62", 0 0, L_0x59af4c001d80;  1 drivers
v0x59af4bffd470_0 .net *"_ivl_64", 0 0, L_0x59af4c001fa0;  1 drivers
v0x59af4bffd550_0 .net *"_ivl_66", 0 0, L_0x59af4c002010;  1 drivers
v0x59af4bffd630_0 .net *"_ivl_68", 0 0, L_0x59af4c0021f0;  1 drivers
v0x59af4bffd710_0 .net *"_ivl_70", 0 0, L_0x59af4c0022b0;  1 drivers
v0x59af4bffd7f0_0 .net *"_ivl_72", 0 0, L_0x59af4c002450;  1 drivers
v0x59af4bffd8d0_0 .net *"_ivl_74", 0 0, L_0x59af4c002560;  1 drivers
v0x59af4bffd9b0_0 .net *"_ivl_76", 0 0, L_0x59af4c0027b0;  1 drivers
v0x59af4bffda90_0 .net *"_ivl_78", 0 0, L_0x59af4c002820;  1 drivers
v0x59af4bffdb70_0 .net *"_ivl_8", 0 0, L_0x59af4bfffdb0;  1 drivers
v0x59af4bffdc50_0 .net *"_ivl_80", 0 0, L_0x59af4c002a30;  1 drivers
v0x59af4bffdd30_0 .net *"_ivl_82", 0 0, L_0x59af4c002aa0;  1 drivers
v0x59af4bffde10_0 .net *"_ivl_84", 0 0, L_0x59af4c002d10;  1 drivers
v0x59af4bffdef0_0 .net *"_ivl_86", 0 0, L_0x59af4c002dd0;  1 drivers
v0x59af4bffdfd0_0 .net *"_ivl_88", 0 0, L_0x59af4c003050;  1 drivers
v0x59af4bffe0b0_0 .net *"_ivl_90", 0 0, L_0x59af4c0030c0;  1 drivers
v0x59af4bffe190_0 .net *"_ivl_92", 0 0, L_0x59af4c0032b0;  1 drivers
v0x59af4bffe270_0 .net *"_ivl_94", 0 0, L_0x59af4c0033c0;  1 drivers
v0x59af4bffe350_0 .net *"_ivl_96", 0 0, L_0x59af4c0035c0;  1 drivers
v0x59af4bffe430_0 .net *"_ivl_98", 0 0, L_0x59af4c0036d0;  1 drivers
v0x59af4bffe510_0 .net "a", 0 0, v0x59af4bffacf0_0;  alias, 1 drivers
v0x59af4bffe5b0_0 .net "b", 0 0, v0x59af4bffad90_0;  alias, 1 drivers
v0x59af4bffe6a0_0 .net "c", 0 0, v0x59af4bffae30_0;  alias, 1 drivers
v0x59af4bffe790_0 .net "d", 0 0, v0x59af4bffaf70_0;  alias, 1 drivers
v0x59af4bffe880_0 .net "q", 0 0, L_0x59af4c003d20;  alias, 1 drivers
S_0x59af4bffe9e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x59af4bfc43a0;
 .timescale -12 -12;
E_0x59af4bfc3a60 .event anyedge, v0x59af4bfff690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x59af4bfff690_0;
    %nor/r;
    %assign/vec4 v0x59af4bfff690_0, 0;
    %wait E_0x59af4bfc3a60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x59af4bffa4e0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x59af4bffaf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59af4bffae30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59af4bffad90_0, 0;
    %assign/vec4 v0x59af4bffacf0_0, 0;
    %wait E_0x59af4bfab820;
    %wait E_0x59af4bfc3f10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x59af4bffaf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59af4bffae30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59af4bffad90_0, 0;
    %assign/vec4 v0x59af4bffacf0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59af4bfc3cc0;
    %load/vec4 v0x59af4bffacf0_0;
    %load/vec4 v0x59af4bffad90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59af4bffae30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59af4bffaf70_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x59af4bffaf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59af4bffae30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59af4bffad90_0, 0;
    %assign/vec4 v0x59af4bffacf0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x59af4bffaaf0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59af4bfc3cc0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x59af4bffaf70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59af4bffae30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59af4bffad90_0, 0;
    %assign/vec4 v0x59af4bffacf0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x59af4bfc43a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59af4bfff370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59af4bfff690_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x59af4bfc43a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x59af4bfff370_0;
    %inv;
    %store/vec4 v0x59af4bfff370_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x59af4bfc43a0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x59af4bffaed0_0, v0x59af4bfff7f0_0, v0x59af4bfff190_0, v0x59af4bfff230_0, v0x59af4bfff2d0_0, v0x59af4bfff410_0, v0x59af4bfff550_0, v0x59af4bfff4b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x59af4bfc43a0;
T_7 ;
    %load/vec4 v0x59af4bfff5f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x59af4bfff5f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x59af4bfff5f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x59af4bfff5f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x59af4bfff5f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x59af4bfff5f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x59af4bfff5f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x59af4bfc43a0;
T_8 ;
    %wait E_0x59af4bfc3cc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59af4bfff5f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59af4bfff5f0_0, 4, 32;
    %load/vec4 v0x59af4bfff730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x59af4bfff5f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59af4bfff5f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59af4bfff5f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59af4bfff5f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x59af4bfff550_0;
    %load/vec4 v0x59af4bfff550_0;
    %load/vec4 v0x59af4bfff4b0_0;
    %xor;
    %load/vec4 v0x59af4bfff550_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x59af4bfff5f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59af4bfff5f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x59af4bfff5f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59af4bfff5f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth10/circuit4/iter0/response1/top_module.sv";
