

================================================================
== Vivado HLS Report for 'relu_R1'
================================================================
* Date:           Thu Mar 19 02:21:45 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn3_Accuracy
* Solution:       solution_exp_data_4422
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.719|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2356|  2356|  2356|  2356|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |           |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |- OFM_ROW  |  2354|  2354|        17|         14|          1|   168|    yes   |
        +-----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   2456|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    683|    -|
|Register         |        -|      -|    1296|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1296|   3139|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_fu_946_p2         |     +    |      0|  0|  15|           8|           1|
    |add_ln203_22_fu_1163_p2    |     +    |      0|  0|  17|           3|          13|
    |add_ln203_23_fu_1174_p2    |     +    |      0|  0|  17|           3|          13|
    |add_ln203_24_fu_1261_p2    |     +    |      0|  0|  17|           3|          13|
    |add_ln203_25_fu_1272_p2    |     +    |      0|  0|  17|           3|          13|
    |add_ln203_26_fu_1327_p2    |     +    |      0|  0|  17|           4|          13|
    |add_ln203_27_fu_1338_p2    |     +    |      0|  0|  17|           4|          13|
    |add_ln203_28_fu_1393_p2    |     +    |      0|  0|  17|           4|          13|
    |add_ln203_29_fu_1404_p2    |     +    |      0|  0|  17|           4|          13|
    |add_ln203_30_fu_1459_p2    |     +    |      0|  0|  17|           4|          13|
    |add_ln203_31_fu_1470_p2    |     +    |      0|  0|  17|           4|          13|
    |add_ln203_32_fu_1525_p2    |     +    |      0|  0|  17|           4|          13|
    |add_ln203_33_fu_1536_p2    |     +    |      0|  0|  17|           4|          13|
    |add_ln203_34_fu_1591_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_35_fu_1602_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_36_fu_1657_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_37_fu_1668_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_38_fu_1723_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_39_fu_1734_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_40_fu_1789_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_41_fu_1800_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_42_fu_1855_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_43_fu_1866_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_44_fu_1926_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_45_fu_1937_p2    |     +    |      0|  0|  17|           5|          13|
    |add_ln203_46_fu_1185_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln203_47_fu_1349_p2    |     +    |      0|  0|  19|           3|          14|
    |add_ln203_48_fu_1359_p2    |     +    |      0|  0|  19|           3|          14|
    |add_ln203_49_fu_1415_p2    |     +    |      0|  0|  19|           3|          14|
    |add_ln203_50_fu_1425_p2    |     +    |      0|  0|  19|           3|          14|
    |add_ln203_51_fu_1481_p2    |     +    |      0|  0|  19|           4|          14|
    |add_ln203_52_fu_1491_p2    |     +    |      0|  0|  19|           4|          14|
    |add_ln203_53_fu_1547_p2    |     +    |      0|  0|  19|           4|          14|
    |add_ln203_54_fu_1557_p2    |     +    |      0|  0|  19|           4|          14|
    |add_ln203_55_fu_1613_p2    |     +    |      0|  0|  19|           4|          14|
    |add_ln203_56_fu_1623_p2    |     +    |      0|  0|  19|           4|          14|
    |add_ln203_57_fu_1679_p2    |     +    |      0|  0|  19|           4|          14|
    |add_ln203_58_fu_1689_p2    |     +    |      0|  0|  19|           4|          14|
    |add_ln203_59_fu_1745_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_60_fu_1755_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_61_fu_1811_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_62_fu_1821_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_63_fu_1877_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_64_fu_1887_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_65_fu_1948_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_66_fu_1958_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_67_fu_1992_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_68_fu_2002_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_69_fu_2036_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_70_fu_2046_p2    |     +    |      0|  0|  19|           5|          14|
    |add_ln203_fu_1029_p2       |     +    |      0|  0|  15|           9|           9|
    |ofm_fu_952_p2              |     +    |      0|  0|  12|           1|           3|
    |r_fu_1921_p2               |     +    |      0|  0|  15|           1|           5|
    |sub_ln203_1_fu_1016_p2     |     -    |      0|  0|  15|           8|           8|
    |sub_ln203_2_fu_1059_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln203_3_fu_1215_p2     |     -    |      0|  0|  19|          14|          14|
    |sub_ln203_fu_1105_p2       |     -    |      0|  0|  15|           9|           9|
    |grp_fu_921_p2              |   icmp   |      0|  0|  24|          44|           1|
    |grp_fu_934_p2              |   icmp   |      0|  0|  24|          44|           1|
    |icmp_ln14_fu_940_p2        |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln15_fu_958_p2        |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |or_ln203_2_fu_1111_p2      |    or    |      0|  0|  13|          13|           2|
    |or_ln203_3_fu_1122_p2      |    or    |      0|  0|  13|          13|           2|
    |or_ln203_4_fu_1226_p2      |    or    |      0|  0|  14|          14|           1|
    |or_ln203_5_fu_1283_p2      |    or    |      0|  0|  14|          14|           2|
    |or_ln203_6_fu_1293_p2      |    or    |      0|  0|  14|          14|           2|
    |or_ln203_fu_1071_p2        |    or    |      0|  0|  13|          13|           1|
    |grp_fu_914_p3              |  select  |      0|  0|  44|           1|          44|
    |grp_fu_927_p3              |  select  |      0|  0|  44|           1|          44|
    |select_ln19_1_fu_972_p3    |  select  |      0|  0|   3|           1|           3|
    |select_ln19_fu_964_p3      |  select  |      0|  0|   5|           1|           1|
    |select_ln20_10_fu_1505_p3  |  select  |      0|  0|  43|           1|          43|
    |select_ln20_11_fu_1517_p3  |  select  |      0|  0|  43|           1|          43|
    |select_ln20_12_fu_1571_p3  |  select  |      0|  0|  43|           1|          43|
    |select_ln20_13_fu_1583_p3  |  select  |      0|  0|  43|           1|          43|
    |select_ln20_14_fu_1637_p3  |  select  |      0|  0|  43|           1|          43|
    |select_ln20_15_fu_1649_p3  |  select  |      0|  0|  43|           1|          43|
    |select_ln20_16_fu_1703_p3  |  select  |      0|  0|  43|           1|          43|
    |select_ln20_17_fu_1715_p3  |  select  |      0|  0|  43|           1|          43|
    |select_ln20_18_fu_1769_p3  |  select  |      0|  0|  43|           1|          43|
    |select_ln20_19_fu_1781_p3  |  select  |      0|  0|  43|           1|          43|
    |select_ln20_1_fu_1149_p3   |  select  |      0|  0|  43|           1|          43|
    |select_ln20_20_fu_1835_p3  |  select  |      0|  0|  43|           1|          43|
    |select_ln20_21_fu_1847_p3  |  select  |      0|  0|  43|           1|          43|
    |select_ln20_22_fu_1901_p3  |  select  |      0|  0|  43|           1|          43|
    |select_ln20_23_fu_1913_p3  |  select  |      0|  0|  43|           1|          43|
    |select_ln20_24_fu_1972_p3  |  select  |      0|  0|  43|           1|          43|
    |select_ln20_25_fu_1984_p3  |  select  |      0|  0|  43|           1|          43|
    |select_ln20_26_fu_2016_p3  |  select  |      0|  0|  43|           1|          43|
    |select_ln20_27_fu_2028_p3  |  select  |      0|  0|  43|           1|          43|
    |select_ln20_2_fu_1241_p3   |  select  |      0|  0|  43|           1|          43|
    |select_ln20_3_fu_1253_p3   |  select  |      0|  0|  43|           1|          43|
    |select_ln20_4_fu_1307_p3   |  select  |      0|  0|  43|           1|          43|
    |select_ln20_5_fu_1319_p3   |  select  |      0|  0|  43|           1|          43|
    |select_ln20_6_fu_1373_p3   |  select  |      0|  0|  43|           1|          43|
    |select_ln20_7_fu_1385_p3   |  select  |      0|  0|  43|           1|          43|
    |select_ln20_8_fu_1439_p3   |  select  |      0|  0|  43|           1|          43|
    |select_ln20_9_fu_1451_p3   |  select  |      0|  0|  43|           1|          43|
    |select_ln20_fu_1137_p3     |  select  |      0|  0|  43|           1|          43|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|2456|         497|        2043|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  85|         17|    1|         17|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_885_p4  |   9|          2|    8|         16|
    |ap_phi_mux_ofm_0_phi_fu_896_p4           |   9|          2|    3|          6|
    |ap_phi_mux_r_0_phi_fu_907_p4             |   9|          2|    5|         10|
    |grp_fu_914_p0                            |  15|          3|    1|          3|
    |grp_fu_927_p0                            |  15|          3|    1|          3|
    |in_0_V_address0                          |  62|         15|   12|        180|
    |in_0_V_address1                          |  62|         15|   12|        180|
    |in_1_V_address0                          |  62|         15|   12|        180|
    |in_1_V_address1                          |  62|         15|   12|        180|
    |indvar_flatten_reg_881                   |   9|          2|    8|         16|
    |ofm_0_reg_892                            |   9|          2|    3|          6|
    |out_V_address0                           |  62|         15|   13|        195|
    |out_V_address1                           |  62|         15|   13|        195|
    |out_V_d0                                 |  62|         15|   43|        645|
    |out_V_d1                                 |  62|         15|   43|        645|
    |r_0_reg_903                              |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 683|        159|  197|       2491|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln14_reg_2060                  |   8|   0|    8|          0|
    |ap_CS_fsm                          |  16|   0|   16|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |icmp_ln14_reg_2056                 |   1|   0|    1|          0|
    |icmp_ln14_reg_2056_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten_reg_881             |   8|   0|    8|          0|
    |ofm_0_reg_892                      |   3|   0|    3|          0|
    |r_0_reg_903                        |   5|   0|    5|          0|
    |r_reg_2536                         |   5|   0|    5|          0|
    |select_ln19_1_reg_2072             |   3|   0|    3|          0|
    |select_ln19_reg_2065               |   5|   0|    5|          0|
    |select_ln20_10_reg_2346            |  43|   0|   43|          0|
    |select_ln20_11_reg_2351            |  43|   0|   43|          0|
    |select_ln20_12_reg_2376            |  43|   0|   43|          0|
    |select_ln20_13_reg_2381            |  43|   0|   43|          0|
    |select_ln20_14_reg_2406            |  43|   0|   43|          0|
    |select_ln20_15_reg_2411            |  43|   0|   43|          0|
    |select_ln20_16_reg_2436            |  43|   0|   43|          0|
    |select_ln20_17_reg_2441            |  43|   0|   43|          0|
    |select_ln20_18_reg_2466            |  43|   0|   43|          0|
    |select_ln20_19_reg_2471            |  43|   0|   43|          0|
    |select_ln20_1_reg_2171             |  43|   0|   43|          0|
    |select_ln20_20_reg_2496            |  43|   0|   43|          0|
    |select_ln20_21_reg_2501            |  43|   0|   43|          0|
    |select_ln20_22_reg_2526            |  43|   0|   43|          0|
    |select_ln20_23_reg_2531            |  43|   0|   43|          0|
    |select_ln20_24_reg_2561            |  43|   0|   43|          0|
    |select_ln20_25_reg_2566            |  43|   0|   43|          0|
    |select_ln20_26_reg_2571            |  43|   0|   43|          0|
    |select_ln20_27_reg_2576            |  43|   0|   43|          0|
    |select_ln20_2_reg_2226             |  43|   0|   43|          0|
    |select_ln20_3_reg_2231             |  43|   0|   43|          0|
    |select_ln20_4_reg_2256             |  43|   0|   43|          0|
    |select_ln20_5_reg_2261             |  43|   0|   43|          0|
    |select_ln20_6_reg_2286             |  43|   0|   43|          0|
    |select_ln20_7_reg_2291             |  43|   0|   43|          0|
    |select_ln20_8_reg_2316             |  43|   0|   43|          0|
    |select_ln20_9_reg_2321             |  43|   0|   43|          0|
    |select_ln20_reg_2166               |  43|   0|   43|          0|
    |sub_ln203_2_reg_2091               |  11|   0|   13|          2|
    |sub_ln203_3_reg_2196               |  12|   0|   14|          2|
    |sub_ln203_reg_2141                 |   7|   0|    9|          2|
    |trunc_ln19_reg_2079                |   1|   0|    1|          0|
    |trunc_ln19_reg_2079_pp0_iter1_reg  |   1|   0|    1|          0|
    |zext_ln203_mid2_v_reg_2085         |   2|   0|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1296|   0| 1302|          6|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    relu_R1   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    relu_R1   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    relu_R1   | return value |
|ap_done          | out |    1| ap_ctrl_hs |    relu_R1   | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |    relu_R1   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    relu_R1   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    relu_R1   | return value |
|in_0_V_address0  | out |   12|  ap_memory |    in_0_V    |     array    |
|in_0_V_ce0       | out |    1|  ap_memory |    in_0_V    |     array    |
|in_0_V_q0        |  in |   44|  ap_memory |    in_0_V    |     array    |
|in_0_V_address1  | out |   12|  ap_memory |    in_0_V    |     array    |
|in_0_V_ce1       | out |    1|  ap_memory |    in_0_V    |     array    |
|in_0_V_q1        |  in |   44|  ap_memory |    in_0_V    |     array    |
|in_1_V_address0  | out |   12|  ap_memory |    in_1_V    |     array    |
|in_1_V_ce0       | out |    1|  ap_memory |    in_1_V    |     array    |
|in_1_V_q0        |  in |   44|  ap_memory |    in_1_V    |     array    |
|in_1_V_address1  | out |   12|  ap_memory |    in_1_V    |     array    |
|in_1_V_ce1       | out |    1|  ap_memory |    in_1_V    |     array    |
|in_1_V_q1        |  in |   44|  ap_memory |    in_1_V    |     array    |
|out_V_address0   | out |   13|  ap_memory |     out_V    |     array    |
|out_V_ce0        | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0        | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0         | out |   43|  ap_memory |     out_V    |     array    |
|out_V_address1   | out |   13|  ap_memory |     out_V    |     array    |
|out_V_ce1        | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we1        | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d1         | out |   43|  ap_memory |     out_V    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

