

================================================================
== Vivado HLS Report for 'beamformer'
================================================================
* Date:           Fri May  7 17:33:43 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        beamformer
* Solution:       solution4_partition
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    55076|    55076| 0.551 ms | 0.551 ms |  55076|  55076|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- readA        |    40001|    40001|         3|          1|          1|  40000|    yes   |
        |- readB        |       48|       48|         2|          1|          1|     48|    yes   |
        |- loop1_loop2  |     7501|     7501|         3|          1|          1|   7500|    yes   |
        |- writeC       |     7501|     7501|         3|          1|          1|   7500|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|    192|        0|     3249|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        4|      -|     1288|     2000|    -|
|Memory               |      254|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      998|    -|
|Register             |        -|      -|     4459|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |      258|    192|     5747|     6247|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |       17|      8|    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        5|      2|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+
    |beamformer_control_s_axi_U  |beamformer_control_s_axi  |        0|      0|  264|  424|    0|
    |beamformer_gmemi_m_axi_U    |beamformer_gmemi_m_axi    |        2|      0|  512|  580|    0|
    |beamformer_gmemq_m_axi_U    |beamformer_gmemq_m_axi    |        2|      0|  512|  580|    0|
    |beamformer_mux_32bkb_U1     |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U2     |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U3     |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U4     |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U5     |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U6     |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U7     |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U8     |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U9     |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U10    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U11    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U12    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U13    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U14    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U15    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U16    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U17    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U18    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U19    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U20    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U21    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U22    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U23    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U24    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U25    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U26    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U27    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U28    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U29    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U30    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U31    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    |beamformer_mux_32bkb_U32    |beamformer_mux_32bkb      |        0|      0|    0|   13|    0|
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+
    |Total                       |                          |        4|      0| 1288| 2000|    0|
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Bi_U      |beamformer_Bi     |       15|  0|   0|    0|  7500|   32|     1|       240000|
    |Bq_U      |beamformer_Bi     |       15|  0|   0|    0|  7500|   32|     1|       240000|
    |RXi_0_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXi_1_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXi_2_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXi_3_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXi_4_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXi_5_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXi_6_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXi_7_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXi_8_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXi_9_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXi_10_U  |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXi_11_U  |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXi_12_U  |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXi_13_U  |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXi_14_U  |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXi_15_U  |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXq_0_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXq_1_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXq_2_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXq_3_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXq_4_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXq_5_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXq_6_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXq_7_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXq_8_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXq_9_U   |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXq_10_U  |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXq_11_U  |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXq_12_U  |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXq_13_U  |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXq_14_U  |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    |RXq_15_U  |beamformer_RXi_0  |        7|  0|   0|    0|  2500|   32|     1|        80000|
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                  |      254|  0|   0|    0| 95000| 1088|    34|      3040000|
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln130_10_fu_3142_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_11_fu_3188_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_12_fu_3528_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_13_fu_3586_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_14_fu_2668_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_15_fu_3702_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_16_fu_2685_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_17_fu_2743_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_18_fu_2801_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_19_fu_2859_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_1_fu_2633_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_20_fu_2917_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_21_fu_2975_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_22_fu_3021_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_23_fu_3067_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_24_fu_3113_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_25_fu_3159_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_26_fu_3205_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_27_fu_3545_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_28_fu_3603_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_29_fu_3644_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_2_fu_2726_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_30_fu_3661_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_31_fu_3719_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_3_fu_2784_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_4_fu_2842_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_5_fu_2900_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_6_fu_2958_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_7_fu_3004_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_8_fu_3050_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_9_fu_3096_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln130_fu_2616_p2               |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_10_fu_3165_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_11_fu_3211_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_12_fu_3563_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_13_fu_3621_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_14_fu_3679_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_15_fu_2703_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_16_fu_2709_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_17_fu_2767_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_18_fu_2825_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_19_fu_2883_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_1_fu_2651_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_20_fu_2941_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_21_fu_2987_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_22_fu_3033_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_23_fu_3079_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_24_fu_3125_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_25_fu_3171_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_26_fu_3217_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_27_fu_3569_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_28_fu_3627_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_29_fu_3685_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_2_fu_2761_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_30_fu_3738_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_31_fu_3744_p2            |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_3_fu_2819_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_4_fu_2877_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_5_fu_2935_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_6_fu_2981_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_7_fu_3027_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_8_fu_3073_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_9_fu_3119_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln131_fu_2645_p2               |     *    |      3|  0|  20|          32|          32|
    |Bq_d0                              |     +    |      0|  0|  18|          32|          32|
    |add_ln120_fu_2321_p2               |     +    |      0|  0|  13|          13|           1|
    |add_ln130_10_fu_3507_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln130_11_fu_3551_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln130_12_fu_3609_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln130_13_fu_3667_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln130_14_fu_3725_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln130_1_fu_2749_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln130_2_fu_2807_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln130_3_fu_2865_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln130_4_fu_2923_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln130_5_fu_3458_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln130_6_fu_3467_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln130_7_fu_3477_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln130_8_fu_3487_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln130_9_fu_3497_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln130_fu_2691_p2               |     +    |      0|  0|  18|          32|          32|
    |add_ln131_10_fu_3283_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln131_11_fu_3289_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_12_fu_3295_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_13_fu_3301_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_14_fu_3307_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_15_fu_3313_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln131_16_fu_3319_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_17_fu_3325_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_18_fu_3331_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln131_19_fu_3337_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln131_1_fu_3229_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln131_20_fu_3343_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_21_fu_3349_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_22_fu_3750_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln131_23_fu_3756_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_24_fu_3762_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_25_fu_3768_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln131_26_fu_3774_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln131_27_fu_3780_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_28_fu_3786_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_29_fu_3792_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_2_fu_3235_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln131_3_fu_3241_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln131_4_fu_3247_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln131_5_fu_3253_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln131_6_fu_3259_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln131_7_fu_3265_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln131_8_fu_3271_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln131_9_fu_3277_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln131_fu_3223_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln133_fu_3446_p2               |     +    |      0|  0|  18|          14|          14|
    |add_ln145_fu_3869_p2               |     +    |      0|  0|  18|          14|          14|
    |i_1_fu_1799_p2                     |     +    |      0|  0|  32|           1|          32|
    |i_2_fu_2327_p2                     |     +    |      0|  0|  12|          12|           1|
    |i_3_fu_3821_p2                     |     +    |      0|  0|  32|           1|          32|
    |i_fu_1714_p2                       |     +    |      0|  0|  32|           1|          32|
    |itr_1_fu_3809_p2                   |     +    |      0|  0|  13|          13|           1|
    |itr_2_fu_1787_p2                   |     +    |      0|  0|   6|           6|           1|
    |itr_fu_1702_p2                     |     +    |      0|  0|  16|          16|           1|
    |j_1_fu_2383_p2                     |     +    |      0|  0|   3|           2|           1|
    |j_2_fu_3881_p2                     |     +    |      0|  0|  32|           1|          32|
    |j_3_fu_1829_p2                     |     +    |      0|  0|  32|          32|           1|
    |j_fu_1740_p2                       |     +    |      0|  0|  32|          32|           1|
    |Bi_d0                              |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_10_fu_3502_p2            |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_11_fu_3512_p2            |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_12_fu_3557_p2            |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_13_fu_3615_p2            |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_14_fu_3673_p2            |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_1_fu_2697_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_2_fu_2755_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_3_fu_2813_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_4_fu_2871_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_5_fu_2929_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_6_fu_3462_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_7_fu_3472_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_8_fu_3482_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_9_fu_3492_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_fu_2639_p2               |     -    |      0|  0|  32|          32|          32|
    |sub_ln133_fu_3437_p2               |     -    |      0|  0|  18|          14|          14|
    |sub_ln145_fu_3863_p2               |     -    |      0|  0|  18|          14|          14|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln108_fu_1781_p2              |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln110_fu_1793_p2              |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln120_fu_2315_p2              |   icmp   |      0|  0|  13|          13|          11|
    |icmp_ln123_fu_2333_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln140_fu_3803_p2              |   icmp   |      0|  0|  13|          13|          11|
    |icmp_ln141_fu_3815_p2              |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln96_fu_1696_p2               |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln98_fu_1708_p2               |   icmp   |      0|  0|  20|          32|           5|
    |ap_block_state10_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state12_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state20_pp1_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state25_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state28_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state33                   |    or    |      0|  0|   2|           1|           1|
    |select_ln110_1_fu_1813_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln110_fu_1805_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln130_2_fu_2347_p3          |  select  |      0|  0|  12|           1|          12|
    |select_ln130_fu_2339_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln141_1_fu_3835_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln141_fu_3827_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln98_1_fu_1728_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln98_fu_1720_p3             |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |    192|  0|3249|        4393|        4415|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |Bi_address0                     |   15|          3|   13|         39|
    |Bq_address0                     |   15|          3|   13|         39|
    |RXi_0_address0                  |   15|          3|   12|         36|
    |RXi_10_address0                 |   15|          3|   12|         36|
    |RXi_11_address0                 |   15|          3|   12|         36|
    |RXi_12_address0                 |   15|          3|   12|         36|
    |RXi_13_address0                 |   15|          3|   12|         36|
    |RXi_14_address0                 |   15|          3|   12|         36|
    |RXi_15_address0                 |   15|          3|   12|         36|
    |RXi_1_address0                  |   15|          3|   12|         36|
    |RXi_2_address0                  |   15|          3|   12|         36|
    |RXi_3_address0                  |   15|          3|   12|         36|
    |RXi_4_address0                  |   15|          3|   12|         36|
    |RXi_5_address0                  |   15|          3|   12|         36|
    |RXi_6_address0                  |   15|          3|   12|         36|
    |RXi_7_address0                  |   15|          3|   12|         36|
    |RXi_8_address0                  |   15|          3|   12|         36|
    |RXi_9_address0                  |   15|          3|   12|         36|
    |RXq_0_address0                  |   15|          3|   12|         36|
    |RXq_10_address0                 |   15|          3|   12|         36|
    |RXq_11_address0                 |   15|          3|   12|         36|
    |RXq_12_address0                 |   15|          3|   12|         36|
    |RXq_13_address0                 |   15|          3|   12|         36|
    |RXq_14_address0                 |   15|          3|   12|         36|
    |RXq_15_address0                 |   15|          3|   12|         36|
    |RXq_1_address0                  |   15|          3|   12|         36|
    |RXq_2_address0                  |   15|          3|   12|         36|
    |RXq_3_address0                  |   15|          3|   12|         36|
    |RXq_4_address0                  |   15|          3|   12|         36|
    |RXq_5_address0                  |   15|          3|   12|         36|
    |RXq_6_address0                  |   15|          3|   12|         36|
    |RXq_7_address0                  |   15|          3|   12|         36|
    |RXq_8_address0                  |   15|          3|   12|         36|
    |RXq_9_address0                  |   15|          3|   12|         36|
    |ap_NS_fsm                       |  125|         27|    1|         27|
    |ap_enable_reg_pp0_iter1         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1         |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1         |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2         |    9|          2|    1|          2|
    |ap_phi_mux_i2_0_phi_fu_1496_p4  |    9|          2|   32|         64|
    |ap_phi_mux_i4_0_phi_fu_1529_p4  |    9|          2|   12|         24|
    |ap_phi_mux_i7_0_phi_fu_1562_p4  |    9|          2|   32|         64|
    |ap_phi_mux_i_0_phi_fu_1463_p4   |    9|          2|   32|         64|
    |gmemi_ARADDR                    |   15|          3|   32|         96|
    |gmemi_ARLEN                     |   15|          3|   32|         96|
    |gmemi_blk_n_AR                  |    9|          2|    1|          2|
    |gmemi_blk_n_AW                  |    9|          2|    1|          2|
    |gmemi_blk_n_B                   |    9|          2|    1|          2|
    |gmemi_blk_n_R                   |    9|          2|    1|          2|
    |gmemi_blk_n_W                   |    9|          2|    1|          2|
    |gmemq_ARADDR                    |   15|          3|   32|         96|
    |gmemq_ARLEN                     |   15|          3|   32|         96|
    |gmemq_blk_n_AR                  |    9|          2|    1|          2|
    |gmemq_blk_n_AW                  |    9|          2|    1|          2|
    |gmemq_blk_n_B                   |    9|          2|    1|          2|
    |gmemq_blk_n_R                   |    9|          2|    1|          2|
    |gmemq_blk_n_W                   |    9|          2|    1|          2|
    |i2_0_reg_1492                   |    9|          2|   32|         64|
    |i4_0_reg_1525                   |    9|          2|   12|         24|
    |i7_0_reg_1558                   |    9|          2|   32|         64|
    |i_0_reg_1459                    |    9|          2|   32|         64|
    |indvar_flatten_reg_1514         |    9|          2|   13|         26|
    |itr1_0_reg_1503                 |    9|          2|    6|         12|
    |itr6_0_reg_1547                 |    9|          2|   13|         26|
    |itr_0_reg_1470                  |    9|          2|   16|         32|
    |j3_0_reg_1481                   |    9|          2|   32|         64|
    |j5_0_reg_1536                   |    9|          2|    2|          4|
    |j8_0_reg_1569                   |    9|          2|   32|         64|
    |j_0_reg_1448                    |    9|          2|   32|         64|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  998|        208|  918|       2400|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |Bi_load_reg_4954                       |  32|   0|   32|          0|
    |Bi_out9_reg_3892                       |  30|   0|   30|          0|
    |Bq_load_reg_4959                       |  32|   0|   32|          0|
    |Bq_out1_reg_3887                       |  30|   0|   30|          0|
    |RXi_in_reg_3912                        |  30|   0|   30|          0|
    |RXq_in_reg_3907                        |  30|   0|   30|          0|
    |Wi_15_2_10_fu_342                      |  32|   0|   32|          0|
    |Wi_15_2_11_fu_346                      |  32|   0|   32|          0|
    |Wi_15_2_12_fu_350                      |  32|   0|   32|          0|
    |Wi_15_2_13_fu_354                      |  32|   0|   32|          0|
    |Wi_15_2_14_fu_358                      |  32|   0|   32|          0|
    |Wi_15_2_15_fu_362                      |  32|   0|   32|          0|
    |Wi_15_2_16_fu_366                      |  32|   0|   32|          0|
    |Wi_15_2_17_fu_370                      |  32|   0|   32|          0|
    |Wi_15_2_18_fu_374                      |  32|   0|   32|          0|
    |Wi_15_2_19_fu_378                      |  32|   0|   32|          0|
    |Wi_15_2_1_fu_306                       |  32|   0|   32|          0|
    |Wi_15_2_20_fu_382                      |  32|   0|   32|          0|
    |Wi_15_2_21_fu_386                      |  32|   0|   32|          0|
    |Wi_15_2_22_fu_390                      |  32|   0|   32|          0|
    |Wi_15_2_23_fu_394                      |  32|   0|   32|          0|
    |Wi_15_2_24_fu_398                      |  32|   0|   32|          0|
    |Wi_15_2_25_fu_402                      |  32|   0|   32|          0|
    |Wi_15_2_26_fu_406                      |  32|   0|   32|          0|
    |Wi_15_2_27_fu_410                      |  32|   0|   32|          0|
    |Wi_15_2_28_fu_414                      |  32|   0|   32|          0|
    |Wi_15_2_29_fu_418                      |  32|   0|   32|          0|
    |Wi_15_2_2_fu_310                       |  32|   0|   32|          0|
    |Wi_15_2_30_fu_422                      |  32|   0|   32|          0|
    |Wi_15_2_31_fu_426                      |  32|   0|   32|          0|
    |Wi_15_2_32_fu_430                      |  32|   0|   32|          0|
    |Wi_15_2_33_fu_434                      |  32|   0|   32|          0|
    |Wi_15_2_34_fu_438                      |  32|   0|   32|          0|
    |Wi_15_2_35_fu_442                      |  32|   0|   32|          0|
    |Wi_15_2_36_fu_446                      |  32|   0|   32|          0|
    |Wi_15_2_37_fu_450                      |  32|   0|   32|          0|
    |Wi_15_2_38_fu_454                      |  32|   0|   32|          0|
    |Wi_15_2_39_fu_458                      |  32|   0|   32|          0|
    |Wi_15_2_3_fu_314                       |  32|   0|   32|          0|
    |Wi_15_2_40_fu_462                      |  32|   0|   32|          0|
    |Wi_15_2_41_fu_466                      |  32|   0|   32|          0|
    |Wi_15_2_42_fu_470                      |  32|   0|   32|          0|
    |Wi_15_2_43_fu_474                      |  32|   0|   32|          0|
    |Wi_15_2_44_fu_478                      |  32|   0|   32|          0|
    |Wi_15_2_45_fu_482                      |  32|   0|   32|          0|
    |Wi_15_2_46_fu_486                      |  32|   0|   32|          0|
    |Wi_15_2_47_fu_490                      |  32|   0|   32|          0|
    |Wi_15_2_4_fu_318                       |  32|   0|   32|          0|
    |Wi_15_2_5_fu_322                       |  32|   0|   32|          0|
    |Wi_15_2_6_fu_326                       |  32|   0|   32|          0|
    |Wi_15_2_7_fu_330                       |  32|   0|   32|          0|
    |Wi_15_2_8_fu_334                       |  32|   0|   32|          0|
    |Wi_15_2_9_fu_338                       |  32|   0|   32|          0|
    |Wi_15_2_fu_302                         |  32|   0|   32|          0|
    |Wi_in_reg_3902                         |  30|   0|   30|          0|
    |Wq_15_2_10_fu_534                      |  32|   0|   32|          0|
    |Wq_15_2_11_fu_538                      |  32|   0|   32|          0|
    |Wq_15_2_12_fu_542                      |  32|   0|   32|          0|
    |Wq_15_2_13_fu_546                      |  32|   0|   32|          0|
    |Wq_15_2_14_fu_550                      |  32|   0|   32|          0|
    |Wq_15_2_15_fu_554                      |  32|   0|   32|          0|
    |Wq_15_2_16_fu_558                      |  32|   0|   32|          0|
    |Wq_15_2_17_fu_562                      |  32|   0|   32|          0|
    |Wq_15_2_18_fu_566                      |  32|   0|   32|          0|
    |Wq_15_2_19_fu_570                      |  32|   0|   32|          0|
    |Wq_15_2_1_fu_498                       |  32|   0|   32|          0|
    |Wq_15_2_20_fu_574                      |  32|   0|   32|          0|
    |Wq_15_2_21_fu_578                      |  32|   0|   32|          0|
    |Wq_15_2_22_fu_582                      |  32|   0|   32|          0|
    |Wq_15_2_23_fu_586                      |  32|   0|   32|          0|
    |Wq_15_2_24_fu_590                      |  32|   0|   32|          0|
    |Wq_15_2_25_fu_594                      |  32|   0|   32|          0|
    |Wq_15_2_26_fu_598                      |  32|   0|   32|          0|
    |Wq_15_2_27_fu_602                      |  32|   0|   32|          0|
    |Wq_15_2_28_fu_606                      |  32|   0|   32|          0|
    |Wq_15_2_29_fu_610                      |  32|   0|   32|          0|
    |Wq_15_2_2_fu_502                       |  32|   0|   32|          0|
    |Wq_15_2_30_fu_614                      |  32|   0|   32|          0|
    |Wq_15_2_31_fu_618                      |  32|   0|   32|          0|
    |Wq_15_2_32_fu_622                      |  32|   0|   32|          0|
    |Wq_15_2_33_fu_626                      |  32|   0|   32|          0|
    |Wq_15_2_34_fu_630                      |  32|   0|   32|          0|
    |Wq_15_2_35_fu_634                      |  32|   0|   32|          0|
    |Wq_15_2_36_fu_638                      |  32|   0|   32|          0|
    |Wq_15_2_37_fu_642                      |  32|   0|   32|          0|
    |Wq_15_2_38_fu_646                      |  32|   0|   32|          0|
    |Wq_15_2_39_fu_650                      |  32|   0|   32|          0|
    |Wq_15_2_3_fu_506                       |  32|   0|   32|          0|
    |Wq_15_2_40_fu_654                      |  32|   0|   32|          0|
    |Wq_15_2_41_fu_658                      |  32|   0|   32|          0|
    |Wq_15_2_42_fu_662                      |  32|   0|   32|          0|
    |Wq_15_2_43_fu_666                      |  32|   0|   32|          0|
    |Wq_15_2_44_fu_670                      |  32|   0|   32|          0|
    |Wq_15_2_45_fu_674                      |  32|   0|   32|          0|
    |Wq_15_2_46_fu_678                      |  32|   0|   32|          0|
    |Wq_15_2_47_fu_682                      |  32|   0|   32|          0|
    |Wq_15_2_4_fu_510                       |  32|   0|   32|          0|
    |Wq_15_2_5_fu_514                       |  32|   0|   32|          0|
    |Wq_15_2_6_fu_518                       |  32|   0|   32|          0|
    |Wq_15_2_7_fu_522                       |  32|   0|   32|          0|
    |Wq_15_2_8_fu_526                       |  32|   0|   32|          0|
    |Wq_15_2_9_fu_530                       |  32|   0|   32|          0|
    |Wq_15_2_fu_494                         |  32|   0|   32|          0|
    |Wq_in_reg_3897                         |  30|   0|   30|          0|
    |add_ln131_14_reg_4915                  |  32|   0|   32|          0|
    |add_ln131_21_reg_4920                  |  32|   0|   32|          0|
    |ap_CS_fsm                              |  26|   0|   26|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                |   1|   0|    1|          0|
    |gmemi_addr_1_reg_3947                  |  30|   0|   32|          2|
    |gmemi_addr_2_read_reg_3977             |  32|   0|   32|          0|
    |gmemi_addr_reg_3935                    |  30|   0|   32|          2|
    |gmemq_addr_1_reg_3941                  |  30|   0|   32|          2|
    |gmemq_addr_2_read_reg_3997             |  32|   0|   32|          0|
    |gmemq_addr_reg_3929                    |  30|   0|   32|          2|
    |i2_0_reg_1492                          |  32|   0|   32|          0|
    |i4_0_reg_1525                          |  12|   0|   12|          0|
    |i7_0_reg_1558                          |  32|   0|   32|          0|
    |i_0_reg_1459                           |  32|   0|   32|          0|
    |icmp_ln108_reg_4593                    |   1|   0|    1|          0|
    |icmp_ln120_reg_4620                    |   1|   0|    1|          0|
    |icmp_ln120_reg_4620_pp2_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln140_reg_4925                    |   1|   0|    1|          0|
    |icmp_ln140_reg_4925_pp3_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln96_reg_3953                     |   1|   0|    1|          0|
    |indvar_flatten_reg_1514                |  13|   0|   13|          0|
    |itr1_0_reg_1503                        |   6|   0|    6|          0|
    |itr6_0_reg_1547                        |  13|   0|   13|          0|
    |itr_0_reg_1470                         |  16|   0|   16|          0|
    |j3_0_reg_1481                          |  32|   0|   32|          0|
    |j5_0_reg_1536                          |   2|   0|    2|          0|
    |j8_0_reg_1569                          |  32|   0|   32|          0|
    |j_0_reg_1448                           |  32|   0|   32|          0|
    |mul_ln130_10_reg_4895                  |  32|   0|   32|          0|
    |mul_ln130_11_reg_4905                  |  32|   0|   32|          0|
    |mul_ln130_21_reg_4860                  |  32|   0|   32|          0|
    |mul_ln130_22_reg_4870                  |  32|   0|   32|          0|
    |mul_ln130_23_reg_4880                  |  32|   0|   32|          0|
    |mul_ln130_24_reg_4890                  |  32|   0|   32|          0|
    |mul_ln130_25_reg_4900                  |  32|   0|   32|          0|
    |mul_ln130_26_reg_4910                  |  32|   0|   32|          0|
    |mul_ln130_6_reg_4855                   |  32|   0|   32|          0|
    |mul_ln130_7_reg_4865                   |  32|   0|   32|          0|
    |mul_ln130_8_reg_4875                   |  32|   0|   32|          0|
    |mul_ln130_9_reg_4885                   |  32|   0|   32|          0|
    |select_ln110_1_reg_4602                |  32|   0|   32|          0|
    |select_ln130_2_reg_4666                |  12|   0|   12|          0|
    |select_ln130_2_reg_4666_pp2_iter1_reg  |  12|   0|   12|          0|
    |select_ln130_reg_4629                  |   2|   0|    2|          0|
    |select_ln130_reg_4629_pp2_iter1_reg    |   2|   0|    2|          0|
    |select_ln141_reg_4934                  |  32|   0|   32|          0|
    |select_ln98_1_reg_3962                 |  32|   0|   32|          0|
    |select_ln98_1_reg_3962_pp0_iter1_reg   |  32|   0|   32|          0|
    |sub_ln130_5_reg_4850                   |  32|   0|   32|          0|
    |trunc_ln102_reg_3968                   |   4|   0|    4|          0|
    |trunc_ln102_reg_3968_pp0_iter1_reg     |   4|   0|    4|          0|
    |trunc_ln114_1_reg_4611                 |   2|   0|    2|          0|
    |trunc_ln114_reg_4607                   |   4|   0|    4|          0|
    |zext_ln130_reg_4673                    |  12|   0|   64|         52|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |4459|   0| 4519|         60|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |  beamformer  | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |  beamformer  | return value |
|interrupt              | out |    1| ap_ctrl_hs |  beamformer  | return value |
|m_axi_gmemi_AWVALID    | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWREADY    |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWADDR     | out |   32|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWID       | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWLEN      | out |    8|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWSIZE     | out |    3|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWBURST    | out |    2|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWLOCK     | out |    2|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWCACHE    | out |    4|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWPROT     | out |    3|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWQOS      | out |    4|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWREGION   | out |    4|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWUSER     | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_WVALID     | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_WREADY     |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_WDATA      | out |   32|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_WSTRB      | out |    4|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_WLAST      | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_WID        | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_WUSER      | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARVALID    | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARREADY    |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARADDR     | out |   32|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARID       | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARLEN      | out |    8|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARSIZE     | out |    3|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARBURST    | out |    2|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARLOCK     | out |    2|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARCACHE    | out |    4|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARPROT     | out |    3|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARQOS      | out |    4|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARREGION   | out |    4|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARUSER     | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_RVALID     |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_RREADY     | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_RDATA      |  in |   32|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_RLAST      |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_RID        |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_RUSER      |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_RRESP      |  in |    2|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_BVALID     |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_BREADY     | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_BRESP      |  in |    2|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_BID        |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_BUSER      |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemq_AWVALID    | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWREADY    |  in |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWADDR     | out |   32|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWID       | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWLEN      | out |    8|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWSIZE     | out |    3|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWBURST    | out |    2|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWLOCK     | out |    2|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWCACHE    | out |    4|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWPROT     | out |    3|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWQOS      | out |    4|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWREGION   | out |    4|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWUSER     | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_WVALID     | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_WREADY     |  in |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_WDATA      | out |   32|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_WSTRB      | out |    4|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_WLAST      | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_WID        | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_WUSER      | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARVALID    | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARREADY    |  in |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARADDR     | out |   32|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARID       | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARLEN      | out |    8|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARSIZE     | out |    3|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARBURST    | out |    2|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARLOCK     | out |    2|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARCACHE    | out |    4|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARPROT     | out |    3|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARQOS      | out |    4|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARREGION   | out |    4|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARUSER     | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_RVALID     |  in |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_RREADY     | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_RDATA      |  in |   32|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_RLAST      |  in |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_RID        |  in |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_RUSER      |  in |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_RRESP      |  in |    2|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_BVALID     |  in |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_BREADY     | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_BRESP      |  in |    2|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_BID        |  in |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_BUSER      |  in |    1|    m_axi   |     gmemq    |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

