

Microchip MPLAB XC8 Assembler V3.10 build 20250813170317 
                                                                                               Mon Jan 19 14:40:51 2026

Microchip MPLAB XC8 C Compiler v3.10 (Free license) build 20250813170317 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     8                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     9                           	dabs	1,0x7E,2
    10     0000                     
    11                           ; Generated 12/10/2023 GMT
    12                           ; 
    13                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    14                           ; All rights reserved.
    15                           ; 
    16                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    17                           ; 
    18                           ; Redistribution and use in source and binary forms, with or without modification, are
    19                           ; permitted provided that the following conditions are met:
    20                           ; 
    21                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    22                           ;        conditions and the following disclaimer.
    23                           ; 
    24                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    25                           ;        of conditions and the following disclaimer in the documentation and/or other
    26                           ;        materials provided with the distribution. Publication is not required when
    27                           ;        this file is used in an embedded application.
    28                           ; 
    29                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    30                           ;        software without specific prior written permission.
    31                           ; 
    32                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    33                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    34                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    35                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    36                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    37                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    38                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    39                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    40                           ; 
    41                           ; 
    42                           ; Code-generator required, PIC16F877A Definitions
    43                           ; 
    44                           ; SFR Addresses
    45     0004                     fsr             equ	4
    46     0004                     fsr0            equ	4
    47     0000                     indf            equ	0
    48     0000                     indf0           equ	0
    49     0002                     pc              equ	2
    50     0002                     pcl             equ	2
    51     000A                     pclath          equ	10
    52     0003                     status          equ	3
    53     0000                     INDF            equ	0	;# 
    54     0001                     TMR0            equ	1	;# 
    55     0002                     PCL             equ	2	;# 
    56     0003                     STATUS          equ	3	;# 
    57     0004                     FSR             equ	4	;# 
    58     0005                     PORTA           equ	5	;# 
    59     0006                     PORTB           equ	6	;# 
    60     0007                     PORTC           equ	7	;# 
    61     0008                     PORTD           equ	8	;# 
    62     0009                     PORTE           equ	9	;# 
    63     000A                     PCLATH          equ	10	;# 
    64     000B                     INTCON          equ	11	;# 
    65     000C                     PIR1            equ	12	;# 
    66     000D                     PIR2            equ	13	;# 
    67     000E                     TMR1            equ	14	;# 
    68     000E                     TMR1L           equ	14	;# 
    69     000F                     TMR1H           equ	15	;# 
    70     0010                     T1CON           equ	16	;# 
    71     0011                     TMR2            equ	17	;# 
    72     0012                     T2CON           equ	18	;# 
    73     0013                     SSPBUF          equ	19	;# 
    74     0014                     SSPCON          equ	20	;# 
    75     0015                     CCPR1           equ	21	;# 
    76     0015                     CCPR1L          equ	21	;# 
    77     0016                     CCPR1H          equ	22	;# 
    78     0017                     CCP1CON         equ	23	;# 
    79     0018                     RCSTA           equ	24	;# 
    80     0019                     TXREG           equ	25	;# 
    81     001A                     RCREG           equ	26	;# 
    82     001B                     CCPR2           equ	27	;# 
    83     001B                     CCPR2L          equ	27	;# 
    84     001C                     CCPR2H          equ	28	;# 
    85     001D                     CCP2CON         equ	29	;# 
    86     001E                     ADRESH          equ	30	;# 
    87     001F                     ADCON0          equ	31	;# 
    88     0081                     OPTION_REG      equ	129	;# 
    89     0085                     TRISA           equ	133	;# 
    90     0086                     TRISB           equ	134	;# 
    91     0087                     TRISC           equ	135	;# 
    92     0088                     TRISD           equ	136	;# 
    93     0089                     TRISE           equ	137	;# 
    94     008C                     PIE1            equ	140	;# 
    95     008D                     PIE2            equ	141	;# 
    96     008E                     PCON            equ	142	;# 
    97     0091                     SSPCON2         equ	145	;# 
    98     0092                     PR2             equ	146	;# 
    99     0093                     SSPADD          equ	147	;# 
   100     0094                     SSPSTAT         equ	148	;# 
   101     0098                     TXSTA           equ	152	;# 
   102     0099                     SPBRG           equ	153	;# 
   103     009C                     CMCON           equ	156	;# 
   104     009D                     CVRCON          equ	157	;# 
   105     009E                     ADRESL          equ	158	;# 
   106     009F                     ADCON1          equ	159	;# 
   107     010C                     EEDATA          equ	268	;# 
   108     010D                     EEADR           equ	269	;# 
   109     010E                     EEDATH          equ	270	;# 
   110     010F                     EEADRH          equ	271	;# 
   111     018C                     EECON1          equ	396	;# 
   112     018D                     EECON2          equ	397	;# 
   113     0000                     INDF            equ	0	;# 
   114     0001                     TMR0            equ	1	;# 
   115     0002                     PCL             equ	2	;# 
   116     0003                     STATUS          equ	3	;# 
   117     0004                     FSR             equ	4	;# 
   118     0005                     PORTA           equ	5	;# 
   119     0006                     PORTB           equ	6	;# 
   120     0007                     PORTC           equ	7	;# 
   121     0008                     PORTD           equ	8	;# 
   122     0009                     PORTE           equ	9	;# 
   123     000A                     PCLATH          equ	10	;# 
   124     000B                     INTCON          equ	11	;# 
   125     000C                     PIR1            equ	12	;# 
   126     000D                     PIR2            equ	13	;# 
   127     000E                     TMR1            equ	14	;# 
   128     000E                     TMR1L           equ	14	;# 
   129     000F                     TMR1H           equ	15	;# 
   130     0010                     T1CON           equ	16	;# 
   131     0011                     TMR2            equ	17	;# 
   132     0012                     T2CON           equ	18	;# 
   133     0013                     SSPBUF          equ	19	;# 
   134     0014                     SSPCON          equ	20	;# 
   135     0015                     CCPR1           equ	21	;# 
   136     0015                     CCPR1L          equ	21	;# 
   137     0016                     CCPR1H          equ	22	;# 
   138     0017                     CCP1CON         equ	23	;# 
   139     0018                     RCSTA           equ	24	;# 
   140     0019                     TXREG           equ	25	;# 
   141     001A                     RCREG           equ	26	;# 
   142     001B                     CCPR2           equ	27	;# 
   143     001B                     CCPR2L          equ	27	;# 
   144     001C                     CCPR2H          equ	28	;# 
   145     001D                     CCP2CON         equ	29	;# 
   146     001E                     ADRESH          equ	30	;# 
   147     001F                     ADCON0          equ	31	;# 
   148     0081                     OPTION_REG      equ	129	;# 
   149     0085                     TRISA           equ	133	;# 
   150     0086                     TRISB           equ	134	;# 
   151     0087                     TRISC           equ	135	;# 
   152     0088                     TRISD           equ	136	;# 
   153     0089                     TRISE           equ	137	;# 
   154     008C                     PIE1            equ	140	;# 
   155     008D                     PIE2            equ	141	;# 
   156     008E                     PCON            equ	142	;# 
   157     0091                     SSPCON2         equ	145	;# 
   158     0092                     PR2             equ	146	;# 
   159     0093                     SSPADD          equ	147	;# 
   160     0094                     SSPSTAT         equ	148	;# 
   161     0098                     TXSTA           equ	152	;# 
   162     0099                     SPBRG           equ	153	;# 
   163     009C                     CMCON           equ	156	;# 
   164     009D                     CVRCON          equ	157	;# 
   165     009E                     ADRESL          equ	158	;# 
   166     009F                     ADCON1          equ	159	;# 
   167     010C                     EEDATA          equ	268	;# 
   168     010D                     EEADR           equ	269	;# 
   169     010E                     EEDATH          equ	270	;# 
   170     010F                     EEADRH          equ	271	;# 
   171     018C                     EECON1          equ	396	;# 
   172     018D                     EECON2          equ	397	;# 
   173     0001                     _TMR0           set	1
   174     0030                     _RB0            set	48
   175     005A                     _T0IF           set	90
   176     0081                     _OPTION_REG     set	129
   177     009F                     _ADCON1         set	159
   178     0430                     _TRISB0         set	1072
   179                           
   180                           	psect	cinit
   181     07FA                     start_initialization:	
   182                           ; #config settings
   183                           
   184     07FA                     __initialization:
   185                           
   186                           ; Clear objects allocated to COMMON
   187     07FA  01F0               	clrf	__pbssCOMMON& (0+127)
   188     07FB  01F1               	clrf	(__pbssCOMMON+1)& (0+127)
   189     07FC                     end_of_initialization:	
   190                           ;End of C runtime variable initialization code
   191                           
   192     07FC                     __end_of__initialization:
   193     07FC  0183               	clrf	3
   194     07FD  120A  118A  2F98   	ljmp	_main	;jump to C main() function
   195                           
   196                           	psect	bssCOMMON
   197     0070                     __pbssCOMMON:
   198     0070                     _step:
   199     0070                     	ds	1
   200     0071                     _tcount:
   201     0071                     	ds	1
   202                           
   203                           	psect	cstackCOMMON
   204     0000                     __pcstackCOMMON:
   205     0000                     ?_main:
   206     0000                     ??_main:	
   207                           ; 1 bytes @ 0x0
   208                           
   209                           
   210                           	psect	maintext
   211     0798                     __pmaintext:	
   212                           ; 1 bytes @ 0x0
   213 ;;
   214 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   215 ;;
   216 ;; *************** function _main *****************
   217 ;; Defined at:
   218 ;;		line 26 in file "buzzer_pattern.c"
   219 ;; Parameters:    Size  Location     Type
   220 ;;		None
   221 ;; Auto vars:     Size  Location     Type
   222 ;;		None
   223 ;; Return value:  Size  Location     Type
   224 ;;                  1    wreg      void 
   225 ;; Registers used:
   226 ;;		wreg, fsr0l, fsr0h, status,2, status,0
   227 ;; Tracked objects:
   228 ;;		On entry : B00/0
   229 ;;		On exit  : 0/0
   230 ;;		Unchanged: 0/0
   231 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   232 ;;      Params:         0       0       0       0       0
   233 ;;      Locals:         0       0       0       0       0
   234 ;;      Temps:          0       0       0       0       0
   235 ;;      Totals:         0       0       0       0       0
   236 ;;Total ram usage:        0 bytes
   237 ;; This function calls:
   238 ;;		Nothing
   239 ;; This function is called by:
   240 ;;		Startup code after reset
   241 ;; This function uses a non-reentrant model
   242 ;;
   243                           
   244     0798                     _main:	
   245                           ;psect for function _main
   246                           
   247     0798                     l583:	
   248                           ;incstack = 0
   249                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0]
   250                           
   251                           
   252                           ;buzzer_pattern.c: 27:                     }
   253     0798  3006               	movlw	6
   254     0799  1683               	bsf	3,5	;RP0=1, select bank1
   255     079A  1303               	bcf	3,6	;RP1=0, select bank1
   256     079B  009F               	movwf	31	;volatile
   257                           
   258                           ;buzzer_pattern.c: 28:                     break;
   259     079C  1006               	bcf	6,0	;volatile
   260                           
   261                           ;buzzer_pattern.c: 31:                     RB0 = 0;
   262     079D  3007               	movlw	7
   263     079E  0081               	movwf	1	;volatile
   264     079F                     l585:
   265                           
   266                           ;buzzer_pattern.c: 32:                     if (tcount >= 4) {
   267     079F  1283               	bcf	3,5	;RP0=0, select bank0
   268     07A0  1303               	bcf	3,6	;RP1=0, select bank0
   269     07A1  0181               	clrf	1	;volatile
   270     07A2                     l587:
   271                           
   272                           ;buzzer_pattern.c: 33:                         tcount = 0;
   273     07A2  110B               	bcf	11,2	;volatile
   274     07A3                     l589:
   275                           
   276                           ;buzzer_pattern.c: 36:                     break;
   277     07A3  1D0B               	btfss	11,2	;volatile
   278     07A4  2FA6               	goto	u11
   279     07A5  2FA7               	goto	u10
   280     07A6                     u11:
   281     07A6  2FA3               	goto	l589
   282     07A7                     u10:
   283     07A7                     l591:
   284                           
   285                           ;buzzer_pattern.c: 37: 
   286     07A7  110B               	bcf	11,2	;volatile
   287     07A8                     l593:
   288                           
   289                           ;buzzer_pattern.c: 38:                 case 2:
   290     07A8  1283               	bcf	3,5	;RP0=0, select bank0
   291     07A9  1303               	bcf	3,6	;RP1=0, select bank0
   292     07AA  0181               	clrf	1	;volatile
   293     07AB                     l595:
   294                           
   295                           ;buzzer_pattern.c: 39:                     RB0 = 1;
   296     07AB  3001               	movlw	1
   297     07AC  07F1               	addwf	_tcount,f	;volatile
   298                           
   299                           ;buzzer_pattern.c: 41:                         tcount = 0;
   300     07AD  2FE3               	goto	l633
   301     07AE                     l24:	
   302                           ;buzzer_pattern.c: 43:                     }
   303                           
   304                           
   305                           ;buzzer_pattern.c: 44:                     break;
   306     07AE  1406               	bsf	6,0	;volatile
   307     07AF                     l597:
   308                           
   309                           ;buzzer_pattern.c: 45: 
   310     07AF  3004               	movlw	4
   311     07B0  0271               	subwf	_tcount,w	;volatile
   312     07B1  1C03               	skipc
   313     07B2  2FB4               	goto	u21
   314     07B3  2FB5               	goto	u20
   315     07B4                     u21:
   316     07B4  2FA3               	goto	l589
   317     07B5                     u20:
   318     07B5                     l599:
   319                           
   320                           ;buzzer_pattern.c: 46:                 case 3:
   321     07B5  01F1               	clrf	_tcount	;volatile
   322     07B6                     l601:
   323                           
   324                           ;buzzer_pattern.c: 47:                     RB0 = 0;
   325     07B6  3001               	movlw	1
   326     07B7  07F0               	addwf	_step,f	;volatile
   327     07B8  2FA3               	goto	l589
   328     07B9                     l27:	
   329                           ;buzzer_pattern.c: 51:                     }
   330                           
   331                           
   332                           ;buzzer_pattern.c: 52:                     break;
   333     07B9  1006               	bcf	6,0	;volatile
   334     07BA                     l603:
   335                           
   336                           ;buzzer_pattern.c: 53: 
   337     07BA  3004               	movlw	4
   338     07BB  0271               	subwf	_tcount,w	;volatile
   339     07BC  1C03               	skipc
   340     07BD  2FBF               	goto	u31
   341     07BE  2FC0               	goto	u30
   342     07BF                     u31:
   343     07BF  2FA3               	goto	l589
   344     07C0                     u30:
   345     07C0  2FB5               	goto	l599
   346     07C1                     l29:	
   347                           ;buzzer_pattern.c: 59:                     }
   348                           
   349                           
   350                           ;buzzer_pattern.c: 60:                     break;
   351     07C1  1406               	bsf	6,0	;volatile
   352     07C2                     l609:
   353                           
   354                           ;buzzer_pattern.c: 61: 
   355     07C2  3004               	movlw	4
   356     07C3  0271               	subwf	_tcount,w	;volatile
   357     07C4  1C03               	skipc
   358     07C5  2FC7               	goto	u41
   359     07C6  2FC8               	goto	u40
   360     07C7                     u41:
   361     07C7  2FA3               	goto	l589
   362     07C8                     u40:
   363     07C8  2FB5               	goto	l599
   364     07C9                     l31:	
   365                           ;buzzer_pattern.c: 67:                     }
   366                           
   367                           
   368                           ;buzzer_pattern.c: 68:                     break;
   369     07C9  1006               	bcf	6,0	;volatile
   370     07CA                     l615:
   371                           
   372                           ;buzzer_pattern.c: 69:             }
   373     07CA  300C               	movlw	12
   374     07CB  0271               	subwf	_tcount,w	;volatile
   375     07CC  1C03               	skipc
   376     07CD  2FCF               	goto	u51
   377     07CE  2FD0               	goto	u50
   378     07CF                     u51:
   379     07CF  2FA3               	goto	l589
   380     07D0                     u50:
   381     07D0  2FB5               	goto	l599
   382     07D1                     l33:
   383     07D1  1406               	bsf	6,0	;volatile
   384     07D2                     l621:
   385     07D2  3013               	movlw	19
   386     07D3  0271               	subwf	_tcount,w	;volatile
   387     07D4  1C03               	skipc
   388     07D5  2FD7               	goto	u61
   389     07D6  2FD8               	goto	u60
   390     07D7                     u61:
   391     07D7  2FA3               	goto	l589
   392     07D8                     u60:
   393     07D8  2FB5               	goto	l599
   394     07D9                     l35:
   395     07D9  1006               	bcf	6,0	;volatile
   396     07DA                     l627:
   397     07DA  3026               	movlw	38
   398     07DB  0271               	subwf	_tcount,w	;volatile
   399     07DC  1C03               	skipc
   400     07DD  2FDF               	goto	u71
   401     07DE  2FE0               	goto	u70
   402     07DF                     u71:
   403     07DF  2FA3               	goto	l589
   404     07E0                     u70:
   405     07E0                     l629:
   406     07E0  01F1               	clrf	_tcount	;volatile
   407     07E1  01F0               	clrf	_step	;volatile
   408     07E2  2FA3               	goto	l589
   409     07E3                     l633:
   410     07E3  0870               	movf	_step,w	;volatile
   411                           
   412                           ; Switch size 1, requested type "simple"
   413                           ; Number of cases is 6, Range of values is 0 to 5
   414                           ; switch strategies available:
   415                           ; Name         Instructions Cycles
   416                           ; simple_byte           19    10 (average)
   417                           ; direct_byte           26     8 (fixed)
   418                           ; jumptable            260     6 (fixed)
   419                           ;	Chosen strategy is simple_byte
   420     07E4  3A00               	xorlw	0	; case 0
   421     07E5  1903               	skipnz
   422     07E6  2FAE               	goto	l24
   423     07E7  3A01               	xorlw	1	; case 1
   424     07E8  1903               	skipnz
   425     07E9  2FB9               	goto	l27
   426     07EA  3A03               	xorlw	3	; case 2
   427     07EB  1903               	skipnz
   428     07EC  2FC1               	goto	l29
   429     07ED  3A01               	xorlw	1	; case 3
   430     07EE  1903               	skipnz
   431     07EF  2FC9               	goto	l31
   432     07F0  3A07               	xorlw	7	; case 4
   433     07F1  1903               	skipnz
   434     07F2  2FD1               	goto	l33
   435     07F3  3A01               	xorlw	1	; case 5
   436     07F4  1903               	skipnz
   437     07F5  2FD9               	goto	l35
   438     07F6  2FA3               	goto	l589
   439     07F7  120A  118A  2800   	ljmp	start
   440     07FA                     __end_of_main:
   441     0002                     ___latbits      equ	2
   442     007E                     btemp           set	126	;btemp
   443     007E                     btemp0          set	126
   444     007F                     btemp1          set	127
   445     007E                     wtemp0          set	126
   446     007F                     wtemp0a         set	127
   447     007F                     ttemp0a         set	127
   448     0080                     ltemp0a         set	128
   449                           
   450                           	psect	config
   451                           
   452                           ;Config register CONFIG @ 0x2007
   453                           ;	Oscillator Selection bits
   454                           ;	FOSC = HS, HS oscillator
   455                           ;	Watchdog Timer Enable bit
   456                           ;	WDTE = OFF, WDT disabled
   457                           ;	Power-up Timer Enable bit
   458                           ;	PWRTE = OFF, PWRT disabled
   459                           ;	Brown-out Reset Enable bit
   460                           ;	BOREN = OFF, BOR disabled
   461                           ;	Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit
   462                           ;	LVP = OFF, RB3 is digital I/O, HV on MCLR must be used for programming
   463                           ;	Data EEPROM Memory Code Protection bit
   464                           ;	CPD = OFF, Data EEPROM code protection off
   465                           ;	Flash Program Memory Write Enable bits
   466                           ;	WRT = OFF, Write protection off; all program memory may be written to by EECON control
   467                           ;	In-Circuit Debugger Mode bit
   468                           ;	DEBUG = 0x1, unprogrammed default
   469                           ;	Flash Program Memory Code Protection bit
   470                           ;	CP = OFF, Code protection off
   471     2007                     	org	8199
   472     2007  3F3A               	dw	16186

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         2
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      0       2
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      0       2     14.3%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC Macro Assembler V3.10 build 20250813170317 
Symbol Table                                                                                   Mon Jan 19 14:40:51 2026

                     l31 07C9                       l24 07AE                       l33 07D1  
                     l35 07D9                       l27 07B9                       l29 07C1  
                     u10 07A7                       u11 07A6                       u20 07B5  
                     u21 07B4                       u30 07C0                       u31 07BF  
                     u40 07C8                       u41 07C7                       u50 07D0  
                     u51 07CF                       u60 07D8                       u61 07D7  
                     u70 07E0                       u71 07DF                      l601 07B6  
                    l603 07BA                      l621 07D2                      l615 07CA  
                    l609 07C2                      l633 07E3                      l627 07DA  
                    l629 07E0                      l591 07A7                      l583 0798  
                    l593 07A8                      l585 079F                      l595 07AB  
                    l587 07A2                      l597 07AF                      l589 07A3  
                    l599 07B5                      _RB0 0030                     _T0IF 005A  
                   _TMR0 0001                     _main 0798                     _step 0070  
                   btemp 007E                     start 0000                    ?_main 0000  
                  btemp0 007E                    btemp1 007F                    status 0003  
                  wtemp0 007E          __initialization 07FA             __end_of_main 07FA  
                 ??_main 0000                   _ADCON1 009F                   _TRISB0 0430  
                 _tcount 0071                   ltemp0a 0080                   ttemp0a 007F  
                 wtemp0a 007F  __end_of__initialization 07FC           __pcstackCOMMON 0000  
             __pmaintext 0798     end_of_initialization 07FC      start_initialization 07FA  
            __pbssCOMMON 0070                ___latbits 0002               _OPTION_REG 0081  
