library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mux_3x1 is
    Port (
        a   : in  STD_LOGIC;
        b   : in  STD_LOGIC;
        c   : in  STD_LOGIC;
        sel : in  STD_LOGIC_VECTOR (1 downto 0);
        y   : out STD_LOGIC
    );
end mux_3x1;

architecture concurrent of mux_3x1 is
begin
    y <= a when sel = "00" else
         b when sel = "01" else
         c when sel = "10" else
         '0';
end concurrent;
