Starting iceCube2...

C:\Program Files\Alchitry\Alchitry Labs>SET LM_LICENSE_FILE=C:\Users\joele\Downloads\license_59161.dat 

C:\Program Files\Alchitry\Alchitry Labs>SET SYNPLIFY_PATH=C:\lscc\iCEcube2.2020.12\synpbase 

C:\Program Files\Alchitry\Alchitry Labs>SET SBT_DIR=C:\lscc\iCEcube2.2020.12\sbt_backend 

C:\Program Files\Alchitry\Alchitry Labs>C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe -prj "C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_syn.prj" 
Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Synthesis exit by 0.

C:\Program Files\Alchitry\Alchitry Labs>"C:\Program Files\Alchitry\Alchitry Labs\tcl\bin\tclsh85.exe" "C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\iCEcube2_flow.tcl" 

Run edifparser ...
{C:\lscc\iCEcube2.2020.12\sbt_backend/bin/win32/opt/edifparser} {C:\lscc\iCEcube2.2020.12\sbt_backend/devices\ICE40P08.dev} {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0.edf} {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/netlist}  -p"CB132"  {-y} {"C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/constraint/merged_constraint.pcf "} {-c} --devicename  iCE40HX8K
Lattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0.edf...
Parsing constraint file: C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/constraint/merged_constraint.pcf ...
start to read sdc/scf file C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0.scf
sdc_reader OK C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0.scf
Stored edif netlist at C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/netlist\oadb-cu_top_0...

write Timing Constraint to C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: cu_top_0

EDF Parser run-time: 0 (sec)


Run sbtplacer ...
{C:\lscc\iCEcube2.2020.12\sbt_backend/bin/win32/opt/sbtplacer} --des-lib {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/netlist/oadb-cu_top_0}  --outdir {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/outputs/placer} --device-file {C:\lscc\iCEcube2.2020.12\sbt_backend/devices\ICE40P08.dev} --package {CB132} --lib-file {C:\lscc\iCEcube2.2020.12\sbt_backend/devices/ice40HX8K.lib}  --sdc-file {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/Temp/sbt_temp.sdc} --out-sdc-file {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/outputs/placer/cu_top_0_pl.sdc} --deviceMarketName {iCE40HX8K}
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/netlist/oadb-cu_top_0 --outdir C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/outputs/placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend/devices\ICE40P08.dev --package CB132 --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend/devices/ice40HX8K.lib --sdc-file C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/Temp/sbt_temp.sdc --out-sdc-file C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/outputs/placer/cu_top_0_pl.sdc --deviceMarketName iCE40HX8K
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend/devices\ICE40P08.dev
Package              - CB132
Design database      - C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/netlist/oadb-cu_top_0
SDC file             - C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/Temp/sbt_temp.sdc
Output directory     - C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/outputs/placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/netlist/oadb-cu_top_0/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend/devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/95
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/95
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

W2715: Warning for set_io Constraint: Ignoring pin assignment for clk, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for rst_n, as it is not connected to any PAD
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Run packer ...
{C:\lscc\iCEcube2.2020.12\sbt_backend/bin/win32/opt/packer} {C:\lscc\iCEcube2.2020.12\sbt_backend/devices\ICE40P08.dev} {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/netlist/oadb-cu_top_0} --outdir  {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/outputs/packer} --package {CB132} --basename cu_top_0   --src_sdc_file {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/outputs/placer/cu_top_0_pl.sdc} --dst_sdc_file {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0_pk.sdc} --translator {C:\lscc\iCEcube2.2020.12\sbt_backend/bin/sdc_translator.tcl}   --devicename {iCE40HX8K} 
Lattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 18
used logic cells: 1
Translating sdc file C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/outputs/placer/cu_top_0_pl.sdc...
Translated sdc file is C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)

Ignore not existing derating file C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/work_Impl/work_init.tcl

Run sbrouter ...
{C:\lscc\iCEcube2.2020.12\sbt_backend/bin/win32/opt/sbrouter} {C:\lscc\iCEcube2.2020.12\sbt_backend/devices\ICE40P08.dev} {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/netlist/oadb-cu_top_0} {C:\lscc\iCEcube2.2020.12\sbt_backend/devices/ice40HX8K.lib} {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0_pk.sdc}  --outdir {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/outputs/router}  --sdf_file  {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0_sbt.sdf}   --pin_permutation
SJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend/devices\ICE40P08.dev C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/netlist/oadb-cu_top_0 C:\lscc\iCEcube2.2020.12\sbt_backend/devices/ice40HX8K.lib C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0_pk.sdc --outdir C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/outputs/router --sdf_file C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design cu_top_0
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 2 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design cu_top_0
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds


Run bitmap ...
{C:\lscc\iCEcube2.2020.12\sbt_backend/bin/win32/opt/bitmap}  {C:\lscc\iCEcube2.2020.12\sbt_backend/devices\ICE40P08.dev} --design {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/netlist/oadb-cu_top_0} --outdir {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/outputs/bitmap} --device_name {iCE40HX8K} --package {CB132}    --low_power on --init_ram on --init_ram_bank 1111 --warm_boot on --frequency low 
Lattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)


Run netlister ...
{C:\lscc\iCEcube2.2020.12\sbt_backend/bin/win32/opt/netlister} --device {C:\lscc\iCEcube2.2020.12\sbt_backend/devices\ICE40P08.dev} --view rt --lib {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/netlist/oadb-cu_top_0} --verilog {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0_sbt.v} --vhdl {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0_sbt.vhd} --in-sdc-file C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0_pk.sdc --out-sdc-file C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0_sbt.sdc --splitio
Lattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0_sbt.v
Writing C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)


Run sbtimer ...
{C:\lscc\iCEcube2.2020.12\sbt_backend/bin/win32/opt/sbtimer} --des-lib {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/netlist/oadb-cu_top_0} --lib-file {C:\lscc\iCEcube2.2020.12\sbt_backend/devices/ice40HX8K.lib} --sdc-file  {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0_sbt.sdc} --sdf-file {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0_sbt.sdf}  --report-file  {C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/outputs/router/cu_top_0_timing.rpt} --device-file {C:\lscc\iCEcube2.2020.12\sbt_backend/devices\ICE40P08.dev}  --timing-summary
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/netlist/oadb-cu_top_0 --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend/devices/ice40HX8K.lib --sdc-file C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0_sbt.sdc --sdf-file C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/cu_top_0_sbt.sdf --report-file C:/Users/joele/Documents/GHrepos/FPGAProjs/initialTests/initialProj/work/alchitry_imp/sbt/outputs/router/cu_top_0_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend/devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds


Finished building project.
