#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 19 12:35:02 2021
# Process ID: 592
# Current directory: D:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_PROJECT/OV7670
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent588 D:\Alessandro\Documents\GitHub\OV7670-bg_elimination\OV7670_Color\VIVADO_PROJECT\OV7670\OV7670.xpr
# Log file: D:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_PROJECT/OV7670/vivado.log
# Journal file: D:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_PROJECT/OV7670\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_PROJECT/OV7670'
INFO: [Project 1-313] Project file moved from 'D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670' since last save.
WARNING: [Project 1-312] File not found as 'D:/Alessandro/Documents/GitHub/Alessandro/Documents/GitHub/Background_eraser/verilog_modules/stream_aligner_new_fsm.v'; using path 'D:/Alessandro/Documents/GitHub/Background_eraser/verilog_modules/stream_aligner_new_fsm.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Alessandro/Documents/GitHub/Alessandro/Documents/GitHub/Background_eraser/verilog_modules/pixel_counter_v1.0.v'; using path 'D:/Alessandro/Documents/GitHub/Background_eraser/verilog_modules/pixel_counter_v1.0.v' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'D:/Alessandro/Documents/GitHub/Alessandro/Documents/GitHub/Background_eraser/verilog_modules/stream_aligner_new_fsm.v'; using path 'D:/Alessandro/Documents/GitHub/Background_eraser/verilog_modules/stream_aligner_new_fsm.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Alessandro/Documents/GitHub/Alessandro/Documents/GitHub/Background_eraser/verilog_modules/pixel_counter_v1.0.v'; using path 'D:/Alessandro/Documents/GitHub/Background_eraser/verilog_modules/pixel_counter_v1.0.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Alessandro/Documents/GitHub/Alessandro/Documents/GitHub/Background_eraser/verilog_modules/stream_aligner_new_fsm.v'; using path 'D:/Alessandro/Documents/GitHub/Background_eraser/verilog_modules/stream_aligner_new_fsm.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Alessandro/Documents/GitHub/Alessandro/Documents/GitHub/Background_eraser/verilog_modules/pixel_counter_v1.0.v'; using path 'D:/Alessandro/Documents/GitHub/Background_eraser/verilog_modules/pixel_counter_v1.0.v' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/Alessandro/Documents/GitHub/Alessandro/Desktop/SmartCamera-master/HLS_COMMON/PATTERN_GENERATORS/PATTERN_GENERATOR_CROSS'; using path 'D:/Alessandro/Desktop/SmartCamera-master/HLS_COMMON/PATTERN_GENERATORS/PATTERN_GENERATOR_CROSS' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/Alessandro/Documents/GitHub/Alessandro/Documents/GitHub/Background_eraser/hls/background_eraser'; using path 'D:/Alessandro/Documents/GitHub/Background_eraser/hls/background_eraser' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_HLS/OV7670_INTERFACE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Desktop/SmartCamera-master/HLS_COMMON/PATTERN_GENERATORS/PATTERN_GENERATOR_CROSS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/Background_eraser/hls/background_eraser'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/FILTERS/Configurable_Convolution_Filter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/FILTERS/Sep_Convolution_Filter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_HLS/OV7670_LUMA_CHROMA'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/VIDEO_STREAM_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_HLS/OV7670_GRAYSCALE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/LF_VALID_TO_AXIS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE_SD'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/FILTERS/FILTER_CONVOLUTION'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/VGA/AXI_STREAM_TO_VGA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 830.438 ; gain = 220.992
open_bd_design {D:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:hls:ddr_to_axis_reader:1.0 - ddr_to_axis_reader_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_writer
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_reader
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_reader_to_vga
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_raw_LUMA
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_pipeline_to_writer
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_raw_CHROMA
Adding component instance block -- xilinx.com:hls:ddr_to_axis_reader:1.0 - ddr_to_axis_reader_ref
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_reader_ref
Adding component instance block -- xilinx.com:hls:axis_to_ddr_writer:1.0 - axis_to_ddr_writer_0
Adding component instance block -- xilinx.com:hls:axis_to_ddr_writer:1.0 - axis_to_ddr_writer_CHROMA
Adding component instance block -- xilinx.com:hls:axis_to_ddr_writer:1.0 - axis_to_ddr_writer_LUMA
Adding component instance block -- xilinx.com:hls:LF_valid_to_AXIS:1.0 - LF_valid_to_AXIS
Adding component instance block -- xilinx.com:hls:ov7670_LUMA_CHROMA:1.0 - ov7670_LUMA_CHROMA_0
Adding component instance block -- xilinx.com:hls:ov7670_interface:1.0 - ov7670_interface_0
Adding component instance block -- xilinx.com:hls:mux_sd_ov:1.0 - mux_sd_ov_1
Adding component instance block -- xilinx.com:hls:ddr_to_axis_reader_SD:1.0 - ddr_to_axis_reader_SD_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/frame_valid_V(data) and /OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0/CLK(clk)
Adding component instance block -- xilinx.com:hls:axi_stream_to_vga:1.0 - axi_stream_to_vga_0
Adding component instance block -- xilinx.com:hls:convolution_filter:1.0 - convolution_filter_0
Adding component instance block -- xilinx.com:hls:sep_convolution_filter:1.0 - sep_convolution_filter_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_frame_intr
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_pl_reset
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_gen_25M_24M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - reset_25M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - reset_24M
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - processing_system7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - reset_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_true
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - ENABLE_RAW_STREAM
Adding component instance block -- xilinx.com:module_ref:stream_aligner_new_fsm:1.0 - stream_aligner_new_f_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - ap_start_true
Adding component instance block -- xilinx.com:hls:Background_subtractor:1.0 - Background_subtractor_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - threshold_constant
Adding component instance block -- xilinx.com:module_ref:pixel_counter_v1:1.0 - pixel_counter_ref
Adding component instance block -- xilinx.com:module_ref:pixel_counter_v1:1.0 - pixel_counter_camera
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /OV7670_RESET(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /reset_25M/ext_reset_in(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /reset_24M/ext_reset_in(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /reset_100M/ext_reset_in(rst)
Successfully read diagram <design_1> from BD file <D:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1036.602 ; gain = 96.656
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_HLS/OV7670_INTERFACE d:/Alessandro/Desktop/SmartCamera-master/HLS_COMMON/PATTERN_GENERATORS/PATTERN_GENERATOR_CROSS d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/FILTERS/Configurable_Convolution_Filter d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/FILTERS/Sep_Convolution_Filter d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_HLS/OV7670_LUMA_CHROMA d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/VIDEO_STREAM_MUX d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_HLS/OV7670_GRAYSCALE d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/LF_VALID_TO_AXIS d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE_SD d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/FILTERS/FILTER_CONVOLUTION d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/VGA/AXI_STREAM_TO_VGA} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_HLS/OV7670_INTERFACE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Desktop/SmartCamera-master/HLS_COMMON/PATTERN_GENERATORS/PATTERN_GENERATOR_CROSS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/FILTERS/Configurable_Convolution_Filter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/FILTERS/Sep_Convolution_Filter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_HLS/OV7670_LUMA_CHROMA'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/VIDEO_STREAM_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_HLS/OV7670_GRAYSCALE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/LF_VALID_TO_AXIS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE_SD'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/FILTERS/FILTER_CONVOLUTION'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/VGA/AXI_STREAM_TO_VGA'.
set_property  ip_repo_paths  {d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_HLS/OV7670_INTERFACE d:/Alessandro/Desktop/SmartCamera-master/HLS_COMMON/PATTERN_GENERATORS/PATTERN_GENERATOR_CROSS d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/FILTERS/Configurable_Convolution_Filter D:/Alessandro/Documents/GitHub/OV7670-bg_elimination/hls/background_eraser d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/FILTERS/Sep_Convolution_Filter d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_HLS/OV7670_LUMA_CHROMA d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/VIDEO_STREAM_MUX d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_HLS/OV7670_GRAYSCALE d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/LF_VALID_TO_AXIS d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE_SD d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/FILTERS/FILTER_CONVOLUTION d:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/VGA/AXI_STREAM_TO_VGA} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_HLS/OV7670_INTERFACE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Desktop/SmartCamera-master/HLS_COMMON/PATTERN_GENERATORS/PATTERN_GENERATOR_CROSS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/FILTERS/Configurable_Convolution_Filter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/hls/background_eraser'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/FILTERS/Sep_Convolution_Filter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_HLS/OV7670_LUMA_CHROMA'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/VIDEO_STREAM_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_HLS/OV7670_GRAYSCALE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/LF_VALID_TO_AXIS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE_SD'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/FILTERS/FILTER_CONVOLUTION'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alessandro/Documents/GitHub/OV7670-bg_elimination/HLS_COMMON/VGA/AXI_STREAM_TO_VGA'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed May 19 12:41:49 2021] Launched synth_1...
Run output will be captured here: D:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/synth_1/runme.log
[Wed May 19 12:41:49 2021] Launched impl_1...
Run output will be captured here: D:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/impl_1/runme.log
open_hw
open_bd_design {D:/Alessandro/Documents/GitHub/OV7670-bg_elimination/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 19 12:50:38 2021...
