AArch64 IDC1.MP.RF+cachesync+ctrlisb
CacheType=IDC
{
0:X0=NOP; 0:X1=P1:Lself00; 0:X3=x;
1:X0=x;
}
 P0          | P1           ;
 STR W0,[X1] |  LDR W1,[X0] ;
 DC CVAU,X1  |  CBNZ W1,L00 ;
 DSB ISH     | L00:         ;
 IC IVAU,X1  |  ISB         ;
 DSB ISH     | Lself00:     ;
 MOV W2,#1   |  B L01       ;
 STR W2,[X3] |  MOV W2,#1   ;
             | L01:         ;
exists (1:X1=1 /\ 1:X2=0)
