{
  "questions": [
    {
      "question": "What is the primary characteristic of a digital circuit implemented using Complementary Metal-Oxide-Semiconductor (CMOS) technology regarding its static power consumption?",
      "options": [
        "Extremely low static power dissipation, ideally zero, when the circuit is idle.",
        "High static power dissipation due to significant leakage currents.",
        "Static power dissipation that is directly proportional to the operating frequency.",
        "Static power consumption that increases exponentially with a decrease in supply voltage.",
        "Static power dissipation determined primarily by the number of active transitions per clock cycle."
      ],
      "correct": 0
    },
    {
      "question": "In a multi-processor system, what does a \"memory consistency model\" primarily define?",
      "options": [
        "The physical layout and hierarchy of memory components within the system.",
        "The specific algorithms used to manage virtual memory paging and swap space.",
        "The rules by which the order of memory operations (reads/writes) from multiple processors is observed by all other processors.",
        "The error detection and correction mechanisms applied to stored data in main memory.",
        "The maximum data transfer rate between the CPU and the main memory."
      ],
      "correct": 2
    },
    {
      "question": "Which formal verification technique is primarily used to mathematically prove that two different representations of a digital circuit (e.g., RTL code and a gate-level netlist after synthesis) implement the exact same functionality?",
      "options": [
        "Logic Simulation",
        "Model Checking",
        "Static Timing Analysis (STA)",
        "Equivalence Checking",
        "Formal Property Verification (FPV)"
      ],
      "correct": 3
    },
    {
      "question": "In the physical verification stage of IC design, what is the primary purpose of \"RC extraction\"?",
      "options": [
        "To convert the gate-level netlist into a detailed transistor-level schematic.",
        "To calculate the parasitic resistance and capacitance values of interconnects and devices from the physical layout.",
        "To verify that all power and ground connections are properly routed throughout the chip.",
        "To optimize the placement of standard cells to minimize overall wire length.",
        "To check for design rule violations (DRC) such as minimum spacing and width rules."
      ],
      "correct": 1
    },
    {
      "question": "In an out-of-order execution processor, what is the primary function of the Reorder Buffer (ROB)?",
      "options": [
        "To store predicted branch outcomes and target addresses for faster instruction fetching.",
        "To hold decoded instructions and their operands until their execution units are free.",
        "To ensure that instructions commit (update architectural state) in their original program order, even if they execute out of order.",
        "To manage the cache coherence protocol among multiple CPU cores.",
        "To perform address translation from virtual to physical addresses."
      ],
      "correct": 2
    }
  ]
}