{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530569968540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530569968564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 03 01:19:28 2018 " "Processing started: Tue Jul 03 01:19:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530569968564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1530569968564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BA1533_TX -c BA1533_TX " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BA1533_TX -c BA1533_TX" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1530569968564 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BA1533_TX.vo C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/simulation/modelsim/ simulation " "Generated file BA1533_TX.vo in folder \"C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1530569969929 ""}
{ "Info" "IWSC_START_SIM_TCL_FILE_ALL_NODES" "C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/simulation/modelsim/BA1533_TX_dump_all_vcd_nodes.tcl " "Writing VCD Dump Commands for all nodes to C:/BA/Software_projects/FPGA/1533_FPGA/temp/test_on_devkit/BA_1533_TX/simulation/modelsim/BA1533_TX_dump_all_vcd_nodes.tcl" {  } {  } 0 204020 "Writing VCD Dump Commands for all nodes to %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1530569969934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530569970521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 03 01:19:30 2018 " "Processing ended: Tue Jul 03 01:19:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530569970521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530569970521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530569970521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1530569970521 ""}
