# VSDBabySoC Overview ğŸ’»

**VSDBabySoC** is a compact, educational **System-on-Chip (SoC)** built around a **RISC-V processor (RVMYTH)**. It integrates a **PLL (Phase-Locked Loop)** for stable clock generation and a **10-bit DAC (Digital-to-Analog Converter)** for analog output. The design provides a hands-on platform to learn **SoC design, simulation, and digital-to-analog interfacing**.

---

## Key Components âš™ï¸

| Module         | Purpose                                                | Inputs                               | Outputs                |
| -------------- | ------------------------------------------------------ | ------------------------------------ | ---------------------- |
| **RVMYTH CPU** | Performs computation and generates 10-bit digital data | `CLK`, `reset`                       | `OUT[9:0]`             |
| **PLL**        | Generates a stable clock signal                        | `VCO_IN`, `ENb_CP`, `ENb_VCO`, `REF` | `CLK`                  |
| **DAC**        | Converts digital signals from CPU to analog voltage    | `D[9:0]`, `VREFH`                    | `OUT` (analog voltage) |

---

## Educational Objectives ğŸ“

* **Hands-on SoC Integration**: Combine CPU, PLL, and DAC modules.
* **Clock and Signal Management**: Learn how PLLs stabilize clocks.
* **Digital-to-Analog Conversion**: Convert binary outputs to analog signals.
* **Simulation and Verification**: Use **Icarus Verilog** and **GTKWave** for pre- and post-synthesis validation.

---

## Project Structure ğŸ“‚

```
/home/designer/VSDBabySoC
â”œâ”€â”€ LICENSE
â”œâ”€â”€ Makefile
â”œâ”€â”€ README.md
â”œâ”€â”€ compiled_rvmyth.v
â”œâ”€â”€ compiled_rvmyth_gen.v
â”œâ”€â”€ images
â”‚Â Â  â”œâ”€â”€ centralized_avsddac.png
â”‚Â Â  â”œâ”€â”€ inside_dac.png
â”‚Â Â  â”œâ”€â”€ inside_pll.png
â”‚Â Â  â”œâ”€â”€ openlane_flow.png
â”‚Â Â  â”œâ”€â”€ physical_design.png
â”‚Â Â  â”œâ”€â”€ post_routing_sim.png
â”‚Â Â  â”œâ”€â”€ post_synth_sim.png
â”‚Â Â  â”œâ”€â”€ pre_synth_sim.png
â”‚Â Â  â”œâ”€â”€ rvmyth_layout.png
â”‚Â Â  â”œâ”€â”€ selected_dac.png
â”‚Â Â  â”œâ”€â”€ selected_pll.png
â”‚Â Â  â”œâ”€â”€ vsdbabysoc_block_diagram.png
â”‚Â Â  â””â”€â”€ vsdbabysoc_layout.png
â”œâ”€â”€ out
â”œâ”€â”€ output
â”‚Â Â  â”œâ”€â”€ compiled_tlv
â”‚Â Â  â”‚Â Â  â””â”€â”€ rvmyth.v
â”‚Â Â  â”œâ”€â”€ post_synth_sim
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ post_synth_sim.out
â”‚Â Â  â”‚Â Â  â””â”€â”€ post_synth_sim.vcd
â”‚Â Â  â”œâ”€â”€ pre_synth_sim
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ pre_synth_sim.out
â”‚Â Â  â”‚Â Â  â””â”€â”€ pre_synth_sim.vcd
â”‚Â Â  â””â”€â”€ synth
â”‚Â Â      â”œâ”€â”€ synth.log
â”‚Â Â      â””â”€â”€ vsdbabysoc.synth.v
â””â”€â”€ src
    â”œâ”€â”€ gds
    â”‚Â Â  â”œâ”€â”€ avsddac.gds
    â”‚Â Â  â””â”€â”€ avsdpll.gds
    â”œâ”€â”€ gls_model
    â”‚Â Â  â”œâ”€â”€ primitives.v
    â”‚Â Â  â””â”€â”€ sky130_fd_sc_hd.v
    â”œâ”€â”€ include
    â”‚Â Â  â”œâ”€â”€ sandpiper.vh
    â”‚Â Â  â”œâ”€â”€ sandpiper_gen.vh
    â”‚Â Â  â”œâ”€â”€ sp_default.vh
    â”‚Â Â  â””â”€â”€ sp_verilog.vh
    â”œâ”€â”€ layout_conf
    â”‚Â Â  â”œâ”€â”€ rvmyth
    â”‚Â Â  â”‚Â Â  â”œâ”€â”€ config.tcl
    â”‚Â Â  â”‚Â Â  â””â”€â”€ pin_order.cfg
    â”‚Â Â  â””â”€â”€ vsdbabysoc
    â”‚Â Â      â”œâ”€â”€ config.tcl
    â”‚Â Â      â”œâ”€â”€ macro.cfg
    â”‚Â Â      â””â”€â”€ pin_order.cfg
    â”œâ”€â”€ lef
    â”‚Â Â  â”œâ”€â”€ avsddac.lef
    â”‚Â Â  â””â”€â”€ avsdpll.lef
    â”œâ”€â”€ lib
    â”‚Â Â  â”œâ”€â”€ avsddac.lib
    â”‚Â Â  â”œâ”€â”€ avsdpll.lib
    â”‚Â Â  â””â”€â”€ sky130_fd_sc_hd__tt_025C_1v80.lib
    â”œâ”€â”€ module
    â”‚Â Â  â”œâ”€â”€ avsddac.v
    â”‚Â Â  â”œâ”€â”€ avsdpll.v
    â”‚Â Â  â”œâ”€â”€ clk_gate.v
    â”‚Â Â  â”œâ”€â”€ pseudo_rand.sv
    â”‚Â Â  â”œâ”€â”€ pseudo_rand_gen.sv
    â”‚Â Â  â”œâ”€â”€ rvmyth.tlv
    â”‚Â Â  â”œâ”€â”€ rvmyth.v
    â”‚Â Â  â”œâ”€â”€ rvmyth_gen.v
    â”‚Â Â  â”œâ”€â”€ testbench.rvmyth.post-routing.v
    â”‚Â Â  â”œâ”€â”€ testbench.v
    â”‚Â Â  â””â”€â”€ vsdbabysoc.v
    â”œâ”€â”€ script
    â”‚Â Â  â”œâ”€â”€ sta.conf
    â”‚Â Â  â”œâ”€â”€ verilog_to_lib.pl
    â”‚Â Â  â””â”€â”€ yosys.ys
    â””â”€â”€ sdc
        â”œâ”€â”€ vsdbabysoc_layout.sdc
        â””â”€â”€ vsdbabysoc_synthesis.sdc
```

---

# Pre-Synthesis Simulation of VSDBabySoC ğŸ“Š

To verify the design functionality before synthesis, we perform a **pre-synthesis simulation** using `iverilog`.
This simulation generates a **VCD (Value Change Dump) file**, which stores the signal transitions and can be visualized using **GTKWave** for analysis.

---

## Compiling the Testbench ğŸ–¥ï¸

```bash
iverilog -o output/pre_synth_sim/pre_synth_sim.out -DPRE_SYNTH_SIM -I src/include -I src/module src/module/testbench.v
```

**Explanation:**

* `-DPRE_SYNTH_SIM` â†’ Defines a macro for **conditional compilation** in the testbench.
* `-I src/include -I src/module` â†’ Adds include paths for headers and Verilog modules.
* `-o output/pre_synth_sim/pre_synth_sim.out` â†’ Specifies the output executable location.

---

## Running the Simulation â–¶ï¸

```bash
# 1. Navigate to the simulation output directory
cd vsdbabysoc/output/pre_synth_sim

# 2. Run the pre-synthesis simulation executable
./pre_synth_sim.out
```

```
pre_synth_sim.vcd
```

```bash
# 3. Return to the project root directory
cd ../../
```

```bash
# 4. Open the waveform in GTKWave
gtkwave output/pre_synth_sim/pre_synth_sim.vcd
```

<div align="center">
  <img src="https://github.com/user-attachments/assets/a79f9743-97b7-4c12-b4d0-b92080914cd4" width="800" />
</div>

<div align="center">
  <img src="https://github.com/user-attachments/assets/a14852f7-2a88-419c-b69e-d413e64f4a3a" width="800" />
  <p><b>Fig: Pre-Synthesis Simulation Waveform</b></p>
</div>


---

## Key Signals ğŸ–²ï¸

* **`CLK`** â†’ Clock signal generated by the PLL, ensuring synchronous operation across all SoC modules.
* **`OUT`** â†’ DAC output, representing digital-to-analog conversion. Changes in the RVMYTH core digital values can be observed in real time.

---

## Interpreting the Results ğŸ“

* **CLK** â†’ Confirms all modules operate **synchronously**.
* **OUT** â†’ Demonstrates **digital-to-analog conversion**, showing data flow from the SoC to the DAC.

This workflow provides **hands-on learning** of digital-to-analog interfacing and RISC-V SoC operation, bridging theory and practical observation.

---

# RTL Synthesis of `vsdbabysoc` using Yosys âš™ï¸

### Steps

1. **Open Yosys**

   ```bash
   yosys
   ```

2. **Read Verilog RTL source files**

   ```tcl
   read_verilog -sv -I src/include src/module/vsdbabysoc.v
   read_verilog -sv -I src/include src/module/rvmyth.v
   read_verilog -sv -I src/include src/module/clk_gate.v
   ```

3. **Read standard cell libraries**

   ```tcl
   read_liberty -lib src/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
   read_liberty -lib src/lib/avsddac.lib
   read_liberty -lib src/lib/avsdpll.lib
   ```

4. **Run synthesis**

   ```tcl
   synth -top vsdbabysoc
   ```

5. **Technology mapping using ABC**

   ```tcl
   abc -liberty src/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
   ```

6. **Visualize synthesized design ğŸ–¼ï¸**

   ```tcl
   show
   ```

7. **Synthesis for Other Modules**
   The same workflow can be performed for individual modules like `clk_gate` and `rvmyth` to inspect their respective gate-level netlists.

---

<div align="center">
  <img src="https://github.com/user-attachments/assets/c1875965-6dc8-4284-a4d9-708f73d02390" width="800" />
  <p><b>Fig: Synthesized vsdbabysoc netlist</b></p>
</div>

<div align="center">
  <img src="https://github.com/user-attachments/assets/9a944486-67a7-46aa-aab4-1a8b16c88ee7" width="800" />
  <p><b>Fig: Synthesized clk_gate netlist</b></p>
</div>

<div align="center">
  <img src="https://github.com/user-attachments/assets/8ec3c9bf-ea76-4152-844e-646668175fcd" width="800" />
  <p><b>Fig: Synthesized rvmyth netlist</b></p>
</div>

---

## Note ğŸ’¡

The `rvmyth` module is a RISC-V based CPU core. Its synthesized netlist is extremely large and cannot fit on a single screen, highlighting the **scale and complexity** of the processor design.

---

# Post-Synthesis Simulation of VSDBabySoC âš¡

Post-synthesis simulation (Gate-Level Simulation) verifies the functionality of the **synthesized design**.
The simulation generates a **VCD (Value Change Dump) file**, viewable in **GTKWave**.

---

## Compiling the Testbench ğŸ–¥ï¸

```bash
iverilog -o output/post_synth_sim/post_synth_sim.out -DPOST_SYNTH_SIM -I src/include -I src/module src/module/testbench.v
```

**Explanation:**

* `-DPOST_SYNTH_SIM` â†’ Macro for post-synthesis simulation.
* `-I src/include -I src/module` â†’ Include paths for headers and modules.
* `-o output/post_synth_sim/post_synth_sim.out` â†’ Output executable location.

---

## Running the Simulation â–¶ï¸

```bash
# 1. Navigate to the post-synthesis simulation directory
cd vsdbabysoc/output/post_synth_sim

# 2. Run the post-synthesis simulation executable
./post_synth_sim.out
```

```
post_synth_sim.vcd
```

```bash
# 3. Return to the project root directory
cd ../../
```

```bash
# 4. Open the waveform in GTKWave
gtkwave output/post_synth_sim/post_synth_sim.vcd
```

<div align="center">
  <img src="https://github.com/user-attachments/assets/d854c32c-2d89-4429-8a9c-429e97e089ef" width="800" />
</div>

<div align="center">
  <img src="https://github.com/user-attachments/assets/8bec70e5-c7db-4974-9c6c-24741ada09c7" width="800" />
  <p><b>Fig: Post-Synthesis Simulation Waveform</b></p>
</div>

---

## Key Signals ğŸ–²ï¸

* **`CLK`** â†’ Clock signal of the RVMYTH core.
* **`reset`** â†’ Reset signal for initializing the RVMYTH core.
* **`OUT`** â†’ DAC output (simulated digitally in GLS).
* **`\core.OUT[9:0]`** â†’ 10-bit output port of the RVMYTH core.

---

# Project Summary ğŸ“Œ

**VSDBabySoC** is an educational RISC-V based SoC integrating a CPU (RVMYTH), PLL, and 10-bit DAC. The project covers the complete workflow: **pre-synthesis simulation** to verify functionality, **RTL synthesis** with Yosys, and **post-synthesis simulation** to validate the synthesized design. Key signals can be observed in GTKWave, allowing hands-on experience in **SoC design, digital-to-analog interfacing, and verification**.

---
