.. _nmsis_core_api_non-simd_instructions:

Non-SIMD Instructions
=====================

.. toctree::
   :maxdepth: 3

   
   nmsis_core_dsp_intrinsic_non_simd/api_nmsis_core_dsp_intrinsic_non_simd_q15_sat_alu.rst
   nmsis_core_dsp_intrinsic_non_simd/api_nmsis_core_dsp_intrinsic_non_simd_q31_sat_alu.rst
   nmsis_core_dsp_intrinsic_non_simd/api_nmsis_core_dsp_intrinsic_32b_computation.rst
   nmsis_core_dsp_intrinsic_non_simd/api_nmsis_core_dsp_intrinsic_ov_flag_sc.rst
   nmsis_core_dsp_intrinsic_non_simd/api_nmsis_core_dsp_intrinsic_signed_16b_mult_64b_addsub.rst

.. doxygengroup:: NMSIS_Core_DSP_Intrinsic_NON_SIMD
   :project: nmsis_core
   :outline:
   :content-only:

.. doxygengroup:: NMSIS_Core_DSP_Intrinsic_NON_SIMD
   :project: nmsis_core
