
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.63;
1.63
set RST_NAME "reset";
reset
set TOP_MOD_NAME "network_4_8_12_16_30_16";
network_4_8_12_16_30_16
set SRC_FILE "network_4_8_12_16_30_16.sv";
network_4_8_12_16_30_16.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synthx
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./network_4_8_12_16_30_16.sv
Compiling source file ./network_4_8_12_16_30_16.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'network_4_8_12_16_30_16'.
Information: Building the design 'layer1_8_4_8_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'control_module1'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:112: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:142: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:174: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_module1 line 71 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_module1 line 120 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     m_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_m_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_y_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_b_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|       row_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     column_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     hold_s2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_complete_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     hold_s3_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    hold_disp_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|      flag_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'datapath_module1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'control_module2'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:590: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:620: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:643: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:652: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_module2 line 549 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_module2 line 598 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     m_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_m_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_y_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_b_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|       row_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     column_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     hold_s2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_complete_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     hold_s3_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    hold_disp_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      flag_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'datapath_module2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'control_module3'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1074: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1104: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1127: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1136: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_module3 line 1033 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_module3 line 1082 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     m_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_m_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_y_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_b_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|       row_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     column_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     hold_s2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_complete_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     hold_s3_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    hold_disp_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      flag_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'datapath_module3'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'datapath_module1' with
	the parameters "16,4,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE4_LOGSIZE3 line 1931 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================================
|          block name/line           | Inputs | Outputs | # sel inputs | MB |
=============================================================================
| memory_WIDTH16_SIZE4_LOGSIZE3/1933 |   4    |   16    |      2       | N  |
=============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'datapath_module1' with
	the parameters "16,8,4". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8_LOGSIZE4 line 1931 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================================
|          block name/line           | Inputs | Outputs | # sel inputs | MB |
=============================================================================
| memory_WIDTH16_SIZE8_LOGSIZE4/1933 |   8    |   16    |      3       | N  |
=============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B1_rom'. (HDL-193)

Statistics for case statements in always block at line 424 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           425            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B1_rom line 424 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W1_rom'. (HDL-193)

Statistics for case statements in always block at line 312 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           313            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W1_rom line 312 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac'. (HDL-193)

Inferred memory devices in process
	in routine mac line 1898 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     data_y_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mac line 1907 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     product_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B2_rom'. (HDL-193)

Statistics for case statements in always block at line 435 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           436            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B2_rom line 435 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W2_rom'. (HDL-193)

Statistics for case statements in always block at line 326 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           327            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W2_rom line 326 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B3_rom'. (HDL-193)

Statistics for case statements in always block at line 446 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           447            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B3_rom line 446 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W3_rom'. (HDL-193)

Statistics for case statements in always block at line 340 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           341            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W3_rom line 340 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B4_rom'. (HDL-193)

Statistics for case statements in always block at line 457 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           458            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B4_rom line 457 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W4_rom'. (HDL-193)

Statistics for case statements in always block at line 354 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           355            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W4_rom line 354 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B5_rom'. (HDL-193)

Statistics for case statements in always block at line 468 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           469            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B5_rom line 468 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W5_rom'. (HDL-193)

Statistics for case statements in always block at line 368 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           369            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W5_rom line 368 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B6_rom'. (HDL-193)

Statistics for case statements in always block at line 479 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           480            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B6_rom line 479 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W6_rom'. (HDL-193)

Statistics for case statements in always block at line 382 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           383            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W6_rom line 382 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B7_rom'. (HDL-193)

Statistics for case statements in always block at line 490 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           491            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B7_rom line 490 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W7_rom'. (HDL-193)

Statistics for case statements in always block at line 396 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           397            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W7_rom line 396 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B8_rom'. (HDL-193)

Statistics for case statements in always block at line 501 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           502            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B8_rom line 501 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W8_rom'. (HDL-193)

Statistics for case statements in always block at line 410 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           411            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W8_rom line 410 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'datapath_module2' with
	the parameters "16,12,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE12_LOGSIZE5 line 1931 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B1_rom'. (HDL-193)

Statistics for case statements in always block at line 924 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           925            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B1_rom line 924 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W1_rom'. (HDL-193)

Statistics for case statements in always block at line 768 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           769            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W1_rom line 768 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B2_rom'. (HDL-193)

Statistics for case statements in always block at line 936 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           937            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B2_rom line 936 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W2_rom'. (HDL-193)

Statistics for case statements in always block at line 794 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           795            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W2_rom line 794 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B3_rom'. (HDL-193)

Statistics for case statements in always block at line 948 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           949            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B3_rom line 948 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W3_rom'. (HDL-193)

Statistics for case statements in always block at line 820 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           821            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W3_rom line 820 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B4_rom'. (HDL-193)

Statistics for case statements in always block at line 960 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           961            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B4_rom line 960 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W4_rom'. (HDL-193)

Statistics for case statements in always block at line 846 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           847            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W4_rom line 846 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B5_rom'. (HDL-193)

Statistics for case statements in always block at line 972 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           973            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B5_rom line 972 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W5_rom'. (HDL-193)

Statistics for case statements in always block at line 872 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           873            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W5_rom line 872 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B6_rom'. (HDL-193)

Statistics for case statements in always block at line 984 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           985            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B6_rom line 984 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W6_rom'. (HDL-193)

Statistics for case statements in always block at line 898 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           899            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W6_rom line 898 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'datapath_module3' with
	the parameters "16,16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16_LOGSIZE5 line 1931 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==============================================================================
|          block name/line            | Inputs | Outputs | # sel inputs | MB |
==============================================================================
| memory_WIDTH16_SIZE16_LOGSIZE5/1933 |   16   |   16    |      4       | N  |
==============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B1_rom'. (HDL-193)

Statistics for case statements in always block at line 1714 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1715           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B1_rom line 1714 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W1_rom'. (HDL-193)

Statistics for case statements in always block at line 1362 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1363           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W1_rom line 1362 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B2_rom'. (HDL-193)

Statistics for case statements in always block at line 1725 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1726           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B2_rom line 1725 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W2_rom'. (HDL-193)

Statistics for case statements in always block at line 1384 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1385           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W2_rom line 1384 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B3_rom'. (HDL-193)

Statistics for case statements in always block at line 1736 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1737           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B3_rom line 1736 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W3_rom'. (HDL-193)

Statistics for case statements in always block at line 1406 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1407           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W3_rom line 1406 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B4_rom'. (HDL-193)

Statistics for case statements in always block at line 1747 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1748           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B4_rom line 1747 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W4_rom'. (HDL-193)

Statistics for case statements in always block at line 1428 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1429           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W4_rom line 1428 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B5_rom'. (HDL-193)

Statistics for case statements in always block at line 1758 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1759           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B5_rom line 1758 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W5_rom'. (HDL-193)

Statistics for case statements in always block at line 1450 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1451           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W5_rom line 1450 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B6_rom'. (HDL-193)

Statistics for case statements in always block at line 1769 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1770           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B6_rom line 1769 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W6_rom'. (HDL-193)

Statistics for case statements in always block at line 1472 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1473           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W6_rom line 1472 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B7_rom'. (HDL-193)

Statistics for case statements in always block at line 1780 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1781           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B7_rom line 1780 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W7_rom'. (HDL-193)

Statistics for case statements in always block at line 1494 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1495           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W7_rom line 1494 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B8_rom'. (HDL-193)

Statistics for case statements in always block at line 1791 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1792           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B8_rom line 1791 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W8_rom'. (HDL-193)

Statistics for case statements in always block at line 1516 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1517           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W8_rom line 1516 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B9_rom'. (HDL-193)

Statistics for case statements in always block at line 1802 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1803           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B9_rom line 1802 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W9_rom'. (HDL-193)

Statistics for case statements in always block at line 1538 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1539           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W9_rom line 1538 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B10_rom'. (HDL-193)

Statistics for case statements in always block at line 1813 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1814           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B10_rom line 1813 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W10_rom'. (HDL-193)

Statistics for case statements in always block at line 1560 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1561           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W10_rom line 1560 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B11_rom'. (HDL-193)

Statistics for case statements in always block at line 1824 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1825           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B11_rom line 1824 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W11_rom'. (HDL-193)

Statistics for case statements in always block at line 1582 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1583           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W11_rom line 1582 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B12_rom'. (HDL-193)

Statistics for case statements in always block at line 1835 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1836           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B12_rom line 1835 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W12_rom'. (HDL-193)

Statistics for case statements in always block at line 1604 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1605           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W12_rom line 1604 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B13_rom'. (HDL-193)

Statistics for case statements in always block at line 1846 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1847           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B13_rom line 1846 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W13_rom'. (HDL-193)

Statistics for case statements in always block at line 1626 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1627           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W13_rom line 1626 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B14_rom'. (HDL-193)

Statistics for case statements in always block at line 1857 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1858           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B14_rom line 1857 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W14_rom'. (HDL-193)

Statistics for case statements in always block at line 1648 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1649           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W14_rom line 1648 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B15_rom'. (HDL-193)

Statistics for case statements in always block at line 1868 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1869           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B15_rom line 1868 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W15_rom'. (HDL-193)

Statistics for case statements in always block at line 1670 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1671           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W15_rom line 1670 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B16_rom'. (HDL-193)

Statistics for case statements in always block at line 1879 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1880           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B16_rom line 1879 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W16_rom'. (HDL-193)

Statistics for case statements in always block at line 1692 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1693           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W16_rom line 1692 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset s_valid m_ready data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{s_valid m_ready data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 27 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_0'
  Processing 'layer3_16_12_16_16_W16_rom'
  Processing 'layer3_16_12_16_16_B16_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'memory_WIDTH16_SIZE16_LOGSIZE5_0'
  Processing 'layer3_16_12_16_16_W15_rom'
  Processing 'layer3_16_12_16_16_B15_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W14_rom'
  Processing 'layer3_16_12_16_16_B14_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W13_rom'
  Processing 'layer3_16_12_16_16_B13_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W12_rom'
  Processing 'layer3_16_12_16_16_B12_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W11_rom'
  Processing 'layer3_16_12_16_16_B11_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W10_rom'
  Processing 'layer3_16_12_16_16_B10_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W9_rom'
  Processing 'layer3_16_12_16_16_B9_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W8_rom'
  Processing 'layer3_16_12_16_16_B8_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W7_rom'
  Processing 'layer3_16_12_16_16_B7_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W6_rom'
  Processing 'layer3_16_12_16_16_B6_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W5_rom'
  Processing 'layer3_16_12_16_16_B5_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W4_rom'
  Processing 'layer3_16_12_16_16_B4_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W3_rom'
  Processing 'layer3_16_12_16_16_B3_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W2_rom'
  Processing 'layer3_16_12_16_16_B2_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W1_rom'
  Processing 'layer3_16_12_16_16_B1_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'memory_WIDTH16_SIZE12_LOGSIZE5_0'
  Processing 'datapath_module3'
  Processing 'control_module3'
Information: The register 'state_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16'
  Processing 'layer2_12_8_6_16_W6_rom'
  Processing 'layer2_12_8_6_16_B6_rom'
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_6_16_W5_rom'
  Processing 'layer2_12_8_6_16_B5_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_6_16_W4_rom'
  Processing 'layer2_12_8_6_16_B4_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_6_16_W3_rom'
  Processing 'layer2_12_8_6_16_B3_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_6_16_W2_rom'
  Processing 'layer2_12_8_6_16_B2_rom'
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_6_16_W1_rom'
  Processing 'layer2_12_8_6_16_B1_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'memory_WIDTH16_SIZE8_LOGSIZE4_0'
  Processing 'datapath_module2'
  Processing 'control_module2'
Information: Added key list 'DesignWare' to design 'control_module2'. (DDB-72)
Information: The register 'state_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_6_16'
  Processing 'layer1_8_4_8_16_W8_rom'
  Processing 'layer1_8_4_8_16_B8_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W7_rom'
  Processing 'layer1_8_4_8_16_B7_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W6_rom'
  Processing 'layer1_8_4_8_16_B6_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W5_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B5_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W4_rom'
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B4_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W3_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B3_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W2_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B2_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W1_rom'
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B1_rom'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'memory_WIDTH16_SIZE4_LOGSIZE3'
  Processing 'datapath_module1'
  Processing 'control_module1'
Information: Added key list 'DesignWare' to design 'control_module1'. (DDB-72)
Information: The register 'state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'addr_y_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16'
  Processing 'network_4_8_12_16_30_16'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_1_DW01_add_0'
  Processing 'mac_2_DW01_add_0'
  Processing 'mac_3_DW01_add_0'
  Processing 'mac_4_DW01_add_0'
  Processing 'mac_5_DW01_add_0'
  Processing 'mac_6_DW01_add_0'
  Processing 'mac_7_DW01_add_0'
  Processing 'mac_8_DW01_add_0'
  Processing 'mac_9_DW01_add_0'
  Processing 'mac_10_DW01_add_0'
  Processing 'mac_11_DW01_add_0'
  Processing 'mac_12_DW01_add_0'
  Processing 'mac_13_DW01_add_0'
  Processing 'mac_14_DW01_add_0'
  Processing 'mac_15_DW01_add_0'
  Processing 'mac_16_DW01_add_0'
  Processing 'control_module3_DW01_inc_0'
  Processing 'control_module3_DW01_inc_1'
  Processing 'control_module3_DW01_inc_2'
  Processing 'control_module3_DW01_inc_3'
  Processing 'control_module3_DW01_inc_4'
  Mapping 'control_module3_DW_cmp_1'
  Mapping 'control_module3_DW_cmp_2'
  Mapping 'control_module3_DW_cmp_3'
  Processing 'datapath_module2_DW_div_uns_0'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Processing 'mac_17_DW01_add_0'
  Processing 'mac_18_DW01_add_0'
  Processing 'mac_19_DW01_add_0'
  Processing 'mac_20_DW01_add_0'
  Processing 'mac_21_DW01_add_0'
  Processing 'mac_22_DW01_add_0'
  Processing 'control_module2_DW01_inc_0'
  Processing 'control_module2_DW01_inc_1'
  Processing 'control_module2_DW01_inc_2'
  Processing 'control_module2_DW01_add_0'
  Processing 'control_module2_DW01_inc_3'
  Mapping 'control_module2_DW_cmp_0'
  Processing 'mac_23_DW01_add_0'
  Processing 'mac_24_DW01_add_0'
  Processing 'mac_25_DW01_add_0'
  Processing 'mac_26_DW01_add_0'
  Processing 'mac_27_DW01_add_0'
  Processing 'mac_28_DW01_add_0'
  Processing 'mac_29_DW01_add_0'
  Processing 'mac_0_DW01_add_0'
  Processing 'control_module3_DW01_add_0'
  Mapping 'control_module3_DW_mult_uns_0'
  Mapping 'mac_16_DW_mult_tc_0'
  Mapping 'mac_15_DW_mult_tc_0'
  Mapping 'mac_14_DW_mult_tc_0'
  Mapping 'mac_13_DW_mult_tc_0'
  Mapping 'mac_12_DW_mult_tc_0'
  Mapping 'mac_11_DW_mult_tc_0'
  Mapping 'mac_10_DW_mult_tc_0'
  Mapping 'mac_9_DW_mult_tc_0'
  Mapping 'mac_8_DW_mult_tc_0'
  Mapping 'mac_7_DW_mult_tc_0'
  Mapping 'mac_6_DW_mult_tc_0'
  Mapping 'mac_5_DW_mult_tc_0'
  Mapping 'mac_4_DW_mult_tc_0'
  Mapping 'mac_3_DW_mult_tc_0'
  Mapping 'mac_2_DW_mult_tc_0'
  Mapping 'mac_1_DW_mult_tc_0'
  Mapping 'mac_22_DW_mult_tc_0'
  Mapping 'mac_21_DW_mult_tc_0'
  Mapping 'mac_20_DW_mult_tc_0'
  Mapping 'mac_19_DW_mult_tc_0'
  Mapping 'mac_18_DW_mult_tc_0'
  Mapping 'mac_17_DW_mult_tc_0'
  Mapping 'mac_29_DW_mult_tc_0'
  Mapping 'mac_28_DW_mult_tc_0'
  Mapping 'mac_27_DW_mult_tc_0'
  Mapping 'mac_26_DW_mult_tc_0'
  Mapping 'mac_25_DW_mult_tc_0'
  Mapping 'mac_24_DW_mult_tc_0'
  Mapping 'mac_23_DW_mult_tc_0'
  Mapping 'mac_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'control_module3'. (DDB-72)
Information: Added key list 'DesignWare' to design 'datapath_module2'. (DDB-72)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:20   97249.6      3.76   16362.4   21057.6                          
    0:00:20   97249.6      3.76   16362.4   21057.6                          
    0:00:21   97639.8      1.91     333.1   14130.5                          
    0:00:21   97677.6      1.91     301.7   13034.8                          
    0:00:21   97709.2      1.91     289.8   12143.4                          
    0:00:21   97742.0      1.91     289.8   10263.9                          
    0:00:21   98632.0      0.45      23.9    2213.7                          
    0:00:29  100332.5      0.30      10.3     116.7                          
    0:00:29  100332.5      0.30      10.3     116.7                          
    0:00:29  100332.5      0.30      10.3     116.7                          
    0:00:29  100332.3      0.30      10.3     116.7                          
    0:00:30  100332.3      0.30      10.3     116.7                          
    0:00:38   86606.9      0.33      10.4      14.3                          
    0:00:39   86604.8      0.30       9.7      14.3                          
    0:00:41   86606.4      0.28       9.5      14.3                          
    0:00:41   86606.4      0.28       9.4      14.3                          
    0:00:42   86625.0      0.27       9.3      14.3                          
    0:00:43   86638.3      0.27       9.2      14.3                          
    0:00:43   86615.7      0.27       9.1      14.3                          
    0:00:44   86620.2      0.27       9.1      14.3                          
    0:00:44   86627.7      0.27       9.0      14.3                          
    0:00:44   86632.5      0.27       9.0      14.3                          
    0:00:45   86646.6      0.27       8.9      14.3                          
    0:00:45   86652.7      0.27       8.7      14.3                          
    0:00:45   86657.2      0.26       8.7      14.3                          
    0:00:45   86672.1      0.26       8.6      14.3                          
    0:00:46   86689.9      0.26       8.4      14.3                          
    0:00:46   86720.0      0.25       8.2      14.3                          
    0:00:46   86725.3      0.25       8.2      14.3                          
    0:00:46   86729.3      0.25       8.2      14.3                          
    0:00:47   86741.3      0.25       8.0      14.3                          
    0:00:47   86741.3      0.25       8.0      14.3                          
    0:00:47   86741.3      0.25       8.0      14.3                          
    0:00:47   86743.7      0.25       8.0       0.0                          
    0:00:47   86743.7      0.25       8.0       0.0                          
    0:00:47   86743.7      0.25       8.0       0.0                          
    0:00:47   86743.7      0.25       8.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47   86743.7      0.25       8.0       0.0                          
    0:00:47   86750.6      0.24       7.9       0.0 Net3/d/ma31/product_reg[15]/D
    0:00:47   86774.0      0.24       7.8       0.0 Net3/d/ma32/product_reg[15]/D
    0:00:48   86786.0      0.24       7.6       0.0 Net1/d/ma12/product_reg[15]/D
    0:00:48   86787.6      0.24       7.7       0.0 Net3/d/ma34/product_reg[15]/D
    0:00:48   86808.8      0.24       7.5       0.0 Net1/d/ma17/product_reg[15]/D
    0:00:48   86815.5      0.23       7.5       0.0 Net2/d/ma25/product_reg[15]/D
    0:00:48   86825.6      0.23       7.4       0.0 Net3/d/ma316/product_reg[15]/D
    0:00:48   86840.5      0.23       7.3       0.0 Net3/d/ma310/product_reg[15]/D
    0:00:48   86858.6      0.23       7.1       0.0 Net3/d/ma36/product_reg[15]/D
    0:00:48   86879.6      0.23       6.9       0.0 Net2/d/ma25/product_reg[15]/D
    0:00:48   86884.1      0.22       6.8       0.0 Net3/d/ma313/product_reg[15]/D
    0:00:48   86915.2      0.22       6.7       0.0 Net3/d/ma31/product_reg[15]/D
    0:00:48   86940.8      0.22       6.5       0.0 Net2/d/ma21/product_reg[15]/D
    0:00:48   86952.7      0.22       6.5       0.0 Net1/d/ma18/product_reg[15]/D
    0:00:48   86965.0      0.21       6.4       0.0 Net1/d/ma14/product_reg[15]/D
    0:00:48   86971.9      0.21       6.3       0.0 Net3/d/ma39/product_reg[15]/D
    0:00:49   86990.5      0.21       6.1       0.0 Net3/d/ma37/product_reg[15]/D
    0:00:49   87008.6      0.20       6.0       0.0 Net3/d/ma33/product_reg[15]/D
    0:00:49   87019.5      0.20       5.9       0.0 Net1/d/ma13/product_reg[15]/D
    0:00:49   87038.9      0.20       5.8       0.0 Net3/d/ma38/product_reg[15]/D
    0:00:49   87048.5      0.20       5.7       0.0 Net3/d/ma36/product_reg[15]/D
    0:00:49   87054.4      0.20       5.7       0.0 Net2/d/ma21/product_reg[15]/D
    0:00:49   87061.5      0.19       5.6       0.0 Net1/d/ma15/product_reg[15]/D
    0:00:49   87069.0      0.19       5.6       0.0 Net3/d/ma310/product_reg[15]/D
    0:00:49   87079.6      0.19       5.6       0.0 Net1/d/ma14/product_reg[15]/D
    0:00:49   87084.7      0.19       5.5       0.0 Net3/d/ma35/product_reg[15]/D
    0:00:49   87089.5      0.19       5.5       0.0 Net1/d/ma18/product_reg[15]/D
    0:00:49   87097.7      0.19       5.5       0.0 Net3/d/ma315/product_reg[15]/D
    0:00:49   87108.9      0.19       5.4       0.0 Net2/d/ma26/product_reg[15]/D
    0:00:49   87117.1      0.19       5.4       0.0 Net3/d/ma313/product_reg[15]/D
    0:00:49   87129.1      0.18       5.3       0.0 Net2/d/ma24/product_reg[15]/D
    0:00:50   87136.5      0.18       5.3       0.0 Net1/d/ma15/product_reg[15]/D
    0:00:50   87147.7      0.18       5.3       0.0 Net3/d/ma37/product_reg[15]/D
    0:00:50   87161.3      0.18       5.2       0.0 Net2/d/ma23/product_reg[15]/D
    0:00:50   87162.6      0.18       5.2       0.0 Net1/d/ma12/product_reg[15]/D
    0:00:50   87176.2      0.18       5.1       0.0 Net1/d/ma12/product_reg[15]/D
    0:00:50   87185.8      0.18       5.1       0.0 Net3/d/ma316/product_reg[15]/D
    0:00:50   87199.3      0.18       5.1       0.0 Net3/d/ma312/product_reg[15]/D
    0:00:50   87211.8      0.18       5.0       0.0 Net3/d/ma31/product_reg[15]/D
    0:00:50   87220.3      0.17       5.0       0.0 Net3/d/ma313/product_reg[15]/D
    0:00:50   87226.7      0.17       5.0       0.0 Net3/d/ma38/product_reg[15]/D
    0:00:50   87231.5      0.17       4.9       0.0 Net3/d/ma316/product_reg[15]/D
    0:00:50   87247.2      0.17       4.9       0.0 Net2/d/ma22/product_reg[15]/D
    0:00:50   87258.1      0.17       4.8       0.0 Net1/d/ma12/product_reg[15]/D
    0:00:50   87275.4      0.16       4.8       0.0 Net3/d/ma311/product_reg[15]/D
    0:00:50   87286.0      0.16       4.7       0.0 Net3/d/ma36/product_reg[15]/D
    0:00:50   87298.3      0.16       4.7       0.0 Net1/d/ma15/product_reg[15]/D
    0:00:51   87315.6      0.16       4.6       0.0 Net3/d/ma312/product_reg[15]/D
    0:00:51   87320.6      0.16       4.6       0.0 Net3/d/ma310/product_reg[15]/D
    0:00:51   87325.1      0.16       4.5       0.0 Net3/d/ma38/product_reg[15]/D
    0:00:51   87340.3      0.16       4.5      24.2 Net3/d/ma315/product_reg[15]/D
    0:00:51   87349.3      0.16       4.5      24.2 Net1/d/ma11/product_reg[15]/D
    0:00:51   87362.9      0.15       4.4      24.2 Net2/d/ma25/product_reg[15]/D
    0:00:51   87369.0      0.15       4.4      24.2 Net3/d/ma38/product_reg[15]/D
    0:00:51   87387.6      0.15       4.3      24.2 Net2/d/ma21/product_reg[15]/D
    0:00:51   87400.7      0.15       4.3      24.2 Net3/d/ma37/product_reg[15]/D
    0:00:51   87405.2      0.15       4.3      24.2 Net3/d/ma315/product_reg[15]/D
    0:00:51   87418.5      0.15       4.2      24.2 Net3/d/ma315/product_reg[15]/D
    0:00:51   87429.1      0.15       4.2      24.2 Net2/d/ma23/product_reg[15]/D
    0:00:51   87437.1      0.15       4.2      24.2 Net1/d/ma15/product_reg[15]/D
    0:00:51   87448.8      0.14       4.1      24.2 Net1/d/ma12/product_reg[15]/D
    0:00:51   87452.0      0.14       4.1      24.2 Net1/d/ma14/product_reg[15]/D
    0:00:52   87457.6      0.14       4.1      24.2 Net2/d/ma21/product_reg[15]/D
    0:00:52   87466.4      0.14       4.0      24.2 Net1/d/ma13/product_reg[15]/D
    0:00:52   87469.8      0.14       4.0      24.2 Net1/d/ma17/product_reg[15]/D
    0:00:52   87473.8      0.14       4.0      24.2 Net3/d/ma32/product_reg[15]/D
    0:00:52   87482.9      0.14       4.0      24.2 Net3/d/ma36/product_reg[15]/D
    0:00:52   87497.5      0.14       3.9      24.2 Net3/d/ma310/product_reg[15]/D
    0:00:52   87497.5      0.14       3.9      24.2 Net3/d/ma316/product_reg[15]/D
    0:00:52   87516.7      0.14       3.9      24.2 Net1/d/ma16/product_reg[15]/D
    0:00:52   87522.5      0.13       3.8      24.2 Net3/d/ma35/product_reg[15]/D
    0:00:52   87535.0      0.13       3.8      24.2 Net3/d/ma39/product_reg[15]/D
    0:00:52   87542.7      0.13       3.8      24.2 Net3/d/ma35/product_reg[15]/D
    0:00:52   87548.6      0.13       3.8      24.2 Net2/d/ma24/product_reg[15]/D
    0:00:52   87558.2      0.13       3.7      24.2 Net1/d/ma14/product_reg[15]/D
    0:00:52   87567.7      0.13       3.7      24.2 Net3/d/ma310/product_reg[15]/D
    0:00:52   87569.9      0.13       3.7      24.2 Net3/d/ma34/product_reg[15]/D
    0:00:52   87572.3      0.13       3.7      24.2 Net3/d/ma38/product_reg[15]/D
    0:00:52   87575.7      0.13       3.6      24.2 Net3/d/ma313/product_reg[15]/D
    0:00:53   87578.6      0.12       3.6      24.2 Net3/d/ma37/product_reg[15]/D
    0:00:53   87586.9      0.12       3.6      24.2 Net3/d/ma312/product_reg[15]/D
    0:00:53   87594.3      0.12       3.6      24.2 Net1/d/ma12/product_reg[15]/D
    0:00:53   87599.4      0.12       3.6      24.2 Net3/d/ma315/product_reg[15]/D
    0:00:53   87603.4      0.12       3.5      24.2 Net2/d/ma23/product_reg[15]/D
    0:00:53   87612.4      0.12       3.5      24.2 Net1/d/ma15/product_reg[15]/D
    0:00:53   87615.9      0.12       3.5      24.2 Net3/d/ma33/product_reg[15]/D
    0:00:53   87627.8      0.12       3.4      24.2 Net3/d/ma314/product_reg[15]/D
    0:00:53   87636.4      0.12       3.4      24.2 Net2/d/ma26/product_reg[15]/D
    0:00:53   87646.5      0.12       3.4      24.2 Net3/d/ma32/product_reg[15]/D
    0:00:53   87654.2      0.12       3.3      24.2 Net3/d/ma33/product_reg[15]/D
    0:00:53   87659.0      0.12       3.3      24.2 Net1/d/ma16/product_reg[15]/D
    0:00:53   87662.4      0.12       3.3      24.2 Net3/d/ma34/product_reg[15]/D
    0:00:53   87669.3      0.12       3.3      24.2 Net3/d/ma39/product_reg[15]/D
    0:00:53   87671.5      0.12       3.3      24.2 Net3/d/ma311/product_reg[15]/D
    0:00:53   87676.3      0.12       3.3      24.2 Net2/d/ma21/product_reg[15]/D
    0:00:53   87681.6      0.11       3.2      24.2 Net2/d/ma25/product_reg[15]/D
    0:00:54   87687.4      0.11       3.2      24.2 Net1/d/ma12/product_reg[15]/D
    0:00:54   87694.3      0.11       3.2      24.2 Net1/d/ma14/product_reg[15]/D
    0:00:54   87702.1      0.11       3.2      24.2 Net3/d/ma311/product_reg[15]/D
    0:00:54   87714.8      0.11       3.1      24.2 Net2/d/ma24/product_reg[15]/D
    0:00:54   87723.1      0.11       3.1      24.2 Net1/d/ma18/product_reg[15]/D
    0:00:54   87732.4      0.11       3.1      24.2 Net3/d/ma33/product_reg[15]/D
    0:00:54   87739.6      0.11       3.0      24.2 Net1/d/ma15/product_reg[15]/D
    0:00:54   87745.2      0.11       3.0      24.2 Net3/d/ma310/product_reg[15]/D
    0:00:54   87753.9      0.11       3.0      24.2 Net2/d/ma23/product_reg[15]/D
    0:00:54   87758.5      0.10       3.0      24.2 Net3/d/ma310/product_reg[15]/D
    0:00:54   87769.6      0.10       2.9      24.2 Net3/d/ma37/product_reg[15]/D
    0:00:54   87775.5      0.10       2.9      24.2 Net3/d/ma315/product_reg[15]/D
    0:00:54   87785.3      0.10       2.9      24.2 Net3/d/ma36/product_reg[15]/D
    0:00:54   87788.8      0.10       2.9      24.2 Net3/d/ma35/product_reg[15]/D
    0:00:54   87799.7      0.10       2.8      24.2 Net3/d/ma38/product_reg[15]/D
    0:00:54   87801.3      0.10       2.8      24.2 Net3/d/ma316/product_reg[15]/D
    0:00:54   87811.4      0.10       2.8      24.2 Net3/d/ma313/product_reg[15]/D
    0:00:55   87814.8      0.10       2.8      24.2 Net1/d/ma14/product_reg[15]/D
    0:00:55   87820.4      0.10       2.8      24.2 Net3/d/ma312/product_reg[15]/D
    0:00:55   87825.0      0.10       2.7      24.2 Net1/d/ma18/product_reg[15]/D
    0:00:55   87830.5      0.10       2.7      24.2 Net3/d/ma33/product_reg[15]/D
    0:00:55   87832.4      0.09       2.7      24.2 Net3/d/ma38/product_reg[15]/D
    0:00:55   87833.2      0.09       2.7      24.2 Net2/d/ma25/product_reg[15]/D
    0:00:55   87840.6      0.09       2.6      24.2 Net3/d/ma36/product_reg[15]/D
    0:00:55   87847.8      0.09       2.6      24.2 Net3/d/ma316/product_reg[15]/D
    0:00:55   87853.1      0.09       2.6      24.2 Net3/d/ma39/product_reg[15]/D
    0:00:55   87861.9      0.09       2.6      24.2 Net3/d/ma37/product_reg[15]/D
    0:00:55   87870.7      0.09       2.5      24.2 Net3/d/ma314/product_reg[15]/D
    0:00:55   87876.8      0.09       2.5      24.2 Net3/d/ma37/product_reg[15]/D
    0:00:55   87878.7      0.09       2.5      24.2 Net3/d/ma37/product_reg[15]/D
    0:00:55   87887.5      0.09       2.5      24.2 Net3/d/ma313/product_reg[15]/D
    0:00:55   87899.2      0.09       2.5      24.2 Net3/d/ma35/product_reg[15]/D
    0:00:55   87908.2      0.09       2.4      24.2 Net3/d/ma38/product_reg[15]/D
    0:00:55   87909.5      0.09       2.4      24.2 Net2/d/ma23/product_reg[15]/D
    0:00:56   87910.3      0.09       2.4      24.2 Net1/d/ma12/product_reg[15]/D
    0:00:56   87914.9      0.09       2.4      24.2 Net3/d/ma36/product_reg[15]/D
    0:00:56   87921.2      0.08       2.4      24.2 Net2/d/ma26/product_reg[15]/D
    0:00:56   87925.5      0.08       2.4      24.2 Net2/d/ma21/product_reg[15]/D
    0:00:56   87929.8      0.08       2.4      24.2 Net2/d/ma23/product_reg[15]/D
    0:00:56   87931.6      0.08       2.4      24.2 Net2/d/ma21/product_reg[15]/D
    0:00:56   87938.3      0.08       2.3      24.2 Net3/d/ma39/product_reg[15]/D
    0:00:56   87943.9      0.08       2.3      24.2 Net1/d/ma15/product_reg[15]/D
    0:00:56   87948.6      0.08       2.3      24.2 Net2/d/ma25/product_reg[15]/D
    0:00:56   87950.5      0.08       2.3      24.2 Net2/d/ma22/product_reg[15]/D
    0:00:56   87957.7      0.08       2.3      24.2 Net3/d/ma310/product_reg[15]/D
    0:00:56   87962.5      0.08       2.2      24.2 Net2/d/ma21/product_reg[15]/D
    0:00:56   87972.3      0.08       2.2      24.2 Net3/d/ma37/product_reg[15]/D
    0:00:56   87977.6      0.08       2.2      24.2 Net3/d/ma312/product_reg[15]/D
    0:00:56   87981.6      0.08       2.2      24.2 Net1/d/ma15/product_reg[15]/D
    0:00:56   87983.8      0.08       2.2      24.2 Net3/d/ma313/product_reg[15]/D
    0:00:56   87989.9      0.08       2.2      24.2 Net3/d/ma313/product_reg[15]/D
    0:00:56   88001.0      0.08       2.1      24.2 Net1/d/ma12/product_reg[15]/D
    0:00:57   88008.5      0.07       2.1      24.2 Net3/d/ma31/product_reg[15]/D
    0:00:57   88015.7      0.07       2.1      24.2 Net3/d/ma38/product_reg[15]/D
    0:00:57   88022.6      0.07       2.0      24.2 Net3/d/ma33/product_reg[15]/D
    0:00:57   88029.5      0.07       2.0      24.2 Net3/d/ma32/product_reg[15]/D
    0:00:57   88029.5      0.07       2.0      24.2 Net1/d/ma14/product_reg[15]/D
    0:00:57   88036.2      0.07       2.0      24.2 Net1/d/ma16/product_reg[15]/D
    0:00:57   88038.8      0.07       2.0      24.2 Net3/d/ma34/product_reg[15]/D
    0:00:57   88042.3      0.07       2.0      24.2 Net1/d/ma17/product_reg[15]/D
    0:00:57   88042.0      0.07       2.0      24.2 Net3/d/ma313/product_reg[15]/D
    0:00:57   88048.7      0.07       2.0      24.2 Net3/d/ma313/product_reg[15]/D
    0:00:57   88053.2      0.07       1.9      24.2 Net2/d/ma23/product_reg[15]/D
    0:00:57   88061.7      0.07       1.9      24.2 Net1/d/ma13/product_reg[15]/D
    0:00:57   88071.0      0.07       1.9      24.2 Net2/d/ma23/product_reg[15]/D
    0:00:57   88074.2      0.07       1.9      24.2 Net3/d/ma39/product_reg[15]/D
    0:00:57   88073.1      0.07       1.9      24.2 Net3/d/ma37/product_reg[15]/D
    0:00:57   88077.9      0.07       1.8      24.2 Net1/d/ma16/product_reg[15]/D
    0:00:57   88080.6      0.07       1.8      24.2 Net2/d/ma26/product_reg[15]/D
    0:00:58   88087.5      0.07       1.8      24.2 Net1/d/ma15/product_reg[15]/D
    0:00:58   88088.0      0.07       1.8      24.2 Net3/d/ma316/product_reg[15]/D
    0:00:58   88091.5      0.07       1.8      24.2 Net3/d/ma312/product_reg[15]/D
    0:00:58   88091.5      0.07       1.8      24.2 Net3/d/ma34/product_reg[15]/D
    0:00:58   88097.1      0.07       1.8      24.2 Net2/d/ma21/product_reg[15]/D
    0:00:58   88102.4      0.06       1.7      24.2 Net2/d/ma22/product_reg[15]/D
    0:00:58   88105.3      0.06       1.7      24.2 Net1/d/ma18/product_reg[15]/D
    0:00:58   88105.8      0.06       1.7      24.2 Net3/d/ma316/product_reg[15]/D
    0:00:58   88113.3      0.06       1.7      24.2 Net3/d/ma314/product_reg[15]/D
    0:00:58   88113.0      0.06       1.7      24.2 Net1/d/ma14/product_reg[15]/D
    0:00:58   88118.6      0.06       1.7      24.2 Net2/d/ma25/product_reg[15]/D
    0:00:58   88124.2      0.06       1.7      24.2 Net3/d/ma34/product_reg[15]/D
    0:00:58   88125.5      0.06       1.6      24.2 Net2/d/ma26/product_reg[15]/D
    0:00:58   88135.1      0.06       1.6      24.2 Net3/d/ma310/product_reg[15]/D
    0:00:58   88145.7      0.06       1.6      24.2 Net1/d/ma11/product_reg[15]/D
    0:00:58   88146.0      0.06       1.6      24.2 Net2/d/ma26/product_reg[15]/D
    0:00:58   88148.1      0.06       1.6      24.2 Net3/d/ma34/product_reg[15]/D
    0:00:58   88151.1      0.06       1.6      24.2 Net3/d/ma312/product_reg[15]/D
    0:00:59   88153.5      0.06       1.5      24.2 Net3/d/ma34/product_reg[15]/D
    0:00:59   88156.9      0.06       1.5      24.2 Net1/d/ma12/product_reg[15]/D
    0:00:59   88157.5      0.06       1.5      24.2 Net3/d/ma314/product_reg[15]/D
    0:00:59   88158.8      0.06       1.5      24.2 Net3/d/ma35/product_reg[15]/D
    0:00:59   88162.2      0.05       1.5      24.2 Net3/d/ma39/product_reg[15]/D
    0:00:59   88166.0      0.05       1.5      24.2 Net1/d/ma15/product_reg[15]/D
    0:00:59   88170.8      0.05       1.5      24.2 Net3/d/ma36/product_reg[15]/D
    0:00:59   88170.5      0.05       1.5      24.2 Net1/d/ma14/product_reg[15]/D
    0:00:59   88175.0      0.05       1.4      24.2 Net2/d/ma26/product_reg[15]/D
    0:00:59   88177.7      0.05       1.4      24.2 Net3/d/ma315/product_reg[15]/D
    0:00:59   88183.0      0.05       1.4      24.2 Net1/d/ma15/product_reg[15]/D
    0:00:59   88183.0      0.05       1.4      24.2 Net3/d/ma32/product_reg[15]/D
    0:00:59   88189.4      0.05       1.4      24.2 Net1/d/ma14/product_reg[15]/D
    0:00:59   88192.6      0.05       1.4      24.2 Net2/d/ma23/product_reg[15]/D
    0:00:59   88192.8      0.05       1.3      24.2 Net3/d/ma31/product_reg[15]/D
    0:00:59   88195.5      0.05       1.3      24.2 Net3/d/ma38/product_reg[15]/D
    0:01:00   88196.3      0.05       1.3      24.2 Net3/d/ma37/product_reg[15]/D
    0:01:00   88199.5      0.05       1.3      24.2 Net1/d/ma16/product_reg[15]/D
    0:01:00   88207.2      0.05       1.3      24.2 Net1/d/ma11/product_reg[15]/D
    0:01:00   88214.4      0.05       1.3      24.2 Net3/d/ma35/product_reg[15]/D
    0:01:00   88220.5      0.05       1.3      24.2 Net3/d/ma311/product_reg[15]/D
    0:01:00   88226.9      0.04       1.2      24.2 Net3/d/ma314/product_reg[15]/D
    0:01:00   88235.4      0.04       1.2      24.2 Net1/d/ma13/product_reg[15]/D
    0:01:00   88241.2      0.04       1.2      24.2 Net3/d/ma310/product_reg[15]/D
    0:01:00   88244.7      0.04       1.2      24.2 Net3/d/ma37/product_reg[15]/D
    0:01:00   88245.2      0.04       1.2      24.2 Net1/d/ma14/product_reg[15]/D
    0:01:00   88251.9      0.04       1.1      24.2 Net3/d/ma311/product_reg[15]/D
    0:01:00   88258.5      0.04       1.1      24.2 Net1/d/ma16/product_reg[15]/D
    0:01:01   88266.0      0.04       1.1      24.2 Net1/d/ma12/product_reg[15]/D
    0:01:01   88272.6      0.04       1.0      24.2 Net3/d/ma38/product_reg[15]/D
    0:01:01   88275.0      0.04       1.0      24.2 Net1/d/ma17/product_reg[15]/D
    0:01:01   88280.6      0.04       1.0      24.2 Net3/d/ma36/product_reg[15]/D
    0:01:01   88285.9      0.04       1.0      24.2 Net3/d/ma311/product_reg[15]/D
    0:01:01   88291.5      0.03       1.0      24.2 Net3/d/ma33/product_reg[15]/D
    0:01:01   88294.4      0.03       0.9      24.2 Net3/d/ma311/product_reg[15]/D
    0:01:01   88297.9      0.03       0.9      24.2 Net2/d/ma23/product_reg[15]/D
    0:01:01   88305.9      0.03       0.9      24.2 Net3/d/ma37/product_reg[15]/D
    0:01:01   88311.2      0.03       0.9      24.2 Net3/d/ma316/product_reg[15]/D
    0:01:01   88316.3      0.03       0.9      24.2 Net3/d/ma37/product_reg[15]/D
    0:01:01   88319.4      0.03       0.8      24.2 Net3/d/ma33/product_reg[15]/D
    0:01:01   88325.3      0.03       0.8      24.2 Net3/d/ma37/product_reg[15]/D
    0:01:01   88331.4      0.03       0.8      24.2 Net2/d/ma22/product_reg[15]/D
    0:01:01   88336.7      0.03       0.8      24.2 Net3/d/ma39/product_reg[15]/D
    0:01:01   88341.3      0.03       0.8      24.2 Net3/d/ma312/product_reg[15]/D
    0:01:01   88348.2      0.03       0.7      24.2 Net1/d/ma15/product_reg[15]/D
    0:01:01   88356.7      0.03       0.7      24.2 Net3/d/ma312/product_reg[15]/D
    0:01:01   88362.8      0.02       0.7      24.2 Net1/d/ma13/product_reg[15]/D
    0:01:02   88369.2      0.02       0.7      24.2 Net3/d/ma31/product_reg[15]/D
    0:01:02   88375.3      0.02       0.6      24.2 Net1/d/ma12/product_reg[15]/D
    0:01:02   88384.4      0.02       0.6      24.2 Net3/d/ma310/product_reg[15]/D
    0:01:02   88389.9      0.02       0.6      24.2 Net1/d/ma13/product_reg[15]/D
    0:01:02   88396.9      0.02       0.6      24.2 Net2/d/ma26/product_reg[15]/D
    0:01:02   88398.2      0.02       0.6      24.2 Net1/d/ma13/product_reg[15]/D
    0:01:02   88405.9      0.02       0.5      24.2 Net2/d/ma24/product_reg[15]/D
    0:01:02   88413.3      0.02       0.5      24.2 Net1/d/ma12/product_reg[15]/D
    0:01:02   88418.9      0.02       0.5      24.2 Net3/d/ma314/product_reg[15]/D
    0:01:02   88427.4      0.02       0.5      24.2 Net1/d/ma16/product_reg[15]/D
    0:01:02   88436.8      0.02       0.5      24.2 Net1/d/ma14/product_reg[15]/D
    0:01:02   88445.8      0.02       0.4      24.2 Net2/d/ma21/product_reg[15]/D
    0:01:02   88451.4      0.02       0.4      24.2 Net2/d/ma25/product_reg[15]/D
    0:01:02   88454.6      0.01       0.4      24.2 Net3/d/ma315/product_reg[15]/D
    0:01:02   88457.2      0.01       0.4      24.2 Net3/d/ma316/product_reg[15]/D
    0:01:02   88464.9      0.01       0.3      24.2 Net3/d/ma34/product_reg[15]/D
    0:01:02   88471.3      0.01       0.3      24.2 Net3/d/ma313/product_reg[15]/D
    0:01:02   88474.8      0.01       0.3      24.2 Net3/d/ma313/product_reg[15]/D
    0:01:03   88483.3      0.01       0.3      24.2 Net2/d/ma24/product_reg[15]/D
    0:01:03   88489.2      0.01       0.3      24.2 Net1/d/ma11/product_reg[15]/D
    0:01:03   88492.1      0.01       0.2      24.2 Net1/d/ma14/product_reg[15]/D
    0:01:03   88500.9      0.01       0.2      24.2 Net3/d/ma31/product_reg[15]/D
    0:01:03   88507.0      0.01       0.2      24.2 Net3/d/ma31/product_reg[15]/D
    0:01:03   88507.8      0.01       0.2      24.2 Net3/d/ma31/product_reg[15]/D
    0:01:03   88511.0      0.01       0.2      24.2 Net3/d/ma31/product_reg[15]/D
    0:01:04   88517.9      0.01       0.1      24.2                          
    0:01:05   88513.6      0.01       0.1     515.9                          
    0:01:05   88513.1      0.01       0.1     515.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:05   88513.1      0.01       0.1     515.9                          
    0:01:06   88510.4      0.01       0.1       0.0 Net3/d/ma39/product_reg[15]/D
    0:01:06   88515.2      0.01       0.1       0.0 Net3/d/ma36/product_reg[15]/D
    0:01:06   88515.2      0.01       0.1       0.0 Net3/d/ma33/product_reg[15]/D
    0:01:06   88521.9      0.01       0.1       0.0 Net3/d/ma34/product_reg[15]/D
    0:01:06   88522.1      0.01       0.1       0.0 Net3/d/ma313/product_reg[15]/D
    0:01:06   88525.6      0.00       0.1       0.0 Net3/d/ma311/product_reg[15]/D
    0:01:06   88528.0      0.00       0.1       0.0 Net3/d/ma31/product_reg[15]/D
    0:01:06   88529.6      0.00       0.0       0.0 Net3/d/ma312/product_reg[15]/D
    0:01:06   88530.4      0.00       0.0       0.0 Net3/d/ma33/product_reg[15]/D
    0:01:06   88536.0      0.00       0.0       0.0 Net3/d/ma316/product_reg[15]/D
    0:01:06   88537.3      0.00       0.0       0.0 Net3/d/ma35/product_reg[15]/D
    0:01:06   88545.8      0.00       0.0       0.0 Net1/d/ma16/product_reg[15]/D
    0:01:06   88551.1      0.00       0.0       0.0 Net1/d/ma18/product_reg[15]/D
    0:01:06   88554.1      0.00       0.0       0.0 Net1/d/ma14/product_reg[15]/D
    0:01:06   88558.8      0.00       0.0       0.0 Net1/d/ma17/product_reg[15]/D
    0:01:06   88563.9      0.00       0.0       0.0 Net3/d/ma312/product_reg[15]/D
    0:01:06   88566.6      0.00       0.0       0.0 Net1/d/ma13/product_reg[15]/D
    0:01:07   88566.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:07   88566.8      0.00       0.0       0.0                          
    0:01:07   88566.8      0.00       0.0       0.0                          
    0:01:08   88385.7      0.05       0.3       0.0                          
    0:01:09   88356.4      0.05       0.3       0.0                          
    0:01:09   88345.2      0.05       0.3       0.0                          
    0:01:09   88337.8      0.05       0.3       0.0                          
    0:01:10   88333.0      0.05       0.3       0.0                          
    0:01:10   88329.8      0.05       0.3       0.0                          
    0:01:10   88329.8      0.05       0.3       0.0                          
    0:01:10   88328.8      0.04       0.4       0.0 Net3/d/ma34/product_reg[15]/D
    0:01:10   88328.8      0.04       0.4       0.0 Net3/d/ma34/product_reg[15]/D
    0:01:10   88329.6      0.04       0.4       0.0 Net3/d/ma312/product_reg[15]/D
    0:01:10   88329.3      0.04       0.4       0.0 Net3/d/ma312/product_reg[15]/D
    0:01:10   88329.3      0.04       0.4       0.0 Net3/d/ma312/product_reg[15]/D
    0:01:10   88334.3      0.04       0.4       0.0 Net3/d/ma35/product_reg[15]/D
    0:01:10   88335.1      0.04       0.4       0.0 Net3/d/ma315/product_reg[15]/D
    0:01:10   88336.2      0.03       0.4       0.0 Net3/d/ma314/product_reg[15]/D
    0:01:10   88336.2      0.03       0.4       0.0 Net3/d/ma312/product_reg[15]/D
    0:01:11   88336.2      0.03       0.4       0.0 Net3/d/ma312/product_reg[15]/D
    0:01:11   88337.5      0.03       0.3       0.0 Net3/d/ma312/product_reg[15]/D
    0:01:11   88346.6      0.03       0.3       0.0                          
    0:01:11   88349.8      0.02       0.3       0.0                          
    0:01:11   88354.3      0.02       0.3       0.0                          
    0:01:11   88358.8      0.02       0.3       0.0                          
    0:01:11   88360.7      0.02       0.3       0.0                          
    0:01:11   88365.5      0.02       0.2       0.0                          
    0:01:11   88370.0      0.01       0.2       0.0                          
    0:01:11   88372.4      0.01       0.2       0.0                          
    0:01:11   88373.2      0.01       0.2       0.0                          
    0:01:11   88376.9      0.01       0.2       0.0                          
    0:01:11   88380.9      0.01       0.2       0.0                          
    0:01:11   88385.1      0.01       0.1       0.0                          
    0:01:11   88386.2      0.01       0.1       0.0                          
    0:01:12   88394.7      0.01       0.1       0.0                          
    0:01:12   88396.9      0.01       0.1       0.0                          
    0:01:12   88399.0      0.01       0.1       0.0                          
    0:01:12   88403.0      0.01       0.1       0.0                          
    0:01:12   88404.3      0.01       0.1       0.0                          
    0:01:12   88407.5      0.01       0.1       0.0                          
    0:01:12   88412.0      0.00       0.1       0.0                          
    0:01:12   88415.7      0.00       0.1       0.0                          
    0:01:12   88420.8      0.00       0.0       0.0                          
    0:01:12   88426.1      0.00       0.0       0.0                          
    0:01:12   88426.1      0.00       0.0       0.0                          
    0:01:13   88331.2      0.00       0.0       0.0                          
    0:01:13   88331.2      0.00       0.0       0.0                          
    0:01:13   88331.2      0.00       0.0       0.0                          
    0:01:13   88331.2      0.00       0.0       0.0                          
    0:01:13   88331.2      0.00       0.0       0.0                          
    0:01:13   88331.2      0.00       0.0       0.0                          
    0:01:13   88331.7      0.00       0.0       0.0 Net3/d/ma33/product_reg[15]/D
    0:01:13   88331.9      0.00       0.0       0.0 Net3/d/ma32/product_reg[15]/D
    0:01:14   88331.4      0.00       0.0       0.0                          
    0:01:14   88329.8      0.00       0.0       0.0                          
    0:01:14   88327.4      0.00       0.0       0.0                          
    0:01:14   88324.0      0.00       0.0       0.0                          
    0:01:14   88319.2      0.00       0.0       0.0                          
    0:01:15   88316.0      0.00       0.0       0.0                          
    0:01:15   88315.2      0.00       0.0       0.0                          
    0:01:15   88298.2      0.00       0.0       0.0                          
    0:01:16   88203.5      0.00       0.0       0.0                          
    0:01:17   88118.4      0.00       0.0       0.0                          
    0:01:17   88045.7      0.00       0.0       0.0                          
    0:01:17   88006.1      0.00       0.0       0.0                          
    0:01:18   87878.4      0.00       0.0       0.0                          
    0:01:18   87750.7      0.00       0.0       0.0                          
    0:01:18   87633.4      0.00       0.0       0.0                          
    0:01:18   87598.1      0.00       0.0       0.0                          
    0:01:18   87591.1      0.00       0.0       0.0                          
    0:01:19   87583.7      0.00       0.0       0.0                          
    0:01:19   87582.9      0.00       0.0       0.0                          
    0:01:19   87515.9      0.00       0.0       0.0                          
    0:01:19   87503.1      0.00       0.0       0.0                          
    0:01:19   87501.8      0.00       0.0       0.0                          
    0:01:20   87498.0      0.00       0.0       0.0                          
    0:01:21   87495.9      0.00       0.0       0.0                          
    0:01:21   87495.1      0.00       0.0       0.0                          
    0:01:21   87495.1      0.00       0.0       0.0                          
    0:01:22   87493.5      0.00       0.0       0.0                          
    0:01:22   87493.5      0.00       0.0       0.0                          
    0:01:22   87493.5      0.00       0.0       0.0                          
    0:01:22   87493.5      0.00       0.0       0.0                          
    0:01:22   87493.5      0.00       0.0       0.0                          
    0:01:22   87493.5      0.00       0.0       0.0                          
    0:01:22   87494.0      0.00       0.0       0.0 Net2/d/ma23/product_reg[15]/D
    0:01:23   87494.8      0.00       0.0       0.0                          
    0:01:23   87498.0      0.00       0.0       0.0                          
    0:01:23   87499.1      0.00       0.0       0.0                          
    0:01:23   87501.5      0.00       0.0       0.0                          
    0:01:23   87503.9      0.00       0.0       0.0                          
    0:01:23   87504.2      0.00       0.0       0.0                          
    0:01:23   87505.8      0.00       0.0       0.0                          
    0:01:23   87508.9      0.00       0.0       0.0                          
    0:01:23   87510.5      0.00       0.0       0.0                          
    0:01:23   87510.8      0.00       0.0       0.0                          
    0:01:23   87515.9      0.00       0.0       0.0                          
    0:01:24   87516.9      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'network_4_8_12_16_30_16' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'Net3/d/y2/clk': 8747 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : network_4_8_12_16_30_16
Version: J-2014.09-SP5-2
Date   : Fri Dec  8 19:25:34 2017
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'network_4_8_12_16_30_16' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                            74
Number of cells:                            3
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:              47192.655950
Buf/Inv area:                     2598.553994
Noncombinational area:           40324.268659
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 87516.924609
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : network_4_8_12_16_30_16
Version: J-2014.09-SP5-2
Date   : Fri Dec  8 19:25:38 2017
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
network_4_8_12_16_30_16
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  36.6167 mW   (97%)
  Net Switching Power  =   1.3235 mW    (3%)
                         ---------
Total Dynamic Power    =  37.9402 mW  (100%)

Cell Leakage Power     =   1.7695 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.5693e+04          176.2968        6.7848e+05        3.6548e+04  (  92.03%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    926.5084        1.1472e+03        1.0911e+06        3.1648e+03  (   7.97%)
--------------------------------------------------------------------------------------------------
Total          3.6620e+04 uW     1.3235e+03 uW     1.7695e+06 nW     3.9713e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : network_4_8_12_16_30_16
Version: J-2014.09-SP5-2
Date   : Fri Dec  8 19:25:38 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: Net3/d/x/data_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Net3/d/ma314/product_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  network_4_8_12_16_30_16
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Net3/d/x/data_out_reg[1]/CK (DFF_X1)                    0.00 #     0.00 r
  Net3/d/x/data_out_reg[1]/Q (DFF_X1)                     0.09       0.09 r
  Net3/d/x/data_out[1] (memory_WIDTH16_SIZE12_LOGSIZE5_1)
                                                          0.00       0.09 r
  Net3/d/U21/Z (CLKBUF_X1)                                0.05       0.14 r
  Net3/d/U40/Z (BUF_X1)                                   0.04       0.18 r
  Net3/d/ma314/data_x[1] (mac_3)                          0.00       0.18 r
  Net3/d/ma314/mult_1915/b[1] (mac_3_DW_mult_tc_0)        0.00       0.18 r
  Net3/d/ma314/mult_1915/U336/Z (BUF_X2)                  0.06       0.24 r
  Net3/d/ma314/mult_1915/U538/Z (XOR2_X1)                 0.08       0.32 r
  Net3/d/ma314/mult_1915/U536/ZN (OAI22_X1)               0.04       0.36 f
  Net3/d/ma314/mult_1915/U363/Z (XOR2_X1)                 0.08       0.44 f
  Net3/d/ma314/mult_1915/U466/ZN (NAND2_X1)               0.04       0.49 r
  Net3/d/ma314/mult_1915/U467/ZN (NAND3_X1)               0.04       0.53 f
  Net3/d/ma314/mult_1915/U471/ZN (NAND2_X1)               0.03       0.56 r
  Net3/d/ma314/mult_1915/U376/ZN (NAND3_X1)               0.04       0.60 f
  Net3/d/ma314/mult_1915/U380/ZN (NAND2_X1)               0.04       0.63 r
  Net3/d/ma314/mult_1915/U383/ZN (NAND3_X1)               0.04       0.67 f
  Net3/d/ma314/mult_1915/U451/ZN (NAND2_X1)               0.04       0.71 r
  Net3/d/ma314/mult_1915/U453/ZN (NAND3_X1)               0.04       0.74 f
  Net3/d/ma314/mult_1915/U459/ZN (NAND2_X1)               0.04       0.78 r
  Net3/d/ma314/mult_1915/U341/ZN (NAND3_X1)               0.04       0.81 f
  Net3/d/ma314/mult_1915/U438/ZN (NAND2_X1)               0.04       0.85 r
  Net3/d/ma314/mult_1915/U441/ZN (NAND3_X1)               0.04       0.89 f
  Net3/d/ma314/mult_1915/U445/ZN (NAND2_X1)               0.03       0.92 r
  Net3/d/ma314/mult_1915/U362/ZN (NAND3_X1)               0.04       0.96 f
  Net3/d/ma314/mult_1915/U368/ZN (NAND2_X1)               0.04       1.00 r
  Net3/d/ma314/mult_1915/U343/ZN (NAND3_X1)               0.04       1.03 f
  Net3/d/ma314/mult_1915/U410/ZN (NAND2_X1)               0.04       1.07 r
  Net3/d/ma314/mult_1915/U349/ZN (NAND3_X1)               0.04       1.11 f
  Net3/d/ma314/mult_1915/U390/ZN (NAND2_X1)               0.04       1.14 r
  Net3/d/ma314/mult_1915/U393/ZN (NAND3_X1)               0.04       1.18 f
  Net3/d/ma314/mult_1915/U397/ZN (NAND2_X1)               0.04       1.22 r
  Net3/d/ma314/mult_1915/U399/ZN (NAND3_X1)               0.04       1.25 f
  Net3/d/ma314/mult_1915/U354/ZN (NAND2_X1)               0.03       1.28 r
  Net3/d/ma314/mult_1915/U356/ZN (NAND3_X1)               0.04       1.32 f
  Net3/d/ma314/mult_1915/U424/ZN (XNOR2_X1)               0.05       1.37 r
  Net3/d/ma314/mult_1915/U422/ZN (XNOR2_X1)               0.06       1.43 r
  Net3/d/ma314/mult_1915/U474/ZN (XNOR2_X1)               0.06       1.49 r
  Net3/d/ma314/mult_1915/U425/ZN (XNOR2_X1)               0.06       1.55 r
  Net3/d/ma314/mult_1915/product[15] (mac_3_DW_mult_tc_0)
                                                          0.00       1.55 r
  Net3/d/ma314/U20/ZN (AND2_X1)                           0.04       1.59 r
  Net3/d/ma314/product_reg[15]/D (DFF_X1)                 0.01       1.60 r
  data arrival time                                                  1.60

  clock clk (rise edge)                                   1.63       1.63
  clock network delay (ideal)                             0.00       1.63
  Net3/d/ma314/product_reg[15]/CK (DFF_X1)                0.00       1.63 r
  library setup time                                     -0.03       1.60
  data required time                                                 1.60
  --------------------------------------------------------------------------
  data required time                                                 1.60
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/gsrinivasan/aswinese507/Result-Analysis/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 16 nets to module mac_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_29 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_28 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_27 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_26 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_25 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_24 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_23 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 32 nets to module datapath_module1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module layer1_8_4_8_16 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_22 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_21 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_20 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_19 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_18 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_17 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 61 nets to module datapath_module2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_16 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_15 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_14 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_13 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_12 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_11 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_10 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_9 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_8 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_7 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_6 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_5 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_4 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mac_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
