

================================================================
== Vitis HLS Report for 'bfs_Pipeline_loop_neighbors'
================================================================
* Date:           Fri Apr  4 02:04:14 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.575 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      477|      477|  2.385 us|  2.385 us|  477|  477|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_neighbors  |      475|      475|         5|          3|          1|   158|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      292|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|      118|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      118|      400|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_234_p2     |         +|   0|  0|  15|           8|           2|
    |e_4_fu_190_p2          |         +|   0|  0|  71|          64|           1|
    |i_2_fu_170_p2          |         +|   0|  0|  15|           8|           1|
    |level_counts_d0        |         +|   0|  0|  71|          64|           1|
    |q_in_fu_253_p2         |         +|   0|  0|  15|           8|           1|
    |tmp_level_1_fu_269_p2  |         +|   0|  0|  15|           8|           1|
    |icmp_ln39_fu_164_p2    |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln40_fu_176_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln44_fu_218_p2    |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln48_fu_228_p2    |      icmp|   0|  0|  29|          64|           1|
    |select_ln48_fu_240_p3  |    select|   0|  0|   8|           1|           2|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 292|         306|          91|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |e_1_fu_58                |   9|          2|   64|        128|
    |i_fu_62                  |   9|          2|    8|         16|
    |level_address0           |  20|          4|    8|         32|
    |level_counts_address0    |  14|          3|    4|         12|
    |q_in_2_out_o             |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         23|  152|        326|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |e_1_fu_58                        |  64|   0|   64|          0|
    |i_fu_62                          |   8|   0|    8|          0|
    |icmp_ln39_reg_317                |   1|   0|    1|          0|
    |icmp_ln40_reg_321                |   1|   0|    1|          0|
    |icmp_ln40_reg_321_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln44_reg_340                |   1|   0|    1|          0|
    |level_addr_1_reg_335             |   8|   0|    8|          0|
    |level_addr_reg_312               |   8|   0|    8|          0|
    |level_counts_addr_reg_344        |   4|   0|    4|          0|
    |trunc_ln41_1_reg_330             |   8|   0|    8|          0|
    |zext_ln18_cast_reg_307           |   8|   0|   64|         56|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 118|   0|  174|         56|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  bfs_Pipeline_loop_neighbors|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  bfs_Pipeline_loop_neighbors|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  bfs_Pipeline_loop_neighbors|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  bfs_Pipeline_loop_neighbors|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  bfs_Pipeline_loop_neighbors|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  bfs_Pipeline_loop_neighbors|  return value|
|e                      |   in|   64|     ap_none|                            e|        scalar|
|level_address0         |  out|    8|   ap_memory|                        level|         array|
|level_ce0              |  out|    1|   ap_memory|                        level|         array|
|level_we0              |  out|    1|   ap_memory|                        level|         array|
|level_d0               |  out|    8|   ap_memory|                        level|         array|
|level_q0               |   in|    8|   ap_memory|                        level|         array|
|zext_ln18              |   in|    8|     ap_none|                    zext_ln18|        scalar|
|tmp_end                |   in|   64|     ap_none|                      tmp_end|        scalar|
|edges_address0         |  out|   12|   ap_memory|                        edges|         array|
|edges_ce0              |  out|    1|   ap_memory|                        edges|         array|
|edges_q0               |   in|   64|   ap_memory|                        edges|         array|
|level_counts_address0  |  out|    4|   ap_memory|                 level_counts|         array|
|level_counts_ce0       |  out|    1|   ap_memory|                 level_counts|         array|
|level_counts_we0       |  out|    1|   ap_memory|                 level_counts|         array|
|level_counts_d0        |  out|   64|   ap_memory|                 level_counts|         array|
|level_counts_q0        |   in|   64|   ap_memory|                 level_counts|         array|
|queue_address0         |  out|    8|   ap_memory|                        queue|         array|
|queue_ce0              |  out|    1|   ap_memory|                        queue|         array|
|queue_we0              |  out|    1|   ap_memory|                        queue|         array|
|queue_d0               |  out|    8|   ap_memory|                        queue|         array|
|q_in_2_out_i           |   in|   64|     ap_ovld|                   q_in_2_out|       pointer|
|q_in_2_out_o           |  out|   64|     ap_ovld|                   q_in_2_out|       pointer|
|q_in_2_out_o_ap_vld    |  out|    1|     ap_ovld|                   q_in_2_out|       pointer|
+-----------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%e_1 = alloca i32 1"   --->   Operation 8 'alloca' 'e_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_end_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %tmp_end"   --->   Operation 10 'read' 'tmp_end_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln18_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln18"   --->   Operation 11 'read' 'zext_ln18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%e_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %e"   --->   Operation 12 'read' 'e_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln18_cast = zext i8 %zext_ln18_read"   --->   Operation 13 'zext' 'zext_ln18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %level_counts, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %level, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edges, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %e_read, i64 %e_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body18"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%e_3 = load i64 %e_1" [bfs.c:41]   --->   Operation 20 'load' 'e_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [bfs.c:39]   --->   Operation 21 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%level_addr = getelementptr i8 %level, i64 0, i64 %zext_ln18_cast" [bfs.c:45]   --->   Operation 22 'getelementptr' 'level_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.58ns)   --->   "%icmp_ln39 = icmp_eq  i8 %i_1, i8 158" [bfs.c:39]   --->   Operation 24 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 158, i64 158, i64 158"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.70ns)   --->   "%i_2 = add i8 %i_1, i8 1" [bfs.c:39]   --->   Operation 26 'add' 'i_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.body18.split, void %for.inc46.exitStub" [bfs.c:39]   --->   Operation 27 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.06ns)   --->   "%icmp_ln40 = icmp_ult  i64 %e_3, i64 %tmp_end_read" [bfs.c:40]   --->   Operation 28 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc, void %if.then20" [bfs.c:40]   --->   Operation 29 'br' 'br_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i64 %e_3" [bfs.c:41]   --->   Operation 30 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln39 & icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i12 %trunc_ln41" [bfs.c:41]   --->   Operation 31 'zext' 'zext_ln41' <Predicate = (!icmp_ln39 & icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%edges_addr = getelementptr i64 %edges, i64 0, i64 %zext_ln41" [bfs.c:41]   --->   Operation 32 'getelementptr' 'edges_addr' <Predicate = (!icmp_ln39 & icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (1.64ns)   --->   "%tmp_dst = load i12 %edges_addr" [bfs.c:41]   --->   Operation 33 'load' 'tmp_dst' <Predicate = (!icmp_ln39 & icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 34 [1/1] (1.14ns)   --->   "%e_4 = add i64 %e_3, i64 1" [bfs.c:51]   --->   Operation 34 'add' 'e_4' <Predicate = (!icmp_ln39)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln39 = store i8 %i_2, i8 %i" [bfs.c:39]   --->   Operation 35 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln39 = store i64 %e_4, i64 %e_1" [bfs.c:39]   --->   Operation 36 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.body18" [bfs.c:39]   --->   Operation 37 'br' 'br_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 38 [1/2] (1.64ns)   --->   "%tmp_dst = load i12 %edges_addr" [bfs.c:41]   --->   Operation 38 'load' 'tmp_dst' <Predicate = (!icmp_ln39 & icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i64 %tmp_dst" [bfs.c:41]   --->   Operation 39 'trunc' 'trunc_ln41_1' <Predicate = (!icmp_ln39 & icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%level_addr_1 = getelementptr i8 %level, i64 0, i64 %tmp_dst" [bfs.c:42]   --->   Operation 40 'getelementptr' 'level_addr_1' <Predicate = (!icmp_ln39 & icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (0.62ns)   --->   "%tmp_level = load i8 %level_addr_1" [bfs.c:42]   --->   Operation 41 'load' 'tmp_level' <Predicate = (!icmp_ln39 & icmp_ln40)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.99>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%q_in_2_out_load = load i64 %q_in_2_out"   --->   Operation 42 'load' 'q_in_2_out_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_10 = trunc i64 %q_in_2_out_load"   --->   Operation 43 'trunc' 'empty_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [bfs.c:16]   --->   Operation 44 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 45 [1/2] (0.62ns)   --->   "%tmp_level = load i8 %level_addr_1" [bfs.c:42]   --->   Operation 45 'load' 'tmp_level' <Predicate = (!icmp_ln39 & icmp_ln40)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 46 [1/1] (0.58ns)   --->   "%icmp_ln44 = icmp_eq  i8 %tmp_level, i8 127" [bfs.c:44]   --->   Operation 46 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln39 & icmp_ln40)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc, void %if.then24" [bfs.c:44]   --->   Operation 47 'br' 'br_ln44' <Predicate = (!icmp_ln39 & icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%q_in_2_out_load_1 = load i64 %q_in_2_out" [bfs.c:48]   --->   Operation 48 'load' 'q_in_2_out_load_1' <Predicate = (!icmp_ln39 & icmp_ln40 & icmp_ln44)> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (0.62ns)   --->   "%level_load = load i8 %level_addr" [bfs.c:45]   --->   Operation 49 'load' 'level_load' <Predicate = (!icmp_ln39 & icmp_ln40 & icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 50 [1/1] (1.06ns)   --->   "%icmp_ln48 = icmp_eq  i64 %q_in_2_out_load_1, i64 0" [bfs.c:48]   --->   Operation 50 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln39 & icmp_ln40 & icmp_ln44)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln48 = add i8 %empty_10, i8 255" [bfs.c:48]   --->   Operation 51 'add' 'add_ln48' <Predicate = (!icmp_ln39 & icmp_ln40 & icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.30ns)   --->   "%select_ln48 = select i1 %icmp_ln48, i8 255, i8 %add_ln48" [bfs.c:48]   --->   Operation 52 'select' 'select_ln48' <Predicate = (!icmp_ln39 & icmp_ln40 & icmp_ln44)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i8 %select_ln48" [bfs.c:48]   --->   Operation 53 'zext' 'zext_ln48' <Predicate = (!icmp_ln39 & icmp_ln40 & icmp_ln44)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%queue_addr = getelementptr i8 %queue, i64 0, i64 %zext_ln48" [bfs.c:48]   --->   Operation 54 'getelementptr' 'queue_addr' <Predicate = (!icmp_ln39 & icmp_ln40 & icmp_ln44)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.62ns)   --->   "%store_ln48 = store i8 %trunc_ln41_1, i8 %queue_addr" [bfs.c:48]   --->   Operation 55 'store' 'store_ln48' <Predicate = (!icmp_ln39 & icmp_ln40 & icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 56 [1/1] (0.70ns)   --->   "%q_in = add i8 %empty_10, i8 1" [bfs.c:48]   --->   Operation 56 'add' 'q_in' <Predicate = (!icmp_ln39 & icmp_ln40 & icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i8 %q_in" [bfs.c:16]   --->   Operation 57 'zext' 'zext_ln16' <Predicate = (!icmp_ln39 & icmp_ln40 & icmp_ln44)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln49 = store i64 %zext_ln16, i64 %q_in_2_out" [bfs.c:49]   --->   Operation 58 'store' 'store_ln49' <Predicate = (!icmp_ln39 & icmp_ln40 & icmp_ln44)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.04>
ST_5 : Operation 59 [1/2] (0.62ns)   --->   "%level_load = load i8 %level_addr" [bfs.c:45]   --->   Operation 59 'load' 'level_load' <Predicate = (icmp_ln40 & icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_5 : Operation 60 [1/1] (0.70ns)   --->   "%tmp_level_1 = add i8 %level_load, i8 1" [bfs.c:45]   --->   Operation 60 'add' 'tmp_level_1' <Predicate = (icmp_ln40 & icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.62ns)   --->   "%store_ln46 = store i8 %tmp_level_1, i8 %level_addr_1" [bfs.c:46]   --->   Operation 61 'store' 'store_ln46' <Predicate = (icmp_ln40 & icmp_ln44)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i8 %tmp_level_1" [bfs.c:47]   --->   Operation 62 'zext' 'zext_ln47' <Predicate = (icmp_ln40 & icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%level_counts_addr = getelementptr i64 %level_counts, i64 0, i64 %zext_ln47" [bfs.c:47]   --->   Operation 63 'getelementptr' 'level_counts_addr' <Predicate = (icmp_ln40 & icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (0.71ns)   --->   "%level_counts_load = load i4 %level_counts_addr" [bfs.c:47]   --->   Operation 64 'load' 'level_counts_load' <Predicate = (icmp_ln40 & icmp_ln44)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 2.57>
ST_6 : Operation 65 [1/2] (0.71ns)   --->   "%level_counts_load = load i4 %level_counts_addr" [bfs.c:47]   --->   Operation 65 'load' 'level_counts_load' <Predicate = (icmp_ln40 & icmp_ln44)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_6 : Operation 66 [1/1] (1.14ns)   --->   "%add_ln47 = add i64 %level_counts_load, i64 1" [bfs.c:47]   --->   Operation 66 'add' 'add_ln47' <Predicate = (icmp_ln40 & icmp_ln44)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.71ns)   --->   "%store_ln47 = store i64 %add_ln47, i4 %level_counts_addr" [bfs.c:47]   --->   Operation 67 'store' 'store_ln47' <Predicate = (icmp_ln40 & icmp_ln44)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.inc" [bfs.c:49]   --->   Operation 68 'br' 'br_ln49' <Predicate = (icmp_ln40 & icmp_ln44)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ e]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ level]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ zext_ln18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_end]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edges]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ level_counts]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ queue]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ q_in_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
e_1               (alloca           ) [ 0110000]
i                 (alloca           ) [ 0110000]
tmp_end_read      (read             ) [ 0010000]
zext_ln18_read    (read             ) [ 0000000]
e_read            (read             ) [ 0000000]
zext_ln18_cast    (zext             ) [ 0010000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
store_ln0         (store            ) [ 0000000]
store_ln0         (store            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
e_3               (load             ) [ 0000000]
i_1               (load             ) [ 0000000]
level_addr        (getelementptr    ) [ 0111110]
specpipeline_ln0  (specpipeline     ) [ 0000000]
icmp_ln39         (icmp             ) [ 0111100]
empty             (speclooptripcount) [ 0000000]
i_2               (add              ) [ 0000000]
br_ln39           (br               ) [ 0000000]
icmp_ln40         (icmp             ) [ 0111111]
br_ln40           (br               ) [ 0000000]
trunc_ln41        (trunc            ) [ 0000000]
zext_ln41         (zext             ) [ 0000000]
edges_addr        (getelementptr    ) [ 0001000]
e_4               (add              ) [ 0000000]
store_ln39        (store            ) [ 0000000]
store_ln39        (store            ) [ 0000000]
br_ln39           (br               ) [ 0000000]
tmp_dst           (load             ) [ 0000000]
trunc_ln41_1      (trunc            ) [ 0100100]
level_addr_1      (getelementptr    ) [ 0110110]
q_in_2_out_load   (load             ) [ 0000000]
empty_10          (trunc            ) [ 0000000]
specloopname_ln16 (specloopname     ) [ 0000000]
tmp_level         (load             ) [ 0000000]
icmp_ln44         (icmp             ) [ 0111111]
br_ln44           (br               ) [ 0000000]
q_in_2_out_load_1 (load             ) [ 0000000]
icmp_ln48         (icmp             ) [ 0000000]
add_ln48          (add              ) [ 0000000]
select_ln48       (select           ) [ 0000000]
zext_ln48         (zext             ) [ 0000000]
queue_addr        (getelementptr    ) [ 0000000]
store_ln48        (store            ) [ 0000000]
q_in              (add              ) [ 0000000]
zext_ln16         (zext             ) [ 0000000]
store_ln49        (store            ) [ 0000000]
level_load        (load             ) [ 0000000]
tmp_level_1       (add              ) [ 0000000]
store_ln46        (store            ) [ 0000000]
zext_ln47         (zext             ) [ 0000000]
level_counts_addr (getelementptr    ) [ 0001001]
level_counts_load (load             ) [ 0000000]
add_ln47          (add              ) [ 0000000]
store_ln47        (store            ) [ 0000000]
br_ln49           (br               ) [ 0000000]
ret_ln0           (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="e">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="level">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="level"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln18">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_end">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_end"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="edges">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edges"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="level_counts">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="level_counts"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="queue">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="queue"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="q_in_2_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_in_2_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="e_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_end_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_end_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="zext_ln18_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln18_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="e_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="level_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="1"/>
<pin id="88" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="level_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="edges_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="64" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="12" slack="0"/>
<pin id="95" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edges_addr/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_dst/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="level_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="64" slack="0"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="level_addr_1/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp_level/3 level_load/4 store_ln46/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="queue_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_addr/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln48_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="1"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="level_counts_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="8" slack="0"/>
<pin id="135" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="level_counts_addr/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="level_counts_load/5 store_ln47/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln18_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_cast/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln0_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln0_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="e_3_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="1"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_3/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_1_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="1"/>
<pin id="163" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln39_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln40_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="1"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="trunc_ln41_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln41_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="12" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="e_4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e_4/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln39_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="1"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln39_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="1"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln41_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="q_in_2_out_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_in_2_out_load/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="empty_10_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_10/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln44_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="q_in_2_out_load_1_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_in_2_out_load_1/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln48_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln48_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="select_ln48_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="0" index="2" bw="8" slack="0"/>
<pin id="244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln48_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="q_in_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_in/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln16_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln49_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_level_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_level_1/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln47_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln47_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/6 "/>
</bind>
</comp>

<comp id="288" class="1005" name="e_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="e_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="i_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="302" class="1005" name="tmp_end_read_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_end_read "/>
</bind>
</comp>

<comp id="307" class="1005" name="zext_ln18_cast_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="1"/>
<pin id="309" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_cast "/>
</bind>
</comp>

<comp id="312" class="1005" name="level_addr_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="2"/>
<pin id="314" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="level_addr "/>
</bind>
</comp>

<comp id="317" class="1005" name="icmp_ln39_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="321" class="1005" name="icmp_ln40_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="325" class="1005" name="edges_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="1"/>
<pin id="327" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="edges_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="trunc_ln41_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="1"/>
<pin id="332" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="level_addr_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="1"/>
<pin id="337" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="level_addr_1 "/>
</bind>
</comp>

<comp id="340" class="1005" name="icmp_ln44_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="344" class="1005" name="level_counts_addr_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="1"/>
<pin id="346" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="level_counts_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="98" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="104" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="72" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="78" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="161" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="158" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="158" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="194"><net_src comp="158" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="170" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="190" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="98" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="112" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="54" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="214" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="228" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="234" pin="2"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="257"><net_src comp="214" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="14" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="112" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="269" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="279"><net_src comp="269" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="285"><net_src comp="138" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="48" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="281" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="291"><net_src comp="58" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="298"><net_src comp="62" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="305"><net_src comp="66" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="310"><net_src comp="144" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="315"><net_src comp="84" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="320"><net_src comp="164" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="176" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="91" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="333"><net_src comp="206" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="338"><net_src comp="104" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="343"><net_src comp="218" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="131" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="138" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: level | {5 }
	Port: edges | {}
	Port: level_counts | {6 }
	Port: queue | {4 }
	Port: q_in_2_out | {4 }
 - Input state : 
	Port: bfs_Pipeline_loop_neighbors : e | {1 }
	Port: bfs_Pipeline_loop_neighbors : level | {3 4 5 }
	Port: bfs_Pipeline_loop_neighbors : zext_ln18 | {1 }
	Port: bfs_Pipeline_loop_neighbors : tmp_end | {1 }
	Port: bfs_Pipeline_loop_neighbors : edges | {2 3 }
	Port: bfs_Pipeline_loop_neighbors : level_counts | {5 6 }
	Port: bfs_Pipeline_loop_neighbors : q_in_2_out | {4 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln39 : 1
		i_2 : 1
		br_ln39 : 2
		icmp_ln40 : 1
		br_ln40 : 2
		trunc_ln41 : 1
		zext_ln41 : 2
		edges_addr : 3
		tmp_dst : 4
		e_4 : 1
		store_ln39 : 2
		store_ln39 : 2
	State 3
		trunc_ln41_1 : 1
		level_addr_1 : 1
		tmp_level : 2
	State 4
		empty_10 : 1
		icmp_ln44 : 1
		br_ln44 : 2
		icmp_ln48 : 1
		add_ln48 : 2
		select_ln48 : 3
		zext_ln48 : 4
		queue_addr : 5
		store_ln48 : 6
		q_in : 2
		zext_ln16 : 3
		store_ln49 : 4
	State 5
		tmp_level_1 : 1
		store_ln46 : 2
		zext_ln47 : 2
		level_counts_addr : 3
		level_counts_load : 4
	State 6
		add_ln47 : 1
		store_ln47 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         i_2_fu_170        |    0    |    15   |
|          |         e_4_fu_190        |    0    |    71   |
|    add   |      add_ln48_fu_234      |    0    |    15   |
|          |        q_in_fu_253        |    0    |    15   |
|          |     tmp_level_1_fu_269    |    0    |    15   |
|          |      add_ln47_fu_281      |    0    |    71   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln39_fu_164     |    0    |    11   |
|   icmp   |      icmp_ln40_fu_176     |    0    |    29   |
|          |      icmp_ln44_fu_218     |    0    |    11   |
|          |      icmp_ln48_fu_228     |    0    |    29   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln48_fu_240    |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |  tmp_end_read_read_fu_66  |    0    |    0    |
|   read   | zext_ln18_read_read_fu_72 |    0    |    0    |
|          |     e_read_read_fu_78     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   zext_ln18_cast_fu_144   |    0    |    0    |
|          |      zext_ln41_fu_185     |    0    |    0    |
|   zext   |      zext_ln48_fu_248     |    0    |    0    |
|          |      zext_ln16_fu_259     |    0    |    0    |
|          |      zext_ln47_fu_276     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln41_fu_181     |    0    |    0    |
|   trunc  |    trunc_ln41_1_fu_206    |    0    |    0    |
|          |      empty_10_fu_214      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   290   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       e_1_reg_288       |   64   |
|    edges_addr_reg_325   |   12   |
|        i_reg_295        |    8   |
|    icmp_ln39_reg_317    |    1   |
|    icmp_ln40_reg_321    |    1   |
|    icmp_ln44_reg_340    |    1   |
|   level_addr_1_reg_335  |    8   |
|    level_addr_reg_312   |    8   |
|level_counts_addr_reg_344|    4   |
|   tmp_end_read_reg_302  |   64   |
|   trunc_ln41_1_reg_330  |    8   |
|  zext_ln18_cast_reg_307 |   64   |
+-------------------------+--------+
|          Total          |   243  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_98 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_112 |  p0  |   3  |   8  |   24   ||    14   |
| grp_access_fu_138 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   || 1.19386 ||    32   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   290  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   32   |
|  Register |    -   |   243  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   243  |   322  |
+-----------+--------+--------+--------+
