
*** Running vivado
    with args -log design_2_udp_ilmb_bram_if_cntlr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_udp_ilmb_bram_if_cntlr_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_2_udp_ilmb_bram_if_cntlr_0.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 544.391 ; gain = 141.609
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_udp_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry dc5f586b45b0678f to dir: C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_ilmb_bram_if_cntlr_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.cache/ip/2022.2/d/c/dc5f586b45b0678f/design_2_udp_dlmb_bram_if_cntlr_0.dcp to C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_ilmb_bram_if_cntlr_0_synth_1/design_2_udp_ilmb_bram_if_cntlr_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.cache/ip/2022.2/d/c/dc5f586b45b0678f/design_2_udp_dlmb_bram_if_cntlr_0_sim_netlist.v to C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_ilmb_bram_if_cntlr_0_synth_1/design_2_udp_ilmb_bram_if_cntlr_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.cache/ip/2022.2/d/c/dc5f586b45b0678f/design_2_udp_dlmb_bram_if_cntlr_0_sim_netlist.vhdl to C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_ilmb_bram_if_cntlr_0_synth_1/design_2_udp_ilmb_bram_if_cntlr_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.cache/ip/2022.2/d/c/dc5f586b45b0678f/design_2_udp_dlmb_bram_if_cntlr_0_stub.v to C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_ilmb_bram_if_cntlr_0_synth_1/design_2_udp_ilmb_bram_if_cntlr_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.cache/ip/2022.2/d/c/dc5f586b45b0678f/design_2_udp_dlmb_bram_if_cntlr_0_stub.vhdl to C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_ilmb_bram_if_cntlr_0_synth_1/design_2_udp_ilmb_bram_if_cntlr_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_2_udp_ilmb_bram_if_cntlr_0, cache-ID = dc5f586b45b0678f.
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 11:00:01 2023...
