Liu Yang , Sun Chan , G. R. Gao , Roy Ju , Guei-Yuan Lueh , Zhaoqing Zhang, Inter-procedural stacked register allocation for itanium® like architecture, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA
Steven M. Kurlander , Charles N. Fischer, Minimum cost interprocedural register allocation, Proceedings of the 23rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.230-241, January 21-24, 1996, St. Petersburg Beach, Florida, USA
Hans Mulder , Michael J. Flynn, Processor Architecture and Data Buffering, IEEE Transactions on Computers, v.41 n.10, p.1211-1222, October 1992
Yoonseo Choi , Hwansoo Han, Optimal register reassignment for register stack overflow minimization, ACM Transactions on Architecture and Code Optimization (TACO), v.3 n.1, p.90-114, March 2006
Jinhwan Kim , Sungjoon Jung , Yunheung Paek , Gang-Ryung Uh, Experience with a retargetable compiler for a commercial network processor, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
Robert G. Burger , Oscar Waddell , R. Kent Dybvig, Register allocation using lazy saves, eager restores, and greedy shuffling, ACM SIGPLAN Notices, v.30 n.6, p.130-138, June 1995
Jinhwan Kim , Yunheung Paek , Gangryung Uh, Code optimizations for a VLIW-style network processing unit, Software—Practice & Experience, v.34 n.9, p.847-874, 25 July 2004
Andrea G. M. Cilio , Henk Corporaal, Global Variable Promotion: Using Registers to Reduce Cache Power Dissipation, Proceedings of the 11th International Conference on Compiler Construction, p.247-260, April 08-12, 2002
Bradley C. Kuszmaul , Dana S. Henry , Gabriel H. Loh, A comparison of scalable superscalar processors, Proceedings of the eleventh annual ACM symposium on Parallel algorithms and architectures, p.126-137, June 27-30, 1999, Saint Malo, France
Rami Beidas , Jianwen Zhu, Scalable interprocedural register allocation for high level synthesis, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China
A. Agarwal, Performance Tradeoffs in Multithreaded Processors, IEEE Transactions on Parallel and Distributed Systems, v.3 n.5, p.525-539, September 1992
Keith D. Cooper , Mary W. Hall , Linda Torczon, Unexpected side effects of inline substitution: a case study, ACM Letters on Programming Languages and Systems (LOPLAS), v.1 n.1, p.22-32, March 1992
Guei-Yuan Lueh , Thomas Gross, Call-cost directed register allocation, ACM SIGPLAN Notices, v.32 n.5, p.296-307, May 1997
Dirk Grunwald , Richard Neves, Whole-program optimization for time and space efficient threads, ACM SIGPLAN Notices, v.31 n.9, p.50-59, Sept. 1996
Cindy Norris , Lori L. Pollock, Experiences with Cooperating Register Allocation and Instruction Scheduling, International Journal of Parallel Programming, v.26 n.3, p.241-283, June 1998
Anant Agarwal , Beng-Hong Lim , David Kranz , John Kubiatowicz, APRIL: a processor architecture for multiprocessing, ACM SIGARCH Computer Architecture News, v.18 n.3a, p.104-114, June 1990
Jason R. C. Patterson, Accurate static branch prediction by value range propagation, ACM SIGPLAN Notices, v.30 n.6, p.67-78, June 1995
Urban Boquist, Interprocedural register allocation for lazy functional languages, Proceedings of the seventh international conference on Functional programming languages and computer architecture, p.270-281, June 26-28, 1995, La Jolla, California, USA
Cindy Norris , Lori L. Pollock, An experimental study of several cooperative register allocation and instruction scheduling strategies, Proceedings of the 28th annual international symposium on Microarchitecture, p.169-179, November 29-December 01, 1995, Ann Arbor, Michigan, United States
David W. Wall, Experience with a software-defined machine architecture, ACM Transactions on Programming Languages and Systems (TOPLAS), v.14 n.3, p.299-338, July 1992
Michael G. Burke , Jong-Deok Choi , Stephen Fink , David Grove , Michael Hind , Vivek Sarkar , Mauricio J. Serrano , V. C. Sreedhar , Harini Srinivasan , John Whaley, The Jalapeño dynamic optimizing compiler for Java, Proceedings of the ACM 1999 conference on Java Grande, p.129-141, June 12-14, 1999, San Francisco, California, USA
Qi Ning, Register allocation for optimal loop scheduling, Proceedings of the 1993 conference of the Centre for Advanced Studies on Collaborative research: distributed computing, October 24-28, 1993, Toronto, Ontario, Canada
Jens Knoop, Optimal interprocedural program optimization: a new framework and its application, Springer-Verlag, Berlin, Heidelberg, 1998
