#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Mar 22 10:54:46 2018
# Process ID: 15435
# Current directory: /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram
# Command line: vivado
# Log file: /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado.log
# Journal file: /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rollandl_local/vivado_17.4/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 6070.215 ; gain = 8.000 ; free physical = 185 ; free virtual = 22726
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/fsm_write.vhd /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/emiss_recep_rs232_bram.vhd /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/recep_rs232.vhd /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/emiss_rs232.vhd}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
import_files -fileset constrs_1 -force -norecurse /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/zedb_emiss_recep_rs232_bram.xdc
set_property compxlib.modelsim_compiled_library_dir /softl2/simlib/simlib_modsim10_5_vivado17 [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_design "bram_16x8"
Wrote  : </cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd> 
create_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6158.504 ; gain = 38.363 ; free physical = 158 ; free virtual = 22611
update_compile_order -fileset sources_1
generate_target all [get_files  /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd]
Wrote  : </cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd> 
Wrote  : </cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/ui/bd_a1a84ac8.ui> 
VHDL Output written to : /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/synth/bram_16x8.vhd
VHDL Output written to : /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/sim/bram_16x8.vhd
VHDL Output written to : /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/hdl/bram_16x8_wrapper.vhd
Exporting to file /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/hw_handoff/bram_16x8.hwh
Generated Block Design Tcl file /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/hw_handoff/bram_16x8_bd.tcl
Generated Hardware Definition File /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/synth/bram_16x8.hwdef
export_ip_user_files -of_objects [get_files /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd]
export_simulation -of_objects [get_files /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd] -directory /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.ip_user_files/sim_scripts -ip_user_files_dir /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.ip_user_files -ipstatic_source_dir /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/softl2/simlib/simlib_modsim10_5_vivado17} {questa=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/questa} {ies=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/ies} {vcs=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/vcs} {riviera=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
INFO: [Device 21-403] Loading part xc7z020clg484-1
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 6445.820 ; gain = 158.016 ; free physical = 166 ; free virtual = 22389
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_0]
generate_target all [get_files  /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd]
Wrote  : </cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd> 
Wrote  : </cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/ui/bd_a1a84ac8.ui> 
VHDL Output written to : /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/synth/bram_16x8.vhd
VHDL Output written to : /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/sim/bram_16x8.vhd
VHDL Output written to : /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/hdl/bram_16x8_wrapper.vhd
Exporting to file /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/hw_handoff/bram_16x8.hwh
Generated Block Design Tcl file /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/hw_handoff/bram_16x8_bd.tcl
Generated Hardware Definition File /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/synth/bram_16x8.hwdef
export_ip_user_files -of_objects [get_files /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd]
export_simulation -of_objects [get_files /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd] -directory /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.ip_user_files/sim_scripts -ip_user_files_dir /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.ip_user_files -ipstatic_source_dir /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/softl2/simlib/simlib_modsim10_5_vivado17} {questa=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/questa} {ies=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/ies} {vcs=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/vcs} {riviera=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_bd_design {/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bram_16x8
set_property -dict [list CONFIG.Component_Name {bram_16x8} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {8} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/ram_16x8.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips bram_16x8]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'bram_16x8' to 'bram_16x8' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file '/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/ram_16x8.coe' provided. It will be converted relative to IP Instance files '../../../../../vhd/ram_16x8.coe'
generate_target {instantiation_template} [get_files /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/ip/bram_16x8/bram_16x8.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_16x8'...
generate_target all [get_files  /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/ip/bram_16x8/bram_16x8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_16x8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bram_16x8'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'bram_16x8'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'bram_16x8'...
catch { config_ip_cache -export [get_ips -all bram_16x8] }
export_ip_user_files -of_objects [get_files /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/ip/bram_16x8/bram_16x8.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/ip/bram_16x8/bram_16x8.xci]
launch_runs  bram_16x8_synth_1
[Thu Mar 22 11:14:43 2018] Launched bram_16x8_synth_1...
Run output will be captured here: /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/bram_16x8_synth_1/runme.log
export_simulation -of_objects [get_files /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/ip/bram_16x8/bram_16x8.xci] -directory /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.ip_user_files/sim_scripts -ip_user_files_dir /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.ip_user_files -ipstatic_source_dir /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/softl2/simlib/simlib_modsim10_5_vivado17} {questa=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/questa} {ies=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/ies} {vcs=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/vcs} {riviera=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd] -no_script -reset -force -quiet
remove_files  /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd
file delete -force /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8
open_bd_design {/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd}
ERROR: [BD 41-1296] Cannot read BD file </cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd>, check for the correct location of the file.
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
import_files -force -norecurse {/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/fsm_write.vhd /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/emiss_recep_rs232_bram.vhd /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/recep_rs232.vhd /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/emiss_rs232.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1
[Thu Mar 22 11:21:18 2018] Launched synth_1...
Run output will be captured here: /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Thu Mar 22 11:22:18 2018] Launched synth_1...
Run output will be captured here: /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 6749.008 ; gain = 0.000 ; free physical = 827 ; free virtual = 22259
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: emiss_recep_rs232_bram
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6794.008 ; gain = 45.000 ; free physical = 389 ; free virtual = 21821
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'emiss_recep_rs232_bram' [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_recep_rs232_bram.vhd:100]
INFO: [Synth 8-3491] module 'emiss_rs232' declared at '/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_rs232.vhd:51' bound to instance 'U1' of component 'emiss_rs232' [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_recep_rs232_bram.vhd:226]
INFO: [Synth 8-638] synthesizing module 'emiss_rs232' [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_rs232.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element dp_ram1_reg was removed.  [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_rs232.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element lec_pf_reg was removed.  [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_rs232.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'emiss_rs232' (1#1) [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_rs232.vhd:63]
INFO: [Synth 8-3491] module 'recep_rs232' declared at '/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/recep_rs232.vhd:40' bound to instance 'U2' of component 'recep_rs232' [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_recep_rs232_bram.vhd:237]
INFO: [Synth 8-638] synthesizing module 'recep_rs232' [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/recep_rs232.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element epar_reg was removed.  [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/recep_rs232.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'recep_rs232' (2#1) [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/recep_rs232.vhd:51]
INFO: [Synth 8-3491] module 'bram_16x8' declared at '/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/.Xil/Vivado-15435-ocaepc21/realtime/bram_16x8_stub.vhdl:5' bound to instance 'U3' of component 'bram_16x8' [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_recep_rs232_bram.vhd:247]
INFO: [Synth 8-638] synthesizing module 'bram_16x8' [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/.Xil/Vivado-15435-ocaepc21/realtime/bram_16x8_stub.vhdl:18]
INFO: [Synth 8-3491] module 'fsm_write' declared at '/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/fsm_write.vhd:26' bound to instance 'U4' of component 'fsm_write' [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_recep_rs232_bram.vhd:267]
INFO: [Synth 8-638] synthesizing module 'fsm_write' [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/fsm_write.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'fsm_write' (3#1) [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/fsm_write.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'emiss_recep_rs232_bram' (4#1) [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_recep_rs232_bram.vhd:100]
WARNING: [Synth 8-3331] design emiss_rs232 has unconnected port sw[7]
WARNING: [Synth 8-3331] design emiss_rs232 has unconnected port sw[5]
WARNING: [Synth 8-3331] design emiss_rs232 has unconnected port sw[4]
WARNING: [Synth 8-3331] design emiss_rs232 has unconnected port sw[3]
WARNING: [Synth 8-3331] design emiss_rs232 has unconnected port sw[2]
WARNING: [Synth 8-3331] design emiss_rs232 has unconnected port sw[1]
WARNING: [Synth 8-3331] design emiss_rs232 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6830.258 ; gain = 81.250 ; free physical = 386 ; free virtual = 21819
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 6830.258 ; gain = 81.250 ; free physical = 364 ; free virtual = 21797
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/ip/bram_16x8/bram_16x8.dcp' for cell 'U3'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/constrs_1/imports/vhd/zedb_emiss_recep_rs232_bram.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal rxd cannot be placed on V10 (IOB_X0Y48) because the pad is already occupied by terminal txd_out possibly due to user constraint [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/constrs_1/imports/vhd/zedb_emiss_recep_rs232_bram.xdc:100]
Finished Parsing XDC File [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/constrs_1/imports/vhd/zedb_emiss_recep_rs232_bram.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/constrs_1/imports/vhd/zedb_emiss_recep_rs232_bram.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/emiss_recep_rs232_bram_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/emiss_recep_rs232_bram_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 7042.434 ; gain = 293.426 ; free physical = 172 ; free virtual = 21573
24 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 7042.434 ; gain = 293.426 ; free physical = 172 ; free virtual = 21573
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 22 11:24:30 2018] Launched synth_1...
Run output will be captured here: /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/synth_1/runme.log
[Thu Mar 22 11:24:30 2018] Launched impl_1...
Run output will be captured here: /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:02:11
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782234
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/synth_1

launch_runs impl_1
[Thu Mar 22 11:28:40 2018] Launched synth_1...
Run output will be captured here: /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/synth_1/runme.log
[Thu Mar 22 11:28:40 2018] Launched impl_1...
Run output will be captured here: /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/.Xil/Vivado-15435-ocaepc21/dcp6/emiss_recep_rs232_bram.xdc]
Finished Parsing XDC File [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/.Xil/Vivado-15435-ocaepc21/dcp6/emiss_recep_rs232_bram.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.19 . Memory (MB): peak = 7569.785 ; gain = 0.000 ; free physical = 1169 ; free virtual = 21331
Restored from archive | CPU: 0.040000 secs | Memory: 0.342941 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.19 . Memory (MB): peak = 7569.785 ; gain = 0.000 ; free physical = 1169 ; free virtual = 21331
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 22 11:31:25 2018] Launched impl_1...
Run output will be captured here: /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/impl_1/emiss_recep_rs232_bram.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248782234
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 22 14:10:02 2018...
