digraph "llvm::ScheduleDAGSDNodes"
{
 // LATEX_PDF_SIZE
  bgcolor="transparent";
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape="box"];
  rankdir="LR";
  Node1 [label="llvm::ScheduleDAGSDNodes",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black",tooltip="ScheduleDAGSDNodes - A ScheduleDAG for scheduling SDNode-based DAGs."];
  Node2 -> Node1 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node2 [label="llvm::ScheduleDAG",height=0.2,width=0.4,color="black",URL="$classllvm_1_1ScheduleDAG.html",tooltip=" "];
  Node3 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" TM" ,fontname="Helvetica"];
  Node3 [label="llvm::LLVMTargetMachine",height=0.2,width=0.4,color="black",URL="$classllvm_1_1LLVMTargetMachine.html",tooltip="This class describes a target machine that is implemented with the LLVM target-independent code gener..."];
  Node4 -> Node3 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node4 [label="llvm::TargetMachine",height=0.2,width=0.4,color="black",URL="$classllvm_1_1TargetMachine.html",tooltip="Primary interface to the complete machine description for the target machine."];
  Node5 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" TheTarget" ,fontname="Helvetica"];
  Node5 [label="llvm::Target",height=0.2,width=0.4,color="black",URL="$classllvm_1_1Target.html",tooltip="Target - Wrapper for Target specific information."];
  Node6 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" DL" ,fontname="Helvetica"];
  Node6 [label="llvm::DataLayout",height=0.2,width=0.4,color="black",URL="$classllvm_1_1DataLayout.html",tooltip="A parsed version of the target data layout string in and methods for querying it."];
  Node7 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" TargetTriple" ,fontname="Helvetica"];
  Node7 [label="llvm::Triple",height=0.2,width=0.4,color="black",URL="$classllvm_1_1Triple.html",tooltip="Triple - Helper class for working with autoconf configuration names."];
  Node8 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" TargetCPU\nTargetFS" ,fontname="Helvetica"];
  Node8 [label="string",height=0.2,width=0.4,color="black",tooltip=" "];
  Node9 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" RM" ,fontname="Helvetica"];
  Node9 [label="Model",height=0.2,width=0.4,color="black",tooltip=" "];
  Node10 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" CMModel" ,fontname="Helvetica"];
  Node10 [label="Model",height=0.2,width=0.4,color="black",tooltip=" "];
  Node11 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" OptLevel" ,fontname="Helvetica"];
  Node11 [label="Level",height=0.2,width=0.4,color="black",tooltip=" "];
  Node12 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" AsmInfo" ,fontname="Helvetica"];
  Node12 [label="unique_ptr\< const llvm\l::MCAsmInfo \>",height=0.2,width=0.4,color="black",tooltip=" "];
  Node13 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" MRI" ,fontname="Helvetica"];
  Node13 [label="unique_ptr\< const llvm\l::MCRegisterInfo \>",height=0.2,width=0.4,color="black",tooltip=" "];
  Node14 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" MII" ,fontname="Helvetica"];
  Node14 [label="unique_ptr\< const llvm\l::MCInstrInfo \>",height=0.2,width=0.4,color="black",tooltip=" "];
  Node15 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" STI" ,fontname="Helvetica"];
  Node15 [label="unique_ptr\< const llvm\l::MCSubtargetInfo \>",height=0.2,width=0.4,color="black",tooltip=" "];
  Node16 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" O0WantsFastISel\nRequireStructuredCFG" ,fontname="Helvetica"];
  Node16 [label="unsigned",height=0.2,width=0.4,color="black",URL="$classunsigned.html",tooltip=" "];
  Node17 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" DefaultOptions\nOptions" ,fontname="Helvetica"];
  Node17 [label="llvm::TargetOptions",height=0.2,width=0.4,color="red",URL="$classllvm_1_1TargetOptions.html",tooltip=" "];
  Node16 -> Node17 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" DataSections\nDisableIntegratedAS\nEmitAddrsig\nEmitStackSizeSection\nEmulatedTLS\nEnableDebugEntryValues\nEnableFastISel\nEnableGlobalISel\nEnableIPRA\nEnableMachineOutliner\n..." ,fontname="Helvetica"];
  Node31 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" TII" ,fontname="Helvetica"];
  Node31 [label="llvm::TargetInstrInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1TargetInstrInfo.html",tooltip="TargetInstrInfo - Interface to description of machine instruction set."];
  Node32 -> Node31 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node32 [label="llvm::MCInstrInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1MCInstrInfo.html",tooltip="Interface to description of machine instruction set."];
  Node16 -> Node31 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" CommuteAnyOperandIndex" ,fontname="Helvetica"];
  Node33 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" TRI" ,fontname="Helvetica"];
  Node33 [label="llvm::TargetRegisterInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1TargetRegisterInfo.html",tooltip="TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes..."];
  Node34 -> Node33 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node34 [label="llvm::MCRegisterInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1MCRegisterInfo.html",tooltip="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object..."];
  Node35 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" MF" ,fontname="Helvetica"];
  Node35 [label="llvm::MachineFunction",height=0.2,width=0.4,color="black",URL="$classllvm_1_1MachineFunction.html",tooltip=" "];
  Node36 -> Node35 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" VariableDbgInfos" ,fontname="Helvetica"];
  Node36 [label="llvm::SmallVector\<\l VariableDbgInfo, 4 \>",height=0.2,width=0.4,color="red",URL="$classllvm_1_1SmallVector.html",tooltip=" "];
  Node37 -> Node36 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node37 [label="llvm::SmallVectorImpl\< T \>",height=0.2,width=0.4,color="red",URL="$classllvm_1_1SmallVectorImpl.html",tooltip="This class consists of common code factored out of the SmallVector class to reduce code duplication b..."];
  Node42 -> Node36 [dir="back",color="firebrick4",fontsize="10",style="solid",fontname="Helvetica"];
  Node42 [label="llvm::SmallVectorStorage\l\< T, N \>",height=0.2,width=0.4,color="red",URL="$structllvm_1_1SmallVectorStorage.html",tooltip="Storage for the SmallVector elements."];
  Node51 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" MRI" ,fontname="Helvetica"];
  Node51 [label="llvm::MachineRegisterInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1MachineRegisterInfo.html",tooltip="MachineRegisterInfo - Keep track of information for virtual and physical registers,..."];
  Node52 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" SUnits" ,fontname="Helvetica"];
  Node52 [label="vector\< llvm::SUnit \>",height=0.2,width=0.4,color="black",tooltip=" "];
  Node53 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" EntrySU\nExitSU" ,fontname="Helvetica"];
  Node53 [label="llvm::SUnit",height=0.2,width=0.4,color="black",URL="$classllvm_1_1SUnit.html",tooltip="Scheduling unit. This is a node in the scheduling DAG."];
  Node53 -> Node53 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" OrigNode" ,fontname="Helvetica"];
  Node54 -> Node53 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" SchedClass" ,fontname="Helvetica"];
  Node54 [label="llvm::MCSchedClassDesc",height=0.2,width=0.4,color="red",URL="$structllvm_1_1MCSchedClassDesc.html",tooltip="Summarize the scheduling resources required for an instruction of a particular scheduling class."];
  Node16 -> Node54 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" InvalidNumMicroOps\nVariantNumMicroOps" ,fontname="Helvetica"];
  Node55 -> Node54 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" NumMicroOps\nNumReadAdvanceEntries\nNumWriteLatencyEntries\nNumWriteProcResEntries\nReadAdvanceIdx\nWriteLatencyIdx\nWriteProcResIdx" ,fontname="Helvetica"];
  Node55 [label="uint16_t",height=0.2,width=0.4,color="black",tooltip=" "];
  Node28 -> Node54 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" BeginGroup\nEndGroup" ,fontname="Helvetica"];
  Node28 [label="bool",height=0.2,width=0.4,color="black",URL="$classbool.html",tooltip=" "];
  Node56 -> Node53 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" Preds\nSuccs" ,fontname="Helvetica"];
  Node56 [label="llvm::SmallVector\<\l llvm::SDep, 4 \>",height=0.2,width=0.4,color="red",URL="$classllvm_1_1SmallVector.html",tooltip=" "];
  Node16 -> Node53 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" BotReadyCycle\nLatency\nNodeNum\nNodeQueueId\nNumPreds\nNumPredsLeft\nNumRegDefsLeft\nNumSuccs\nNumSuccsLeft\nTopReadyCycle\n..." ,fontname="Helvetica"];
  Node28 -> Node53 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" hasPhysRegClobbers\nhasPhysRegDefs\nhasPhysRegUses\nhasReservedResource\nisAvailable\nisCall\nisCallOp\nisCloned\nisCommutable\nisPending\n..." ,fontname="Helvetica"];
  Node59 -> Node53 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" SchedulingPref" ,fontname="Helvetica"];
  Node59 [label="Preference",height=0.2,width=0.4,color="black",tooltip=" "];
  Node60 -> Node53 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" CopyDstRC\nCopySrcRC" ,fontname="Helvetica"];
  Node60 [label="llvm::TargetRegisterClass",height=0.2,width=0.4,color="red",URL="$classllvm_1_1TargetRegisterClass.html",tooltip=" "];
  Node55 -> Node60 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" SuperRegIndices" ,fontname="Helvetica"];
  Node28 -> Node60 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" CoveredBySubRegs\nHasDisjunctSubRegs" ,fontname="Helvetica"];
  Node28 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" StressSched" ,fontname="Helvetica"];
  Node69 -> Node1 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" BB" ,fontname="Helvetica"];
  Node69 [label="llvm::MachineBasicBlock",height=0.2,width=0.4,color="black",URL="$classllvm_1_1MachineBasicBlock.html",tooltip=" "];
  Node70 -> Node69 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node70 [label="llvm::ilist_node_with\l_parent\< MachineBasicBlock,\l MachineFunction \>",height=0.2,width=0.4,color="black",URL="$classllvm_1_1ilist__node__with__parent.html",tooltip=" "];
  Node71 -> Node70 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node71 [label="llvm::ilist_node\< T,\l Options \>",height=0.2,width=0.4,color="red",URL="$classllvm_1_1ilist__node.html",tooltip=" "];
  Node75 -> Node70 [dir="back",color="orange",fontsize="10",style="dashed",label=" \< MachineBasicBlock,\l MachineFunction \>" ,fontname="Helvetica"];
  Node75 [label="llvm::ilist_node_with\l_parent\< NodeTy, ParentTy,\l Options \>",height=0.2,width=0.4,color="red",URL="$classllvm_1_1ilist__node__with__parent.html",tooltip="An ilist node that can access its parent list."];
  Node79 -> Node1 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" DAG" ,fontname="Helvetica"];
  Node79 [label="llvm::SelectionDAG",height=0.2,width=0.4,color="black",URL="$classllvm_1_1SelectionDAG.html",tooltip="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa..."];
  Node28 -> Node79 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" NewNodesMustHaveLegalTypes" ,fontname="Helvetica"];
  Node80 -> Node79 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" NodeGraphAttrs" ,fontname="Helvetica"];
  Node80 [label="map\< const llvm::SDNode\l *, std::string \>",height=0.2,width=0.4,color="black",tooltip=" "];
  Node81 -> Node1 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" InstrItins" ,fontname="Helvetica"];
  Node81 [label="llvm::InstrItineraryData",height=0.2,width=0.4,color="black",URL="$classllvm_1_1InstrItineraryData.html",tooltip="Itinerary data supplied by a subtarget to be used by a target."];
  Node82 -> Node81 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" SchedModel" ,fontname="Helvetica"];
  Node82 [label="llvm::MCSchedModel",height=0.2,width=0.4,color="black",URL="$structllvm_1_1MCSchedModel.html",tooltip="Machine model for scheduling, bundling, and heuristics."];
  Node16 -> Node82 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" DefaultHighLatency\nDefaultIssueWidth\nDefaultLoadLatency\nDefaultLoopMicroOpBufferSize\nDefaultMicroOpBufferSize\nDefaultMispredictPenalty\nHighLatency\nIssueWidth\nLoadLatency\nLoopMicroOpBufferSize\n..." ,fontname="Helvetica"];
  Node28 -> Node82 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" CompleteModel\nPostRAScheduler" ,fontname="Helvetica"];
  Node83 -> Node82 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" ProcResourceTable" ,fontname="Helvetica"];
  Node83 [label="llvm::MCProcResourceDesc",height=0.2,width=0.4,color="red",URL="$structllvm_1_1MCProcResourceDesc.html",tooltip="Define a kind of processor resource that will be modeled by the scheduler."];
  Node16 -> Node83 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" NumUnits\nSubUnitsIdxBegin\nSuperIdx" ,fontname="Helvetica"];
  Node29 -> Node83 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" BufferSize" ,fontname="Helvetica"];
  Node29 [label="int",height=0.2,width=0.4,color="black",tooltip=" "];
  Node54 -> Node82 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" SchedClassTable" ,fontname="Helvetica"];
  Node84 -> Node82 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" InstrItineraries" ,fontname="Helvetica"];
  Node84 [label="llvm::InstrItinerary",height=0.2,width=0.4,color="black",URL="$structllvm_1_1InstrItinerary.html",tooltip="An itinerary represents the scheduling information for an instruction."];
  Node85 -> Node84 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" NumMicroOps" ,fontname="Helvetica"];
  Node85 [label="int16_t",height=0.2,width=0.4,color="black",tooltip=" "];
  Node55 -> Node84 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" FirstOperandCycle\nFirstStage\nLastOperandCycle\nLastStage" ,fontname="Helvetica"];
  Node86 -> Node82 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" ExtraProcessorInfo" ,fontname="Helvetica"];
  Node86 [label="llvm::MCExtraProcessorInfo",height=0.2,width=0.4,color="red",URL="$structllvm_1_1MCExtraProcessorInfo.html",tooltip="Provide extra details about the machine processor."];
  Node16 -> Node86 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" LoadQueueID\nMaxRetirePerCycle\nNumRegisterCostEntries\nNumRegisterFiles\nReorderBufferSize\nStoreQueueID" ,fontname="Helvetica"];
  Node82 -> Node82 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" Default" ,fontname="Helvetica"];
  Node89 -> Node81 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" Stages" ,fontname="Helvetica"];
  Node89 [label="llvm::InstrStage",height=0.2,width=0.4,color="black",URL="$structllvm_1_1InstrStage.html",tooltip="These values represent a non-pipelined step in the execution of an instruction."];
  Node16 -> Node89 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" Cycles_\nUnits_" ,fontname="Helvetica"];
  Node29 -> Node89 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" NextCycles_" ,fontname="Helvetica"];
  Node90 -> Node89 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" Kind_" ,fontname="Helvetica"];
  Node90 [label="ReservationKinds",height=0.2,width=0.4,color="black",tooltip=" "];
  Node16 -> Node81 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" Forwardings\nOperandCycles" ,fontname="Helvetica"];
  Node84 -> Node81 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" Itineraries" ,fontname="Helvetica"];
  Node91 -> Node1 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" Sequence" ,fontname="Helvetica"];
  Node91 [label="vector\< llvm::SUnit * \>",height=0.2,width=0.4,color="black",tooltip=" "];
}
