ARM GAS  /tmp/cc0oVgPm.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM2_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM2_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_TIM2_Init:
  25              	.LFB69:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM1 init function */
ARM GAS  /tmp/cc0oVgPm.s 			page 2


  33:Core/Src/tim.c **** void MX_TIM1_Init(void)
  34:Core/Src/tim.c **** {
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  43:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  46:Core/Src/tim.c **** 
  47:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  48:Core/Src/tim.c ****   htim1.Instance = TIM1;
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  51:Core/Src/tim.c ****   htim1.Init.Period = 15999;
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  55:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  60:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  65:Core/Src/tim.c ****   {
  66:Core/Src/tim.c ****     Error_Handler();
  67:Core/Src/tim.c ****   }
  68:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  69:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  70:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  71:Core/Src/tim.c ****   {
  72:Core/Src/tim.c ****     Error_Handler();
  73:Core/Src/tim.c ****   }
  74:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  75:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  76:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  77:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  78:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  79:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  80:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  81:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  82:Core/Src/tim.c ****   {
  83:Core/Src/tim.c ****     Error_Handler();
  84:Core/Src/tim.c ****   }
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
ARM GAS  /tmp/cc0oVgPm.s 			page 3


  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  92:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  93:Core/Src/tim.c ****   {
  94:Core/Src/tim.c ****     Error_Handler();
  95:Core/Src/tim.c ****   }
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  97:Core/Src/tim.c ****   TIM1->CCR3 = 8000;
  98:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  99:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c **** }
 102:Core/Src/tim.c **** /* TIM2 init function */
 103:Core/Src/tim.c **** void MX_TIM2_Init(void)
 104:Core/Src/tim.c **** {
  27              		.loc 1 104 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
 105:Core/Src/tim.c **** 
 106:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 110 3 view .LVU1
  39              		.loc 1 110 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
 111:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 111 3 is_stmt 1 view .LVU3
  46              		.loc 1 111 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 116:Core/Src/tim.c ****   htim2.Instance = TIM2;
  49              		.loc 1 116 3 is_stmt 1 view .LVU5
  50              		.loc 1 116 18 is_stmt 0 view .LVU6
  51 0012 1548     		ldr	r0, .L9
  52 0014 4FF08042 		mov	r2, #1073741824
  53 0018 0260     		str	r2, [r0]
 117:Core/Src/tim.c ****   htim2.Init.Prescaler = 63999;
  54              		.loc 1 117 3 is_stmt 1 view .LVU7
  55              		.loc 1 117 24 is_stmt 0 view .LVU8
ARM GAS  /tmp/cc0oVgPm.s 			page 4


  56 001a 4FF6FF12 		movw	r2, #63999
  57 001e 4260     		str	r2, [r0, #4]
 118:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 118 3 is_stmt 1 view .LVU9
  59              		.loc 1 118 26 is_stmt 0 view .LVU10
  60 0020 8360     		str	r3, [r0, #8]
 119:Core/Src/tim.c ****   htim2.Init.Period = 49;
  61              		.loc 1 119 3 is_stmt 1 view .LVU11
  62              		.loc 1 119 21 is_stmt 0 view .LVU12
  63 0022 3122     		movs	r2, #49
  64 0024 C260     		str	r2, [r0, #12]
 120:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 120 3 is_stmt 1 view .LVU13
  66              		.loc 1 120 28 is_stmt 0 view .LVU14
  67 0026 0361     		str	r3, [r0, #16]
 121:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  68              		.loc 1 121 3 is_stmt 1 view .LVU15
  69              		.loc 1 121 32 is_stmt 0 view .LVU16
  70 0028 8361     		str	r3, [r0, #24]
 122:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  71              		.loc 1 122 3 is_stmt 1 view .LVU17
  72              		.loc 1 122 7 is_stmt 0 view .LVU18
  73 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  74              	.LVL0:
  75              		.loc 1 122 6 view .LVU19
  76 002e 90B9     		cbnz	r0, .L6
  77              	.L2:
 123:Core/Src/tim.c ****   {
 124:Core/Src/tim.c ****     Error_Handler();
 125:Core/Src/tim.c ****   }
 126:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  78              		.loc 1 126 3 is_stmt 1 view .LVU20
  79              		.loc 1 126 34 is_stmt 0 view .LVU21
  80 0030 4FF48053 		mov	r3, #4096
  81 0034 0293     		str	r3, [sp, #8]
 127:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  82              		.loc 1 127 3 is_stmt 1 view .LVU22
  83              		.loc 1 127 7 is_stmt 0 view .LVU23
  84 0036 02A9     		add	r1, sp, #8
  85 0038 0B48     		ldr	r0, .L9
  86 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  87              	.LVL1:
  88              		.loc 1 127 6 view .LVU24
  89 003e 68B9     		cbnz	r0, .L7
  90              	.L3:
 128:Core/Src/tim.c ****   {
 129:Core/Src/tim.c ****     Error_Handler();
 130:Core/Src/tim.c ****   }
 131:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  91              		.loc 1 131 3 is_stmt 1 view .LVU25
  92              		.loc 1 131 37 is_stmt 0 view .LVU26
  93 0040 0023     		movs	r3, #0
  94 0042 0093     		str	r3, [sp]
 132:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  95              		.loc 1 132 3 is_stmt 1 view .LVU27
  96              		.loc 1 132 33 is_stmt 0 view .LVU28
  97 0044 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/cc0oVgPm.s 			page 5


 133:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  98              		.loc 1 133 3 is_stmt 1 view .LVU29
  99              		.loc 1 133 7 is_stmt 0 view .LVU30
 100 0046 6946     		mov	r1, sp
 101 0048 0748     		ldr	r0, .L9
 102 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 103              	.LVL2:
 104              		.loc 1 133 6 view .LVU31
 105 004e 40B9     		cbnz	r0, .L8
 106              	.L1:
 134:Core/Src/tim.c ****   {
 135:Core/Src/tim.c ****     Error_Handler();
 136:Core/Src/tim.c ****   }
 137:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 140:Core/Src/tim.c **** 
 141:Core/Src/tim.c **** }
 107              		.loc 1 141 1 view .LVU32
 108 0050 07B0     		add	sp, sp, #28
 109              	.LCFI2:
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 4
 112              		@ sp needed
 113 0052 5DF804FB 		ldr	pc, [sp], #4
 114              	.L6:
 115              	.LCFI3:
 116              		.cfi_restore_state
 124:Core/Src/tim.c ****   }
 117              		.loc 1 124 5 is_stmt 1 view .LVU33
 118 0056 FFF7FEFF 		bl	Error_Handler
 119              	.LVL3:
 120 005a E9E7     		b	.L2
 121              	.L7:
 129:Core/Src/tim.c ****   }
 122              		.loc 1 129 5 view .LVU34
 123 005c FFF7FEFF 		bl	Error_Handler
 124              	.LVL4:
 125 0060 EEE7     		b	.L3
 126              	.L8:
 135:Core/Src/tim.c ****   }
 127              		.loc 1 135 5 view .LVU35
 128 0062 FFF7FEFF 		bl	Error_Handler
 129              	.LVL5:
 130              		.loc 1 141 1 is_stmt 0 view .LVU36
 131 0066 F3E7     		b	.L1
 132              	.L10:
 133              		.align	2
 134              	.L9:
 135 0068 00000000 		.word	.LANCHOR0
 136              		.cfi_endproc
 137              	.LFE69:
 139              		.section	.text.MX_TIM3_Init,"ax",%progbits
 140              		.align	1
 141              		.global	MX_TIM3_Init
 142              		.syntax unified
 143              		.thumb
ARM GAS  /tmp/cc0oVgPm.s 			page 6


 144              		.thumb_func
 146              	MX_TIM3_Init:
 147              	.LFB70:
 142:Core/Src/tim.c **** /* TIM3 init function */
 143:Core/Src/tim.c **** void MX_TIM3_Init(void)
 144:Core/Src/tim.c **** {
 148              		.loc 1 144 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 48
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152 0000 00B5     		push	{lr}
 153              	.LCFI4:
 154              		.cfi_def_cfa_offset 4
 155              		.cfi_offset 14, -4
 156 0002 8DB0     		sub	sp, sp, #52
 157              	.LCFI5:
 158              		.cfi_def_cfa_offset 56
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 147:Core/Src/tim.c **** 
 148:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 159              		.loc 1 150 3 view .LVU38
 160              		.loc 1 150 27 is_stmt 0 view .LVU39
 161 0004 2422     		movs	r2, #36
 162 0006 0021     		movs	r1, #0
 163 0008 03A8     		add	r0, sp, #12
 164 000a FFF7FEFF 		bl	memset
 165              	.LVL6:
 151:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 166              		.loc 1 151 3 is_stmt 1 view .LVU40
 167              		.loc 1 151 27 is_stmt 0 view .LVU41
 168 000e 0023     		movs	r3, #0
 169 0010 0193     		str	r3, [sp, #4]
 170 0012 0293     		str	r3, [sp, #8]
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 156:Core/Src/tim.c ****   htim3.Instance = TIM3;
 171              		.loc 1 156 3 is_stmt 1 view .LVU42
 172              		.loc 1 156 18 is_stmt 0 view .LVU43
 173 0014 1148     		ldr	r0, .L17
 174 0016 124A     		ldr	r2, .L17+4
 175 0018 0260     		str	r2, [r0]
 157:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 176              		.loc 1 157 3 is_stmt 1 view .LVU44
 177              		.loc 1 157 24 is_stmt 0 view .LVU45
 178 001a 4360     		str	r3, [r0, #4]
 158:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 179              		.loc 1 158 3 is_stmt 1 view .LVU46
 180              		.loc 1 158 26 is_stmt 0 view .LVU47
 181 001c 8360     		str	r3, [r0, #8]
 159:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 182              		.loc 1 159 3 is_stmt 1 view .LVU48
 183              		.loc 1 159 21 is_stmt 0 view .LVU49
ARM GAS  /tmp/cc0oVgPm.s 			page 7


 184 001e 4FF6FF72 		movw	r2, #65535
 185 0022 C260     		str	r2, [r0, #12]
 160:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 186              		.loc 1 160 3 is_stmt 1 view .LVU50
 187              		.loc 1 160 28 is_stmt 0 view .LVU51
 188 0024 0361     		str	r3, [r0, #16]
 161:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 189              		.loc 1 161 3 is_stmt 1 view .LVU52
 190              		.loc 1 161 32 is_stmt 0 view .LVU53
 191 0026 8361     		str	r3, [r0, #24]
 162:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 192              		.loc 1 162 3 is_stmt 1 view .LVU54
 193              		.loc 1 162 23 is_stmt 0 view .LVU55
 194 0028 0123     		movs	r3, #1
 195 002a 0393     		str	r3, [sp, #12]
 163:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 196              		.loc 1 163 3 is_stmt 1 view .LVU56
 164:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 197              		.loc 1 164 3 view .LVU57
 198              		.loc 1 164 24 is_stmt 0 view .LVU58
 199 002c 0593     		str	r3, [sp, #20]
 165:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 200              		.loc 1 165 3 is_stmt 1 view .LVU59
 166:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 201              		.loc 1 166 3 view .LVU60
 167:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 202              		.loc 1 167 3 view .LVU61
 168:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 203              		.loc 1 168 3 view .LVU62
 204              		.loc 1 168 24 is_stmt 0 view .LVU63
 205 002e 0993     		str	r3, [sp, #36]
 169:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 206              		.loc 1 169 3 is_stmt 1 view .LVU64
 170:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 207              		.loc 1 170 3 view .LVU65
 171:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 208              		.loc 1 171 3 view .LVU66
 209              		.loc 1 171 7 is_stmt 0 view .LVU67
 210 0030 03A9     		add	r1, sp, #12
 211 0032 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 212              	.LVL7:
 213              		.loc 1 171 6 view .LVU68
 214 0036 50B9     		cbnz	r0, .L15
 215              	.L12:
 172:Core/Src/tim.c ****   {
 173:Core/Src/tim.c ****     Error_Handler();
 174:Core/Src/tim.c ****   }
 175:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 216              		.loc 1 175 3 is_stmt 1 view .LVU69
 217              		.loc 1 175 37 is_stmt 0 view .LVU70
 218 0038 0023     		movs	r3, #0
 219 003a 0193     		str	r3, [sp, #4]
 176:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 220              		.loc 1 176 3 is_stmt 1 view .LVU71
 221              		.loc 1 176 33 is_stmt 0 view .LVU72
 222 003c 0293     		str	r3, [sp, #8]
 177:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
ARM GAS  /tmp/cc0oVgPm.s 			page 8


 223              		.loc 1 177 3 is_stmt 1 view .LVU73
 224              		.loc 1 177 7 is_stmt 0 view .LVU74
 225 003e 01A9     		add	r1, sp, #4
 226 0040 0648     		ldr	r0, .L17
 227 0042 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 228              	.LVL8:
 229              		.loc 1 177 6 view .LVU75
 230 0046 28B9     		cbnz	r0, .L16
 231              	.L11:
 178:Core/Src/tim.c ****   {
 179:Core/Src/tim.c ****     Error_Handler();
 180:Core/Src/tim.c ****   }
 181:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 182:Core/Src/tim.c **** 
 183:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 184:Core/Src/tim.c **** 
 185:Core/Src/tim.c **** }
 232              		.loc 1 185 1 view .LVU76
 233 0048 0DB0     		add	sp, sp, #52
 234              	.LCFI6:
 235              		.cfi_remember_state
 236              		.cfi_def_cfa_offset 4
 237              		@ sp needed
 238 004a 5DF804FB 		ldr	pc, [sp], #4
 239              	.L15:
 240              	.LCFI7:
 241              		.cfi_restore_state
 173:Core/Src/tim.c ****   }
 242              		.loc 1 173 5 is_stmt 1 view .LVU77
 243 004e FFF7FEFF 		bl	Error_Handler
 244              	.LVL9:
 245 0052 F1E7     		b	.L12
 246              	.L16:
 179:Core/Src/tim.c ****   }
 247              		.loc 1 179 5 view .LVU78
 248 0054 FFF7FEFF 		bl	Error_Handler
 249              	.LVL10:
 250              		.loc 1 185 1 is_stmt 0 view .LVU79
 251 0058 F6E7     		b	.L11
 252              	.L18:
 253 005a 00BF     		.align	2
 254              	.L17:
 255 005c 00000000 		.word	.LANCHOR1
 256 0060 00040040 		.word	1073742848
 257              		.cfi_endproc
 258              	.LFE70:
 260              		.section	.text.MX_TIM4_Init,"ax",%progbits
 261              		.align	1
 262              		.global	MX_TIM4_Init
 263              		.syntax unified
 264              		.thumb
 265              		.thumb_func
 267              	MX_TIM4_Init:
 268              	.LFB71:
 186:Core/Src/tim.c **** /* TIM4 init function */
 187:Core/Src/tim.c **** void MX_TIM4_Init(void)
 188:Core/Src/tim.c **** {
ARM GAS  /tmp/cc0oVgPm.s 			page 9


 269              		.loc 1 188 1 is_stmt 1 view -0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 24
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 273 0000 00B5     		push	{lr}
 274              	.LCFI8:
 275              		.cfi_def_cfa_offset 4
 276              		.cfi_offset 14, -4
 277 0002 87B0     		sub	sp, sp, #28
 278              	.LCFI9:
 279              		.cfi_def_cfa_offset 32
 189:Core/Src/tim.c **** 
 190:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 191:Core/Src/tim.c **** 
 192:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 280              		.loc 1 194 3 view .LVU81
 281              		.loc 1 194 26 is_stmt 0 view .LVU82
 282 0004 0023     		movs	r3, #0
 283 0006 0293     		str	r3, [sp, #8]
 284 0008 0393     		str	r3, [sp, #12]
 285 000a 0493     		str	r3, [sp, #16]
 286 000c 0593     		str	r3, [sp, #20]
 195:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 287              		.loc 1 195 3 is_stmt 1 view .LVU83
 288              		.loc 1 195 27 is_stmt 0 view .LVU84
 289 000e 0093     		str	r3, [sp]
 290 0010 0193     		str	r3, [sp, #4]
 196:Core/Src/tim.c **** 
 197:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 200:Core/Src/tim.c ****   htim4.Instance = TIM4;
 291              		.loc 1 200 3 is_stmt 1 view .LVU85
 292              		.loc 1 200 18 is_stmt 0 view .LVU86
 293 0012 1948     		ldr	r0, .L27
 294 0014 194A     		ldr	r2, .L27+4
 295 0016 0260     		str	r2, [r0]
 201:Core/Src/tim.c ****   htim4.Init.Prescaler = 63999;
 296              		.loc 1 201 3 is_stmt 1 view .LVU87
 297              		.loc 1 201 24 is_stmt 0 view .LVU88
 298 0018 4FF6FF12 		movw	r2, #63999
 299 001c 4260     		str	r2, [r0, #4]
 202:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 300              		.loc 1 202 3 is_stmt 1 view .LVU89
 301              		.loc 1 202 26 is_stmt 0 view .LVU90
 302 001e 8360     		str	r3, [r0, #8]
 203:Core/Src/tim.c ****   htim4.Init.Period = 2000;
 303              		.loc 1 203 3 is_stmt 1 view .LVU91
 304              		.loc 1 203 21 is_stmt 0 view .LVU92
 305 0020 4FF4FA62 		mov	r2, #2000
 306 0024 C260     		str	r2, [r0, #12]
 204:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 307              		.loc 1 204 3 is_stmt 1 view .LVU93
 308              		.loc 1 204 28 is_stmt 0 view .LVU94
 309 0026 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/cc0oVgPm.s 			page 10


 205:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 310              		.loc 1 205 3 is_stmt 1 view .LVU95
 311              		.loc 1 205 32 is_stmt 0 view .LVU96
 312 0028 8361     		str	r3, [r0, #24]
 206:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 313              		.loc 1 206 3 is_stmt 1 view .LVU97
 314              		.loc 1 206 7 is_stmt 0 view .LVU98
 315 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 316              	.LVL11:
 317              		.loc 1 206 6 view .LVU99
 318 002e C8B9     		cbnz	r0, .L24
 319              	.L20:
 207:Core/Src/tim.c ****   {
 208:Core/Src/tim.c ****     Error_Handler();
 209:Core/Src/tim.c ****   }
 210:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 320              		.loc 1 210 3 is_stmt 1 view .LVU100
 321              		.loc 1 210 34 is_stmt 0 view .LVU101
 322 0030 4FF48053 		mov	r3, #4096
 323 0034 0293     		str	r3, [sp, #8]
 211:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 324              		.loc 1 211 3 is_stmt 1 view .LVU102
 325              		.loc 1 211 7 is_stmt 0 view .LVU103
 326 0036 02A9     		add	r1, sp, #8
 327 0038 0F48     		ldr	r0, .L27
 328 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 329              	.LVL12:
 330              		.loc 1 211 6 view .LVU104
 331 003e A0B9     		cbnz	r0, .L25
 332              	.L21:
 212:Core/Src/tim.c ****   {
 213:Core/Src/tim.c ****     Error_Handler();
 214:Core/Src/tim.c ****   }
 215:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 333              		.loc 1 215 3 is_stmt 1 view .LVU105
 334              		.loc 1 215 37 is_stmt 0 view .LVU106
 335 0040 0023     		movs	r3, #0
 336 0042 0093     		str	r3, [sp]
 216:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 337              		.loc 1 216 3 is_stmt 1 view .LVU107
 338              		.loc 1 216 33 is_stmt 0 view .LVU108
 339 0044 0193     		str	r3, [sp, #4]
 217:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 340              		.loc 1 217 3 is_stmt 1 view .LVU109
 341              		.loc 1 217 7 is_stmt 0 view .LVU110
 342 0046 6946     		mov	r1, sp
 343 0048 0B48     		ldr	r0, .L27
 344 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 345              	.LVL13:
 346              		.loc 1 217 6 view .LVU111
 347 004e 78B9     		cbnz	r0, .L26
 348              	.L22:
 218:Core/Src/tim.c ****   {
 219:Core/Src/tim.c ****     Error_Handler();
 220:Core/Src/tim.c ****   }
 221:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 222:Core/Src/tim.c ****   TIM4->SR &= 0xFFFE;
ARM GAS  /tmp/cc0oVgPm.s 			page 11


 349              		.loc 1 222 3 is_stmt 1 view .LVU112
 350              		.loc 1 222 12 is_stmt 0 view .LVU113
 351 0050 0A4A     		ldr	r2, .L27+4
 352 0052 1369     		ldr	r3, [r2, #16]
 353 0054 23F00103 		bic	r3, r3, #1
 354 0058 1B04     		lsls	r3, r3, #16
 355 005a 1B0C     		lsrs	r3, r3, #16
 356 005c 1361     		str	r3, [r2, #16]
 223:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c **** }
 357              		.loc 1 225 1 view .LVU114
 358 005e 07B0     		add	sp, sp, #28
 359              	.LCFI10:
 360              		.cfi_remember_state
 361              		.cfi_def_cfa_offset 4
 362              		@ sp needed
 363 0060 5DF804FB 		ldr	pc, [sp], #4
 364              	.L24:
 365              	.LCFI11:
 366              		.cfi_restore_state
 208:Core/Src/tim.c ****   }
 367              		.loc 1 208 5 is_stmt 1 view .LVU115
 368 0064 FFF7FEFF 		bl	Error_Handler
 369              	.LVL14:
 370 0068 E2E7     		b	.L20
 371              	.L25:
 213:Core/Src/tim.c ****   }
 372              		.loc 1 213 5 view .LVU116
 373 006a FFF7FEFF 		bl	Error_Handler
 374              	.LVL15:
 375 006e E7E7     		b	.L21
 376              	.L26:
 219:Core/Src/tim.c ****   }
 377              		.loc 1 219 5 view .LVU117
 378 0070 FFF7FEFF 		bl	Error_Handler
 379              	.LVL16:
 380 0074 ECE7     		b	.L22
 381              	.L28:
 382 0076 00BF     		.align	2
 383              	.L27:
 384 0078 00000000 		.word	.LANCHOR2
 385 007c 00080040 		.word	1073743872
 386              		.cfi_endproc
 387              	.LFE71:
 389              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 390              		.align	1
 391              		.global	HAL_TIM_Base_MspInit
 392              		.syntax unified
 393              		.thumb
 394              		.thumb_func
 396              	HAL_TIM_Base_MspInit:
 397              	.LVL17:
 398              	.LFB72:
 226:Core/Src/tim.c **** 
 227:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 228:Core/Src/tim.c **** {
ARM GAS  /tmp/cc0oVgPm.s 			page 12


 399              		.loc 1 228 1 view -0
 400              		.cfi_startproc
 401              		@ args = 0, pretend = 0, frame = 16
 402              		@ frame_needed = 0, uses_anonymous_args = 0
 403              		.loc 1 228 1 is_stmt 0 view .LVU119
 404 0000 00B5     		push	{lr}
 405              	.LCFI12:
 406              		.cfi_def_cfa_offset 4
 407              		.cfi_offset 14, -4
 408 0002 85B0     		sub	sp, sp, #20
 409              	.LCFI13:
 410              		.cfi_def_cfa_offset 24
 229:Core/Src/tim.c **** 
 230:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 411              		.loc 1 230 3 is_stmt 1 view .LVU120
 412              		.loc 1 230 20 is_stmt 0 view .LVU121
 413 0004 0368     		ldr	r3, [r0]
 414              		.loc 1 230 5 view .LVU122
 415 0006 1F4A     		ldr	r2, .L37
 416 0008 9342     		cmp	r3, r2
 417 000a 08D0     		beq	.L34
 231:Core/Src/tim.c ****   {
 232:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 233:Core/Src/tim.c **** 
 234:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 235:Core/Src/tim.c ****     /* TIM1 clock enable */
 236:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 237:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 240:Core/Src/tim.c ****   }
 241:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 418              		.loc 1 241 8 is_stmt 1 view .LVU123
 419              		.loc 1 241 10 is_stmt 0 view .LVU124
 420 000c B3F1804F 		cmp	r3, #1073741824
 421 0010 10D0     		beq	.L35
 242:Core/Src/tim.c ****   {
 243:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 244:Core/Src/tim.c **** 
 245:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 246:Core/Src/tim.c ****     /* TIM2 clock enable */
 247:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 248:Core/Src/tim.c **** 
 249:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 250:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 251:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 252:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 253:Core/Src/tim.c **** 
 254:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 255:Core/Src/tim.c ****   }
 256:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 422              		.loc 1 256 8 is_stmt 1 view .LVU125
 423              		.loc 1 256 10 is_stmt 0 view .LVU126
 424 0012 1D4A     		ldr	r2, .L37+4
 425 0014 9342     		cmp	r3, r2
 426 0016 21D0     		beq	.L36
 427              	.LVL18:
ARM GAS  /tmp/cc0oVgPm.s 			page 13


 428              	.L29:
 257:Core/Src/tim.c ****   {
 258:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 259:Core/Src/tim.c **** 
 260:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 261:Core/Src/tim.c ****     /* TIM4 clock enable */
 262:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 263:Core/Src/tim.c **** 
 264:Core/Src/tim.c ****     /* TIM4 interrupt Init */
 265:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 3, 0);
 266:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 267:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 268:Core/Src/tim.c **** 
 269:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 270:Core/Src/tim.c ****   }
 271:Core/Src/tim.c **** }
 429              		.loc 1 271 1 view .LVU127
 430 0018 05B0     		add	sp, sp, #20
 431              	.LCFI14:
 432              		.cfi_remember_state
 433              		.cfi_def_cfa_offset 4
 434              		@ sp needed
 435 001a 5DF804FB 		ldr	pc, [sp], #4
 436              	.LVL19:
 437              	.L34:
 438              	.LCFI15:
 439              		.cfi_restore_state
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 440              		.loc 1 236 5 is_stmt 1 view .LVU128
 441              	.LBB2:
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 442              		.loc 1 236 5 view .LVU129
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 443              		.loc 1 236 5 view .LVU130
 444 001e 1B4B     		ldr	r3, .L37+8
 445 0020 9A69     		ldr	r2, [r3, #24]
 446 0022 42F40062 		orr	r2, r2, #2048
 447 0026 9A61     		str	r2, [r3, #24]
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 448              		.loc 1 236 5 view .LVU131
 449 0028 9B69     		ldr	r3, [r3, #24]
 450 002a 03F40063 		and	r3, r3, #2048
 451 002e 0193     		str	r3, [sp, #4]
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 452              		.loc 1 236 5 view .LVU132
 453 0030 019B     		ldr	r3, [sp, #4]
 454              	.LBE2:
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 455              		.loc 1 236 5 view .LVU133
 456 0032 F1E7     		b	.L29
 457              	.L35:
 247:Core/Src/tim.c **** 
 458              		.loc 1 247 5 view .LVU134
 459              	.LBB3:
 247:Core/Src/tim.c **** 
 460              		.loc 1 247 5 view .LVU135
 247:Core/Src/tim.c **** 
ARM GAS  /tmp/cc0oVgPm.s 			page 14


 461              		.loc 1 247 5 view .LVU136
 462 0034 03F50433 		add	r3, r3, #135168
 463 0038 DA69     		ldr	r2, [r3, #28]
 464 003a 42F00102 		orr	r2, r2, #1
 465 003e DA61     		str	r2, [r3, #28]
 247:Core/Src/tim.c **** 
 466              		.loc 1 247 5 view .LVU137
 467 0040 DB69     		ldr	r3, [r3, #28]
 468 0042 03F00103 		and	r3, r3, #1
 469 0046 0293     		str	r3, [sp, #8]
 247:Core/Src/tim.c **** 
 470              		.loc 1 247 5 view .LVU138
 471 0048 029B     		ldr	r3, [sp, #8]
 472              	.LBE3:
 247:Core/Src/tim.c **** 
 473              		.loc 1 247 5 view .LVU139
 250:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 474              		.loc 1 250 5 view .LVU140
 475 004a 0022     		movs	r2, #0
 476 004c 0321     		movs	r1, #3
 477 004e 1C20     		movs	r0, #28
 478              	.LVL20:
 250:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 479              		.loc 1 250 5 is_stmt 0 view .LVU141
 480 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 481              	.LVL21:
 251:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 482              		.loc 1 251 5 is_stmt 1 view .LVU142
 483 0054 1C20     		movs	r0, #28
 484 0056 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 485              	.LVL22:
 486 005a DDE7     		b	.L29
 487              	.LVL23:
 488              	.L36:
 262:Core/Src/tim.c **** 
 489              		.loc 1 262 5 view .LVU143
 490              	.LBB4:
 262:Core/Src/tim.c **** 
 491              		.loc 1 262 5 view .LVU144
 262:Core/Src/tim.c **** 
 492              		.loc 1 262 5 view .LVU145
 493 005c 0B4B     		ldr	r3, .L37+8
 494 005e DA69     		ldr	r2, [r3, #28]
 495 0060 42F00402 		orr	r2, r2, #4
 496 0064 DA61     		str	r2, [r3, #28]
 262:Core/Src/tim.c **** 
 497              		.loc 1 262 5 view .LVU146
 498 0066 DB69     		ldr	r3, [r3, #28]
 499 0068 03F00403 		and	r3, r3, #4
 500 006c 0393     		str	r3, [sp, #12]
 262:Core/Src/tim.c **** 
 501              		.loc 1 262 5 view .LVU147
 502 006e 039B     		ldr	r3, [sp, #12]
 503              	.LBE4:
 262:Core/Src/tim.c **** 
 504              		.loc 1 262 5 view .LVU148
 265:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
ARM GAS  /tmp/cc0oVgPm.s 			page 15


 505              		.loc 1 265 5 view .LVU149
 506 0070 0022     		movs	r2, #0
 507 0072 0321     		movs	r1, #3
 508 0074 1E20     		movs	r0, #30
 509              	.LVL24:
 265:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 510              		.loc 1 265 5 is_stmt 0 view .LVU150
 511 0076 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 512              	.LVL25:
 266:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 513              		.loc 1 266 5 is_stmt 1 view .LVU151
 514 007a 1E20     		movs	r0, #30
 515 007c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 516              	.LVL26:
 517              		.loc 1 271 1 is_stmt 0 view .LVU152
 518 0080 CAE7     		b	.L29
 519              	.L38:
 520 0082 00BF     		.align	2
 521              	.L37:
 522 0084 002C0140 		.word	1073818624
 523 0088 00080040 		.word	1073743872
 524 008c 00100240 		.word	1073876992
 525              		.cfi_endproc
 526              	.LFE72:
 528              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 529              		.align	1
 530              		.global	HAL_TIM_Encoder_MspInit
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 535              	HAL_TIM_Encoder_MspInit:
 536              	.LVL27:
 537              	.LFB73:
 272:Core/Src/tim.c **** 
 273:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 274:Core/Src/tim.c **** {
 538              		.loc 1 274 1 is_stmt 1 view -0
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 24
 541              		@ frame_needed = 0, uses_anonymous_args = 0
 542              		.loc 1 274 1 is_stmt 0 view .LVU154
 543 0000 00B5     		push	{lr}
 544              	.LCFI16:
 545              		.cfi_def_cfa_offset 4
 546              		.cfi_offset 14, -4
 547 0002 87B0     		sub	sp, sp, #28
 548              	.LCFI17:
 549              		.cfi_def_cfa_offset 32
 275:Core/Src/tim.c **** 
 276:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 550              		.loc 1 276 3 is_stmt 1 view .LVU155
 551              		.loc 1 276 20 is_stmt 0 view .LVU156
 552 0004 0023     		movs	r3, #0
 553 0006 0293     		str	r3, [sp, #8]
 554 0008 0393     		str	r3, [sp, #12]
 555 000a 0493     		str	r3, [sp, #16]
 556 000c 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/cc0oVgPm.s 			page 16


 277:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 557              		.loc 1 277 3 is_stmt 1 view .LVU157
 558              		.loc 1 277 23 is_stmt 0 view .LVU158
 559 000e 0268     		ldr	r2, [r0]
 560              		.loc 1 277 5 view .LVU159
 561 0010 144B     		ldr	r3, .L43
 562 0012 9A42     		cmp	r2, r3
 563 0014 02D0     		beq	.L42
 564              	.LVL28:
 565              	.L39:
 278:Core/Src/tim.c ****   {
 279:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 280:Core/Src/tim.c **** 
 281:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 282:Core/Src/tim.c ****     /* TIM3 clock enable */
 283:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 284:Core/Src/tim.c **** 
 285:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 286:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 287:Core/Src/tim.c ****     PB4     ------> TIM3_CH1
 288:Core/Src/tim.c ****     PB5     ------> TIM3_CH2
 289:Core/Src/tim.c ****     */
 290:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 291:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 292:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 293:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c ****     __HAL_AFIO_REMAP_TIM3_PARTIAL();
 296:Core/Src/tim.c **** 
 297:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 298:Core/Src/tim.c **** 
 299:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 300:Core/Src/tim.c ****   }
 301:Core/Src/tim.c **** }
 566              		.loc 1 301 1 view .LVU160
 567 0016 07B0     		add	sp, sp, #28
 568              	.LCFI18:
 569              		.cfi_remember_state
 570              		.cfi_def_cfa_offset 4
 571              		@ sp needed
 572 0018 5DF804FB 		ldr	pc, [sp], #4
 573              	.LVL29:
 574              	.L42:
 575              	.LCFI19:
 576              		.cfi_restore_state
 283:Core/Src/tim.c **** 
 577              		.loc 1 283 5 is_stmt 1 view .LVU161
 578              	.LBB5:
 283:Core/Src/tim.c **** 
 579              		.loc 1 283 5 view .LVU162
 283:Core/Src/tim.c **** 
 580              		.loc 1 283 5 view .LVU163
 581 001c 03F50333 		add	r3, r3, #134144
 582 0020 DA69     		ldr	r2, [r3, #28]
 583 0022 42F00202 		orr	r2, r2, #2
 584 0026 DA61     		str	r2, [r3, #28]
 283:Core/Src/tim.c **** 
ARM GAS  /tmp/cc0oVgPm.s 			page 17


 585              		.loc 1 283 5 view .LVU164
 586 0028 DA69     		ldr	r2, [r3, #28]
 587 002a 02F00202 		and	r2, r2, #2
 588 002e 0092     		str	r2, [sp]
 283:Core/Src/tim.c **** 
 589              		.loc 1 283 5 view .LVU165
 590 0030 009A     		ldr	r2, [sp]
 591              	.LBE5:
 283:Core/Src/tim.c **** 
 592              		.loc 1 283 5 view .LVU166
 285:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 593              		.loc 1 285 5 view .LVU167
 594              	.LBB6:
 285:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 595              		.loc 1 285 5 view .LVU168
 285:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 596              		.loc 1 285 5 view .LVU169
 597 0032 9A69     		ldr	r2, [r3, #24]
 598 0034 42F00802 		orr	r2, r2, #8
 599 0038 9A61     		str	r2, [r3, #24]
 285:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 600              		.loc 1 285 5 view .LVU170
 601 003a 9B69     		ldr	r3, [r3, #24]
 602 003c 03F00803 		and	r3, r3, #8
 603 0040 0193     		str	r3, [sp, #4]
 285:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 604              		.loc 1 285 5 view .LVU171
 605 0042 019B     		ldr	r3, [sp, #4]
 606              	.LBE6:
 285:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 607              		.loc 1 285 5 view .LVU172
 290:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 608              		.loc 1 290 5 view .LVU173
 290:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 609              		.loc 1 290 25 is_stmt 0 view .LVU174
 610 0044 3023     		movs	r3, #48
 611 0046 0293     		str	r3, [sp, #8]
 291:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 612              		.loc 1 291 5 is_stmt 1 view .LVU175
 292:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 613              		.loc 1 292 5 view .LVU176
 293:Core/Src/tim.c **** 
 614              		.loc 1 293 5 view .LVU177
 615 0048 02A9     		add	r1, sp, #8
 616 004a 0748     		ldr	r0, .L43+4
 617              	.LVL30:
 293:Core/Src/tim.c **** 
 618              		.loc 1 293 5 is_stmt 0 view .LVU178
 619 004c FFF7FEFF 		bl	HAL_GPIO_Init
 620              	.LVL31:
 295:Core/Src/tim.c **** 
 621              		.loc 1 295 5 is_stmt 1 view .LVU179
 622              	.LBB7:
 295:Core/Src/tim.c **** 
 623              		.loc 1 295 5 view .LVU180
 624 0050 064A     		ldr	r2, .L43+8
 625 0052 5368     		ldr	r3, [r2, #4]
ARM GAS  /tmp/cc0oVgPm.s 			page 18


 626              	.LVL32:
 295:Core/Src/tim.c **** 
 627              		.loc 1 295 5 view .LVU181
 628 0054 23F44063 		bic	r3, r3, #3072
 629              	.LVL33:
 295:Core/Src/tim.c **** 
 630              		.loc 1 295 5 view .LVU182
 295:Core/Src/tim.c **** 
 631              		.loc 1 295 5 view .LVU183
 632 0058 43F0E063 		orr	r3, r3, #117440512
 633              	.LVL34:
 295:Core/Src/tim.c **** 
 634              		.loc 1 295 5 is_stmt 0 view .LVU184
 635 005c 43F40063 		orr	r3, r3, #2048
 636              	.LVL35:
 295:Core/Src/tim.c **** 
 637              		.loc 1 295 5 is_stmt 1 view .LVU185
 638 0060 5360     		str	r3, [r2, #4]
 639              	.LBE7:
 295:Core/Src/tim.c **** 
 640              		.loc 1 295 5 view .LVU186
 641              		.loc 1 301 1 is_stmt 0 view .LVU187
 642 0062 D8E7     		b	.L39
 643              	.L44:
 644              		.align	2
 645              	.L43:
 646 0064 00040040 		.word	1073742848
 647 0068 000C0140 		.word	1073810432
 648 006c 00000140 		.word	1073807360
 649              		.cfi_endproc
 650              	.LFE73:
 652              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 653              		.align	1
 654              		.global	HAL_TIM_MspPostInit
 655              		.syntax unified
 656              		.thumb
 657              		.thumb_func
 659              	HAL_TIM_MspPostInit:
 660              	.LVL36:
 661              	.LFB74:
 302:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 303:Core/Src/tim.c **** {
 662              		.loc 1 303 1 is_stmt 1 view -0
 663              		.cfi_startproc
 664              		@ args = 0, pretend = 0, frame = 24
 665              		@ frame_needed = 0, uses_anonymous_args = 0
 666              		.loc 1 303 1 is_stmt 0 view .LVU189
 667 0000 00B5     		push	{lr}
 668              	.LCFI20:
 669              		.cfi_def_cfa_offset 4
 670              		.cfi_offset 14, -4
 671 0002 87B0     		sub	sp, sp, #28
 672              	.LCFI21:
 673              		.cfi_def_cfa_offset 32
 304:Core/Src/tim.c **** 
 305:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 674              		.loc 1 305 3 is_stmt 1 view .LVU190
ARM GAS  /tmp/cc0oVgPm.s 			page 19


 675              		.loc 1 305 20 is_stmt 0 view .LVU191
 676 0004 0023     		movs	r3, #0
 677 0006 0293     		str	r3, [sp, #8]
 678 0008 0393     		str	r3, [sp, #12]
 679 000a 0493     		str	r3, [sp, #16]
 680 000c 0593     		str	r3, [sp, #20]
 306:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 681              		.loc 1 306 3 is_stmt 1 view .LVU192
 682              		.loc 1 306 15 is_stmt 0 view .LVU193
 683 000e 0268     		ldr	r2, [r0]
 684              		.loc 1 306 5 view .LVU194
 685 0010 114B     		ldr	r3, .L49
 686 0012 9A42     		cmp	r2, r3
 687 0014 02D0     		beq	.L48
 688              	.LVL37:
 689              	.L45:
 307:Core/Src/tim.c ****   {
 308:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 309:Core/Src/tim.c **** 
 310:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 311:Core/Src/tim.c **** 
 312:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 313:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 314:Core/Src/tim.c ****     PB1     ------> TIM1_CH3N
 315:Core/Src/tim.c ****     */
 316:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 317:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 318:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 319:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 320:Core/Src/tim.c **** 
 321:Core/Src/tim.c ****     __HAL_AFIO_REMAP_TIM1_PARTIAL();
 322:Core/Src/tim.c **** 
 323:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 324:Core/Src/tim.c **** 
 325:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 326:Core/Src/tim.c ****   }
 327:Core/Src/tim.c **** 
 328:Core/Src/tim.c **** }
 690              		.loc 1 328 1 view .LVU195
 691 0016 07B0     		add	sp, sp, #28
 692              	.LCFI22:
 693              		.cfi_remember_state
 694              		.cfi_def_cfa_offset 4
 695              		@ sp needed
 696 0018 5DF804FB 		ldr	pc, [sp], #4
 697              	.LVL38:
 698              	.L48:
 699              	.LCFI23:
 700              		.cfi_restore_state
 312:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 701              		.loc 1 312 5 is_stmt 1 view .LVU196
 702              	.LBB8:
 312:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 703              		.loc 1 312 5 view .LVU197
 312:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 704              		.loc 1 312 5 view .LVU198
 705 001c 03F56443 		add	r3, r3, #58368
ARM GAS  /tmp/cc0oVgPm.s 			page 20


 706 0020 9A69     		ldr	r2, [r3, #24]
 707 0022 42F00802 		orr	r2, r2, #8
 708 0026 9A61     		str	r2, [r3, #24]
 312:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 709              		.loc 1 312 5 view .LVU199
 710 0028 9B69     		ldr	r3, [r3, #24]
 711 002a 03F00803 		and	r3, r3, #8
 712 002e 0193     		str	r3, [sp, #4]
 312:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 713              		.loc 1 312 5 view .LVU200
 714 0030 019B     		ldr	r3, [sp, #4]
 715              	.LBE8:
 312:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 716              		.loc 1 312 5 view .LVU201
 316:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 717              		.loc 1 316 5 view .LVU202
 316:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 718              		.loc 1 316 25 is_stmt 0 view .LVU203
 719 0032 0223     		movs	r3, #2
 720 0034 0293     		str	r3, [sp, #8]
 317:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 721              		.loc 1 317 5 is_stmt 1 view .LVU204
 317:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 722              		.loc 1 317 26 is_stmt 0 view .LVU205
 723 0036 0393     		str	r3, [sp, #12]
 318:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 724              		.loc 1 318 5 is_stmt 1 view .LVU206
 318:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 725              		.loc 1 318 27 is_stmt 0 view .LVU207
 726 0038 0593     		str	r3, [sp, #20]
 319:Core/Src/tim.c **** 
 727              		.loc 1 319 5 is_stmt 1 view .LVU208
 728 003a 02A9     		add	r1, sp, #8
 729 003c 0748     		ldr	r0, .L49+4
 730              	.LVL39:
 319:Core/Src/tim.c **** 
 731              		.loc 1 319 5 is_stmt 0 view .LVU209
 732 003e FFF7FEFF 		bl	HAL_GPIO_Init
 733              	.LVL40:
 321:Core/Src/tim.c **** 
 734              		.loc 1 321 5 is_stmt 1 view .LVU210
 735              	.LBB9:
 321:Core/Src/tim.c **** 
 736              		.loc 1 321 5 view .LVU211
 737 0042 074A     		ldr	r2, .L49+8
 738 0044 5368     		ldr	r3, [r2, #4]
 739              	.LVL41:
 321:Core/Src/tim.c **** 
 740              		.loc 1 321 5 view .LVU212
 741 0046 23F0C003 		bic	r3, r3, #192
 742              	.LVL42:
 321:Core/Src/tim.c **** 
 743              		.loc 1 321 5 view .LVU213
 321:Core/Src/tim.c **** 
 744              		.loc 1 321 5 view .LVU214
 745 004a 43F0E063 		orr	r3, r3, #117440512
 746              	.LVL43:
ARM GAS  /tmp/cc0oVgPm.s 			page 21


 321:Core/Src/tim.c **** 
 747              		.loc 1 321 5 is_stmt 0 view .LVU215
 748 004e 43F04003 		orr	r3, r3, #64
 749              	.LVL44:
 321:Core/Src/tim.c **** 
 750              		.loc 1 321 5 is_stmt 1 view .LVU216
 751 0052 5360     		str	r3, [r2, #4]
 752              	.LBE9:
 321:Core/Src/tim.c **** 
 753              		.loc 1 321 5 view .LVU217
 754              		.loc 1 328 1 is_stmt 0 view .LVU218
 755 0054 DFE7     		b	.L45
 756              	.L50:
 757 0056 00BF     		.align	2
 758              	.L49:
 759 0058 002C0140 		.word	1073818624
 760 005c 000C0140 		.word	1073810432
 761 0060 00000140 		.word	1073807360
 762              		.cfi_endproc
 763              	.LFE74:
 765              		.section	.text.MX_TIM1_Init,"ax",%progbits
 766              		.align	1
 767              		.global	MX_TIM1_Init
 768              		.syntax unified
 769              		.thumb
 770              		.thumb_func
 772              	MX_TIM1_Init:
 773              	.LFB68:
  34:Core/Src/tim.c **** 
 774              		.loc 1 34 1 is_stmt 1 view -0
 775              		.cfi_startproc
 776              		@ args = 0, pretend = 0, frame = 88
 777              		@ frame_needed = 0, uses_anonymous_args = 0
 778 0000 10B5     		push	{r4, lr}
 779              	.LCFI24:
 780              		.cfi_def_cfa_offset 8
 781              		.cfi_offset 4, -8
 782              		.cfi_offset 14, -4
 783 0002 96B0     		sub	sp, sp, #88
 784              	.LCFI25:
 785              		.cfi_def_cfa_offset 96
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 786              		.loc 1 40 3 view .LVU220
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 787              		.loc 1 40 26 is_stmt 0 view .LVU221
 788 0004 0024     		movs	r4, #0
 789 0006 1294     		str	r4, [sp, #72]
 790 0008 1394     		str	r4, [sp, #76]
 791 000a 1494     		str	r4, [sp, #80]
 792 000c 1594     		str	r4, [sp, #84]
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 793              		.loc 1 41 3 is_stmt 1 view .LVU222
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 794              		.loc 1 41 27 is_stmt 0 view .LVU223
 795 000e 1094     		str	r4, [sp, #64]
 796 0010 1194     		str	r4, [sp, #68]
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
ARM GAS  /tmp/cc0oVgPm.s 			page 22


 797              		.loc 1 42 3 is_stmt 1 view .LVU224
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 798              		.loc 1 42 22 is_stmt 0 view .LVU225
 799 0012 0994     		str	r4, [sp, #36]
 800 0014 0A94     		str	r4, [sp, #40]
 801 0016 0B94     		str	r4, [sp, #44]
 802 0018 0C94     		str	r4, [sp, #48]
 803 001a 0D94     		str	r4, [sp, #52]
 804 001c 0E94     		str	r4, [sp, #56]
 805 001e 0F94     		str	r4, [sp, #60]
  43:Core/Src/tim.c **** 
 806              		.loc 1 43 3 is_stmt 1 view .LVU226
  43:Core/Src/tim.c **** 
 807              		.loc 1 43 34 is_stmt 0 view .LVU227
 808 0020 2022     		movs	r2, #32
 809 0022 2146     		mov	r1, r4
 810 0024 01A8     		add	r0, sp, #4
 811 0026 FFF7FEFF 		bl	memset
 812              	.LVL45:
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 813              		.loc 1 48 3 is_stmt 1 view .LVU228
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 814              		.loc 1 48 18 is_stmt 0 view .LVU229
 815 002a 2E48     		ldr	r0, .L65
 816 002c 2E4B     		ldr	r3, .L65+4
 817 002e 0360     		str	r3, [r0]
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 818              		.loc 1 49 3 is_stmt 1 view .LVU230
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 819              		.loc 1 49 24 is_stmt 0 view .LVU231
 820 0030 4460     		str	r4, [r0, #4]
  50:Core/Src/tim.c ****   htim1.Init.Period = 15999;
 821              		.loc 1 50 3 is_stmt 1 view .LVU232
  50:Core/Src/tim.c ****   htim1.Init.Period = 15999;
 822              		.loc 1 50 26 is_stmt 0 view .LVU233
 823 0032 8460     		str	r4, [r0, #8]
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 824              		.loc 1 51 3 is_stmt 1 view .LVU234
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 825              		.loc 1 51 21 is_stmt 0 view .LVU235
 826 0034 43F67F63 		movw	r3, #15999
 827 0038 C360     		str	r3, [r0, #12]
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 828              		.loc 1 52 3 is_stmt 1 view .LVU236
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 829              		.loc 1 52 28 is_stmt 0 view .LVU237
 830 003a 0461     		str	r4, [r0, #16]
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 831              		.loc 1 53 3 is_stmt 1 view .LVU238
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 832              		.loc 1 53 32 is_stmt 0 view .LVU239
 833 003c 4461     		str	r4, [r0, #20]
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 834              		.loc 1 54 3 is_stmt 1 view .LVU240
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 835              		.loc 1 54 32 is_stmt 0 view .LVU241
 836 003e 8461     		str	r4, [r0, #24]
ARM GAS  /tmp/cc0oVgPm.s 			page 23


  55:Core/Src/tim.c ****   {
 837              		.loc 1 55 3 is_stmt 1 view .LVU242
  55:Core/Src/tim.c ****   {
 838              		.loc 1 55 7 is_stmt 0 view .LVU243
 839 0040 FFF7FEFF 		bl	HAL_TIM_Base_Init
 840              	.LVL46:
  55:Core/Src/tim.c ****   {
 841              		.loc 1 55 6 view .LVU244
 842 0044 0028     		cmp	r0, #0
 843 0046 3BD1     		bne	.L59
 844              	.L52:
  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 845              		.loc 1 59 3 is_stmt 1 view .LVU245
  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 846              		.loc 1 59 34 is_stmt 0 view .LVU246
 847 0048 4FF48053 		mov	r3, #4096
 848 004c 1293     		str	r3, [sp, #72]
  60:Core/Src/tim.c ****   {
 849              		.loc 1 60 3 is_stmt 1 view .LVU247
  60:Core/Src/tim.c ****   {
 850              		.loc 1 60 7 is_stmt 0 view .LVU248
 851 004e 12A9     		add	r1, sp, #72
 852 0050 2448     		ldr	r0, .L65
 853 0052 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 854              	.LVL47:
  60:Core/Src/tim.c ****   {
 855              		.loc 1 60 6 view .LVU249
 856 0056 0028     		cmp	r0, #0
 857 0058 35D1     		bne	.L60
 858              	.L53:
  64:Core/Src/tim.c ****   {
 859              		.loc 1 64 3 is_stmt 1 view .LVU250
  64:Core/Src/tim.c ****   {
 860              		.loc 1 64 7 is_stmt 0 view .LVU251
 861 005a 2248     		ldr	r0, .L65
 862 005c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 863              	.LVL48:
  64:Core/Src/tim.c ****   {
 864              		.loc 1 64 6 view .LVU252
 865 0060 0028     		cmp	r0, #0
 866 0062 33D1     		bne	.L61
 867              	.L54:
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 868              		.loc 1 68 3 is_stmt 1 view .LVU253
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 869              		.loc 1 68 37 is_stmt 0 view .LVU254
 870 0064 0023     		movs	r3, #0
 871 0066 1093     		str	r3, [sp, #64]
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 872              		.loc 1 69 3 is_stmt 1 view .LVU255
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 873              		.loc 1 69 33 is_stmt 0 view .LVU256
 874 0068 1193     		str	r3, [sp, #68]
  70:Core/Src/tim.c ****   {
 875              		.loc 1 70 3 is_stmt 1 view .LVU257
  70:Core/Src/tim.c ****   {
 876              		.loc 1 70 7 is_stmt 0 view .LVU258
ARM GAS  /tmp/cc0oVgPm.s 			page 24


 877 006a 10A9     		add	r1, sp, #64
 878 006c 1D48     		ldr	r0, .L65
 879 006e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 880              	.LVL49:
  70:Core/Src/tim.c ****   {
 881              		.loc 1 70 6 view .LVU259
 882 0072 0028     		cmp	r0, #0
 883 0074 2DD1     		bne	.L62
 884              	.L55:
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 885              		.loc 1 74 3 is_stmt 1 view .LVU260
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 886              		.loc 1 74 20 is_stmt 0 view .LVU261
 887 0076 6023     		movs	r3, #96
 888 0078 0993     		str	r3, [sp, #36]
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 889              		.loc 1 75 3 is_stmt 1 view .LVU262
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 890              		.loc 1 75 19 is_stmt 0 view .LVU263
 891 007a 0023     		movs	r3, #0
 892 007c 0A93     		str	r3, [sp, #40]
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 893              		.loc 1 76 3 is_stmt 1 view .LVU264
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 894              		.loc 1 76 24 is_stmt 0 view .LVU265
 895 007e 0B93     		str	r3, [sp, #44]
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 896              		.loc 1 77 3 is_stmt 1 view .LVU266
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 897              		.loc 1 77 25 is_stmt 0 view .LVU267
 898 0080 0C93     		str	r3, [sp, #48]
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 899              		.loc 1 78 3 is_stmt 1 view .LVU268
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 900              		.loc 1 78 24 is_stmt 0 view .LVU269
 901 0082 0D93     		str	r3, [sp, #52]
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 902              		.loc 1 79 3 is_stmt 1 view .LVU270
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 903              		.loc 1 79 25 is_stmt 0 view .LVU271
 904 0084 0E93     		str	r3, [sp, #56]
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 905              		.loc 1 80 3 is_stmt 1 view .LVU272
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 906              		.loc 1 80 26 is_stmt 0 view .LVU273
 907 0086 0F93     		str	r3, [sp, #60]
  81:Core/Src/tim.c ****   {
 908              		.loc 1 81 3 is_stmt 1 view .LVU274
  81:Core/Src/tim.c ****   {
 909              		.loc 1 81 7 is_stmt 0 view .LVU275
 910 0088 0822     		movs	r2, #8
 911 008a 09A9     		add	r1, sp, #36
 912 008c 1548     		ldr	r0, .L65
 913 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 914              	.LVL50:
  81:Core/Src/tim.c ****   {
 915              		.loc 1 81 6 view .LVU276
ARM GAS  /tmp/cc0oVgPm.s 			page 25


 916 0092 08BB     		cbnz	r0, .L63
 917              	.L56:
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 918              		.loc 1 85 3 is_stmt 1 view .LVU277
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 919              		.loc 1 85 40 is_stmt 0 view .LVU278
 920 0094 0023     		movs	r3, #0
 921 0096 0193     		str	r3, [sp, #4]
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 922              		.loc 1 86 3 is_stmt 1 view .LVU279
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 923              		.loc 1 86 41 is_stmt 0 view .LVU280
 924 0098 0293     		str	r3, [sp, #8]
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 925              		.loc 1 87 3 is_stmt 1 view .LVU281
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 926              		.loc 1 87 34 is_stmt 0 view .LVU282
 927 009a 0393     		str	r3, [sp, #12]
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 928              		.loc 1 88 3 is_stmt 1 view .LVU283
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 929              		.loc 1 88 33 is_stmt 0 view .LVU284
 930 009c 0493     		str	r3, [sp, #16]
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 931              		.loc 1 89 3 is_stmt 1 view .LVU285
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 932              		.loc 1 89 35 is_stmt 0 view .LVU286
 933 009e 0593     		str	r3, [sp, #20]
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 934              		.loc 1 90 3 is_stmt 1 view .LVU287
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 935              		.loc 1 90 38 is_stmt 0 view .LVU288
 936 00a0 0693     		str	r3, [sp, #24]
  91:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 937              		.loc 1 91 3 is_stmt 1 view .LVU289
  91:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 938              		.loc 1 91 40 is_stmt 0 view .LVU290
 939 00a2 0893     		str	r3, [sp, #32]
  92:Core/Src/tim.c ****   {
 940              		.loc 1 92 3 is_stmt 1 view .LVU291
  92:Core/Src/tim.c ****   {
 941              		.loc 1 92 7 is_stmt 0 view .LVU292
 942 00a4 01A9     		add	r1, sp, #4
 943 00a6 0F48     		ldr	r0, .L65
 944 00a8 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 945              	.LVL51:
  92:Core/Src/tim.c ****   {
 946              		.loc 1 92 6 view .LVU293
 947 00ac B8B9     		cbnz	r0, .L64
 948              	.L57:
  97:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 949              		.loc 1 97 3 is_stmt 1 view .LVU294
  97:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 950              		.loc 1 97 14 is_stmt 0 view .LVU295
 951 00ae 0E4B     		ldr	r3, .L65+4
 952 00b0 4FF4FA52 		mov	r2, #8000
 953 00b4 DA63     		str	r2, [r3, #60]
ARM GAS  /tmp/cc0oVgPm.s 			page 26


  99:Core/Src/tim.c **** 
 954              		.loc 1 99 3 is_stmt 1 view .LVU296
 955 00b6 0B48     		ldr	r0, .L65
 956 00b8 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 957              	.LVL52:
 101:Core/Src/tim.c **** /* TIM2 init function */
 958              		.loc 1 101 1 is_stmt 0 view .LVU297
 959 00bc 16B0     		add	sp, sp, #88
 960              	.LCFI26:
 961              		.cfi_remember_state
 962              		.cfi_def_cfa_offset 8
 963              		@ sp needed
 964 00be 10BD     		pop	{r4, pc}
 965              	.L59:
 966              	.LCFI27:
 967              		.cfi_restore_state
  57:Core/Src/tim.c ****   }
 968              		.loc 1 57 5 is_stmt 1 view .LVU298
 969 00c0 FFF7FEFF 		bl	Error_Handler
 970              	.LVL53:
 971 00c4 C0E7     		b	.L52
 972              	.L60:
  62:Core/Src/tim.c ****   }
 973              		.loc 1 62 5 view .LVU299
 974 00c6 FFF7FEFF 		bl	Error_Handler
 975              	.LVL54:
 976 00ca C6E7     		b	.L53
 977              	.L61:
  66:Core/Src/tim.c ****   }
 978              		.loc 1 66 5 view .LVU300
 979 00cc FFF7FEFF 		bl	Error_Handler
 980              	.LVL55:
 981 00d0 C8E7     		b	.L54
 982              	.L62:
  72:Core/Src/tim.c ****   }
 983              		.loc 1 72 5 view .LVU301
 984 00d2 FFF7FEFF 		bl	Error_Handler
 985              	.LVL56:
 986 00d6 CEE7     		b	.L55
 987              	.L63:
  83:Core/Src/tim.c ****   }
 988              		.loc 1 83 5 view .LVU302
 989 00d8 FFF7FEFF 		bl	Error_Handler
 990              	.LVL57:
 991 00dc DAE7     		b	.L56
 992              	.L64:
  94:Core/Src/tim.c ****   }
 993              		.loc 1 94 5 view .LVU303
 994 00de FFF7FEFF 		bl	Error_Handler
 995              	.LVL58:
 996 00e2 E4E7     		b	.L57
 997              	.L66:
 998              		.align	2
 999              	.L65:
 1000 00e4 00000000 		.word	.LANCHOR3
 1001 00e8 002C0140 		.word	1073818624
 1002              		.cfi_endproc
ARM GAS  /tmp/cc0oVgPm.s 			page 27


 1003              	.LFE68:
 1005              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1006              		.align	1
 1007              		.global	HAL_TIM_Base_MspDeInit
 1008              		.syntax unified
 1009              		.thumb
 1010              		.thumb_func
 1012              	HAL_TIM_Base_MspDeInit:
 1013              	.LVL59:
 1014              	.LFB75:
 329:Core/Src/tim.c **** 
 330:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 331:Core/Src/tim.c **** {
 1015              		.loc 1 331 1 view -0
 1016              		.cfi_startproc
 1017              		@ args = 0, pretend = 0, frame = 0
 1018              		@ frame_needed = 0, uses_anonymous_args = 0
 1019              		.loc 1 331 1 is_stmt 0 view .LVU305
 1020 0000 08B5     		push	{r3, lr}
 1021              	.LCFI28:
 1022              		.cfi_def_cfa_offset 8
 1023              		.cfi_offset 3, -8
 1024              		.cfi_offset 14, -4
 332:Core/Src/tim.c **** 
 333:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 1025              		.loc 1 333 3 is_stmt 1 view .LVU306
 1026              		.loc 1 333 20 is_stmt 0 view .LVU307
 1027 0002 0368     		ldr	r3, [r0]
 1028              		.loc 1 333 5 view .LVU308
 1029 0004 114A     		ldr	r2, .L75
 1030 0006 9342     		cmp	r3, r2
 1031 0008 06D0     		beq	.L72
 334:Core/Src/tim.c ****   {
 335:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 336:Core/Src/tim.c **** 
 337:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 338:Core/Src/tim.c ****     /* Peripheral clock disable */
 339:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 340:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 341:Core/Src/tim.c **** 
 342:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 343:Core/Src/tim.c ****   }
 344:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 1032              		.loc 1 344 8 is_stmt 1 view .LVU309
 1033              		.loc 1 344 10 is_stmt 0 view .LVU310
 1034 000a B3F1804F 		cmp	r3, #1073741824
 1035 000e 0AD0     		beq	.L73
 345:Core/Src/tim.c ****   {
 346:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 347:Core/Src/tim.c **** 
 348:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 349:Core/Src/tim.c ****     /* Peripheral clock disable */
 350:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 351:Core/Src/tim.c **** 
 352:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 353:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 354:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
ARM GAS  /tmp/cc0oVgPm.s 			page 28


 355:Core/Src/tim.c **** 
 356:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 357:Core/Src/tim.c ****   }
 358:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 1036              		.loc 1 358 8 is_stmt 1 view .LVU311
 1037              		.loc 1 358 10 is_stmt 0 view .LVU312
 1038 0010 0F4A     		ldr	r2, .L75+4
 1039 0012 9342     		cmp	r3, r2
 1040 0014 10D0     		beq	.L74
 1041              	.LVL60:
 1042              	.L67:
 359:Core/Src/tim.c ****   {
 360:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 361:Core/Src/tim.c **** 
 362:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 363:Core/Src/tim.c ****     /* Peripheral clock disable */
 364:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 365:Core/Src/tim.c **** 
 366:Core/Src/tim.c ****     /* TIM4 interrupt Deinit */
 367:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 368:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 369:Core/Src/tim.c **** 
 370:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 371:Core/Src/tim.c ****   }
 372:Core/Src/tim.c **** }
 1043              		.loc 1 372 1 view .LVU313
 1044 0016 08BD     		pop	{r3, pc}
 1045              	.LVL61:
 1046              	.L72:
 339:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1047              		.loc 1 339 5 is_stmt 1 view .LVU314
 1048 0018 02F56442 		add	r2, r2, #58368
 1049 001c 9369     		ldr	r3, [r2, #24]
 1050 001e 23F40063 		bic	r3, r3, #2048
 1051 0022 9361     		str	r3, [r2, #24]
 1052 0024 F7E7     		b	.L67
 1053              	.L73:
 350:Core/Src/tim.c **** 
 1054              		.loc 1 350 5 view .LVU315
 1055 0026 0B4A     		ldr	r2, .L75+8
 1056 0028 D369     		ldr	r3, [r2, #28]
 1057 002a 23F00103 		bic	r3, r3, #1
 1058 002e D361     		str	r3, [r2, #28]
 353:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1059              		.loc 1 353 5 view .LVU316
 1060 0030 1C20     		movs	r0, #28
 1061              	.LVL62:
 353:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1062              		.loc 1 353 5 is_stmt 0 view .LVU317
 1063 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1064              	.LVL63:
 1065 0036 EEE7     		b	.L67
 1066              	.LVL64:
 1067              	.L74:
 364:Core/Src/tim.c **** 
 1068              		.loc 1 364 5 is_stmt 1 view .LVU318
 1069 0038 02F50232 		add	r2, r2, #133120
ARM GAS  /tmp/cc0oVgPm.s 			page 29


 1070 003c D369     		ldr	r3, [r2, #28]
 1071 003e 23F00403 		bic	r3, r3, #4
 1072 0042 D361     		str	r3, [r2, #28]
 367:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1073              		.loc 1 367 5 view .LVU319
 1074 0044 1E20     		movs	r0, #30
 1075              	.LVL65:
 367:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1076              		.loc 1 367 5 is_stmt 0 view .LVU320
 1077 0046 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1078              	.LVL66:
 1079              		.loc 1 372 1 view .LVU321
 1080 004a E4E7     		b	.L67
 1081              	.L76:
 1082              		.align	2
 1083              	.L75:
 1084 004c 002C0140 		.word	1073818624
 1085 0050 00080040 		.word	1073743872
 1086 0054 00100240 		.word	1073876992
 1087              		.cfi_endproc
 1088              	.LFE75:
 1090              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 1091              		.align	1
 1092              		.global	HAL_TIM_Encoder_MspDeInit
 1093              		.syntax unified
 1094              		.thumb
 1095              		.thumb_func
 1097              	HAL_TIM_Encoder_MspDeInit:
 1098              	.LVL67:
 1099              	.LFB76:
 373:Core/Src/tim.c **** 
 374:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 375:Core/Src/tim.c **** {
 1100              		.loc 1 375 1 is_stmt 1 view -0
 1101              		.cfi_startproc
 1102              		@ args = 0, pretend = 0, frame = 0
 1103              		@ frame_needed = 0, uses_anonymous_args = 0
 1104              		.loc 1 375 1 is_stmt 0 view .LVU323
 1105 0000 08B5     		push	{r3, lr}
 1106              	.LCFI29:
 1107              		.cfi_def_cfa_offset 8
 1108              		.cfi_offset 3, -8
 1109              		.cfi_offset 14, -4
 376:Core/Src/tim.c **** 
 377:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 1110              		.loc 1 377 3 is_stmt 1 view .LVU324
 1111              		.loc 1 377 23 is_stmt 0 view .LVU325
 1112 0002 0268     		ldr	r2, [r0]
 1113              		.loc 1 377 5 view .LVU326
 1114 0004 064B     		ldr	r3, .L81
 1115 0006 9A42     		cmp	r2, r3
 1116 0008 00D0     		beq	.L80
 1117              	.LVL68:
 1118              	.L77:
 378:Core/Src/tim.c ****   {
 379:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 380:Core/Src/tim.c **** 
ARM GAS  /tmp/cc0oVgPm.s 			page 30


 381:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 382:Core/Src/tim.c ****     /* Peripheral clock disable */
 383:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 384:Core/Src/tim.c **** 
 385:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 386:Core/Src/tim.c ****     PB4     ------> TIM3_CH1
 387:Core/Src/tim.c ****     PB5     ------> TIM3_CH2
 388:Core/Src/tim.c ****     */
 389:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_4|GPIO_PIN_5);
 390:Core/Src/tim.c **** 
 391:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 392:Core/Src/tim.c **** 
 393:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 394:Core/Src/tim.c ****   }
 395:Core/Src/tim.c **** }
 1119              		.loc 1 395 1 view .LVU327
 1120 000a 08BD     		pop	{r3, pc}
 1121              	.LVL69:
 1122              	.L80:
 383:Core/Src/tim.c **** 
 1123              		.loc 1 383 5 is_stmt 1 view .LVU328
 1124 000c 054A     		ldr	r2, .L81+4
 1125 000e D369     		ldr	r3, [r2, #28]
 1126 0010 23F00203 		bic	r3, r3, #2
 1127 0014 D361     		str	r3, [r2, #28]
 389:Core/Src/tim.c **** 
 1128              		.loc 1 389 5 view .LVU329
 1129 0016 3021     		movs	r1, #48
 1130 0018 0348     		ldr	r0, .L81+8
 1131              	.LVL70:
 389:Core/Src/tim.c **** 
 1132              		.loc 1 389 5 is_stmt 0 view .LVU330
 1133 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1134              	.LVL71:
 1135              		.loc 1 395 1 view .LVU331
 1136 001e F4E7     		b	.L77
 1137              	.L82:
 1138              		.align	2
 1139              	.L81:
 1140 0020 00040040 		.word	1073742848
 1141 0024 00100240 		.word	1073876992
 1142 0028 000C0140 		.word	1073810432
 1143              		.cfi_endproc
 1144              	.LFE76:
 1146              		.global	htim4
 1147              		.global	htim3
 1148              		.global	htim2
 1149              		.global	htim1
 1150              		.section	.bss.htim1,"aw",%nobits
 1151              		.align	2
 1152              		.set	.LANCHOR3,. + 0
 1155              	htim1:
 1156 0000 00000000 		.space	72
 1156      00000000 
 1156      00000000 
 1156      00000000 
 1156      00000000 
ARM GAS  /tmp/cc0oVgPm.s 			page 31


 1157              		.section	.bss.htim2,"aw",%nobits
 1158              		.align	2
 1159              		.set	.LANCHOR0,. + 0
 1162              	htim2:
 1163 0000 00000000 		.space	72
 1163      00000000 
 1163      00000000 
 1163      00000000 
 1163      00000000 
 1164              		.section	.bss.htim3,"aw",%nobits
 1165              		.align	2
 1166              		.set	.LANCHOR1,. + 0
 1169              	htim3:
 1170 0000 00000000 		.space	72
 1170      00000000 
 1170      00000000 
 1170      00000000 
 1170      00000000 
 1171              		.section	.bss.htim4,"aw",%nobits
 1172              		.align	2
 1173              		.set	.LANCHOR2,. + 0
 1176              	htim4:
 1177 0000 00000000 		.space	72
 1177      00000000 
 1177      00000000 
 1177      00000000 
 1177      00000000 
 1178              		.text
 1179              	.Letext0:
 1180              		.file 2 "/home/seradya/toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_de
 1181              		.file 3 "/home/seradya/toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint
 1182              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1183              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1184              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1185              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1186              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1187              		.file 9 "Core/Inc/tim.h"
 1188              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 1189              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 1190              		.file 12 "Core/Inc/main.h"
 1191              		.file 13 "<built-in>"
ARM GAS  /tmp/cc0oVgPm.s 			page 32


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/cc0oVgPm.s:18     .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/cc0oVgPm.s:24     .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/cc0oVgPm.s:135    .text.MX_TIM2_Init:0000000000000068 $d
     /tmp/cc0oVgPm.s:140    .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/cc0oVgPm.s:146    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/cc0oVgPm.s:255    .text.MX_TIM3_Init:000000000000005c $d
     /tmp/cc0oVgPm.s:261    .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/cc0oVgPm.s:267    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/cc0oVgPm.s:384    .text.MX_TIM4_Init:0000000000000078 $d
     /tmp/cc0oVgPm.s:390    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cc0oVgPm.s:396    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cc0oVgPm.s:522    .text.HAL_TIM_Base_MspInit:0000000000000084 $d
     /tmp/cc0oVgPm.s:529    .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
     /tmp/cc0oVgPm.s:535    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
     /tmp/cc0oVgPm.s:646    .text.HAL_TIM_Encoder_MspInit:0000000000000064 $d
     /tmp/cc0oVgPm.s:653    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cc0oVgPm.s:659    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cc0oVgPm.s:759    .text.HAL_TIM_MspPostInit:0000000000000058 $d
     /tmp/cc0oVgPm.s:766    .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/cc0oVgPm.s:772    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/cc0oVgPm.s:1000   .text.MX_TIM1_Init:00000000000000e4 $d
     /tmp/cc0oVgPm.s:1006   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cc0oVgPm.s:1012   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cc0oVgPm.s:1084   .text.HAL_TIM_Base_MspDeInit:000000000000004c $d
     /tmp/cc0oVgPm.s:1091   .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
     /tmp/cc0oVgPm.s:1097   .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
     /tmp/cc0oVgPm.s:1140   .text.HAL_TIM_Encoder_MspDeInit:0000000000000020 $d
     /tmp/cc0oVgPm.s:1176   .bss.htim4:0000000000000000 htim4
     /tmp/cc0oVgPm.s:1169   .bss.htim3:0000000000000000 htim3
     /tmp/cc0oVgPm.s:1162   .bss.htim2:0000000000000000 htim2
     /tmp/cc0oVgPm.s:1155   .bss.htim1:0000000000000000 htim1
     /tmp/cc0oVgPm.s:1151   .bss.htim1:0000000000000000 $d
     /tmp/cc0oVgPm.s:1158   .bss.htim2:0000000000000000 $d
     /tmp/cc0oVgPm.s:1165   .bss.htim3:0000000000000000 $d
     /tmp/cc0oVgPm.s:1172   .bss.htim4:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
memset
HAL_TIM_Encoder_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
HAL_GPIO_DeInit
