Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Fri Aug 13 15:36:50 2021
| Host         : chromatic running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.061       -0.079                      2                16699        0.067        0.000                      0                16699        1.424        0.000                       0                  5797  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
adc_clk_p_i                {0.000 4.000}        8.000           125.000         
  clk_out1_system_pll_0_0  {0.000 4.000}        8.000           125.000         
  clk_out2_system_pll_0_0  {-1.000 1.000}       4.000           250.000         
  clk_out3_system_pll_0_0  {0.000 2.000}        4.000           250.000         
  clkfbout_system_pll_0_0  {0.000 4.000}        8.000           125.000         
clk_fpga_0                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_p_i                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_system_pll_0_0        0.233        0.000                      0                16336        0.067        0.000                      0                16336        2.750        0.000                       0                  5733  
  clk_out2_system_pll_0_0                                                                                                                                                    1.845        0.000                       0                     4  
  clk_out3_system_pll_0_0        0.299        0.000                      0                  269        0.122        0.000                      0                  269        1.424        0.000                       0                    56  
  clkfbout_system_pll_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_system_pll_0_0  clk_out1_system_pll_0_0        0.230        0.000                      0                  101        0.111        0.000                      0                  101  
clk_out1_system_pll_0_0  clk_out3_system_pll_0_0        0.115        0.000                      0                   99        0.141        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk_out1_system_pll_0_0  clk_out3_system_pll_0_0       -0.061       -0.079                      2                    2        0.476        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  adc_clk_p_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_p_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[8].BITS[15].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 1.706ns (23.478%)  route 5.560ns (76.522%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 5.694 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           0.998    -0.292    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    -0.168 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=185, routed)         2.290     2.122    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X14Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.246 r  system_i/system_configuration/cfg_0/inst/WORDS[8].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.299     3.545    system_i/system_configuration/cfg_0/inst/int_ce_wire_8
    SLICE_X10Y62         LUT2 (Prop_lut2_I0_O)        0.124     3.669 r  system_i/system_configuration/cfg_0/inst/WORDS[8].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.973     4.642    system_i/system_configuration/cfg_0/inst/CE0957_out
    SLICE_X5Y59          FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[8].BITS[15].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.539     5.694    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X5Y59          FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[8].BITS[15].FDRE_inst/C
                         clock pessimism             -0.544     5.150    
                         clock uncertainty           -0.069     5.080    
    SLICE_X5Y59          FDRE (Setup_fdre_C_CE)      -0.205     4.875    system_i/system_configuration/cfg_0/inst/WORDS[8].BITS[15].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.875    
                         arrival time                          -4.642    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[40].BITS[0].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 1.363ns (19.243%)  route 5.720ns (80.757%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.345ns = ( 5.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.726ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.663    -2.726    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X16Y53         FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -2.208 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.634    -1.574    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/sel_first_1
    SLICE_X18Y53         LUT3 (Prop_lut3_I1_O)        0.124    -1.450 f  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=7, routed)           0.976    -0.474    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.350 f  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[4]_INST_0/O
                         net (fo=14, routed)          0.618     0.268    system_i/system_configuration/cfg_0/inst/s_axi_awaddr[2]
    SLICE_X17Y64         LUT3 (Prop_lut3_I0_O)        0.120     0.388 f  system_i/system_configuration/cfg_0/inst/WORDS[19].BITS[31].FDRE_inst_i_3/O
                         net (fo=82, routed)          1.451     1.839    system_i/system_configuration/cfg_0/inst/p_0_in[2]
    SLICE_X24Y61         LUT6 (Prop_lut6_I3_O)        0.327     2.166 r  system_i/system_configuration/cfg_0/inst/WORDS[40].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.179     3.345    system_i/system_configuration/cfg_0/inst/int_ce_wire_401070_out
    SLICE_X24Y46         LUT2 (Prop_lut2_I0_O)        0.150     3.495 r  system_i/system_configuration/cfg_0/inst/WORDS[40].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.862     4.357    system_i/system_configuration/cfg_0/inst/CE0699_out
    SLICE_X31Y46         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[40].BITS[0].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.499     5.655    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X31Y46         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[40].BITS[0].FDRE_inst/C
                         clock pessimism             -0.544     5.111    
                         clock uncertainty           -0.069     5.041    
    SLICE_X31Y46         FDRE (Setup_fdre_C_CE)      -0.409     4.632    system_i/system_configuration/cfg_0/inst/WORDS[40].BITS[0].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.632    
                         arrival time                          -4.357    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[40].BITS[5].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 1.363ns (19.243%)  route 5.720ns (80.757%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.345ns = ( 5.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.726ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.663    -2.726    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X16Y53         FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.518    -2.208 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=16, routed)          0.634    -1.574    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/sel_first_1
    SLICE_X18Y53         LUT3 (Prop_lut3_I1_O)        0.124    -1.450 f  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=7, routed)           0.976    -0.474    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.350 f  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[4]_INST_0/O
                         net (fo=14, routed)          0.618     0.268    system_i/system_configuration/cfg_0/inst/s_axi_awaddr[2]
    SLICE_X17Y64         LUT3 (Prop_lut3_I0_O)        0.120     0.388 f  system_i/system_configuration/cfg_0/inst/WORDS[19].BITS[31].FDRE_inst_i_3/O
                         net (fo=82, routed)          1.451     1.839    system_i/system_configuration/cfg_0/inst/p_0_in[2]
    SLICE_X24Y61         LUT6 (Prop_lut6_I3_O)        0.327     2.166 r  system_i/system_configuration/cfg_0/inst/WORDS[40].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.179     3.345    system_i/system_configuration/cfg_0/inst/int_ce_wire_401070_out
    SLICE_X24Y46         LUT2 (Prop_lut2_I0_O)        0.150     3.495 r  system_i/system_configuration/cfg_0/inst/WORDS[40].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.862     4.357    system_i/system_configuration/cfg_0/inst/CE0699_out
    SLICE_X31Y46         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[40].BITS[5].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.499     5.655    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X31Y46         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[40].BITS[5].FDRE_inst/C
                         clock pessimism             -0.544     5.111    
                         clock uncertainty           -0.069     5.041    
    SLICE_X31Y46         FDRE (Setup_fdre_C_CE)      -0.409     4.632    system_i/system_configuration/cfg_0/inst/WORDS[40].BITS[5].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.632    
                         arrival time                          -4.357    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[114].BITS[28].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 1.706ns (23.822%)  route 5.456ns (76.178%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.357ns = ( 5.643 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           0.998    -0.292    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    -0.168 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=185, routed)         2.104     1.935    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X18Y66         LUT6 (Prop_lut6_I0_O)        0.124     2.059 r  system_i/system_configuration/cfg_0/inst/WORDS[114].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.441     3.500    system_i/system_configuration/cfg_0/inst/int_ce_wire_114
    SLICE_X27Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.624 r  system_i/system_configuration/cfg_0/inst/WORDS[114].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.914     4.537    system_i/system_configuration/cfg_0/inst/CE0113_out
    SLICE_X27Y92         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[114].BITS[28].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.488     5.643    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X27Y92         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[114].BITS[28].FDRE_inst/C
                         clock pessimism             -0.544     5.099    
                         clock uncertainty           -0.069     5.029    
    SLICE_X27Y92         FDRE (Setup_fdre_C_CE)      -0.205     4.824    system_i/system_configuration/cfg_0/inst/WORDS[114].BITS[28].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.824    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 1.824ns (24.255%)  route 5.696ns (75.745%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.373ns = ( 5.627 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.718ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.671    -2.718    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X11Y51         FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456    -2.262 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.659    -1.603    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.124    -1.479 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=7, routed)           1.488     0.009    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X18Y63         LUT6 (Prop_lut6_I2_O)        0.124     0.133 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[2]_INST_0/O
                         net (fo=9, routed)           0.637     0.770    system_i/system_configuration/cfg_0/inst/s_axi_araddr[0]
    SLICE_X21Y68         LUT3 (Prop_lut3_I0_O)        0.124     0.894 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg[27]_i_61/O
                         net (fo=128, routed)         1.666     2.560    system_i/system_configuration/cfg_0/inst/int_rdata_reg[27]_i_61_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124     2.684 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg[27]_i_51/O
                         net (fo=1, routed)           0.000     2.684    system_i/system_configuration/cfg_0/inst/int_rdata_reg[27]_i_51_n_0
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I1_O)      0.217     2.901 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[27]_i_23/O
                         net (fo=1, routed)           0.000     2.901    system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[27]_i_23_n_0
    SLICE_X37Y81         MUXF8 (Prop_muxf8_I1_O)      0.094     2.995 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[27]_i_9/O
                         net (fo=1, routed)           1.247     4.241    system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[27]_i_9_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.316     4.557 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg[27]_i_3/O
                         net (fo=1, routed)           0.000     4.557    system_i/system_configuration/cfg_0/inst/int_rdata_reg[27]_i_3_n_0
    SLICE_X31Y75         MUXF7 (Prop_muxf7_I1_O)      0.245     4.802 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     4.802    system_i/system_configuration/cfg_0/inst/int_data_mux[27]
    SLICE_X31Y75         FDRE                                         r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.472     5.627    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X31Y75         FDRE                                         r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[27]/C
                         clock pessimism             -0.530     5.097    
                         clock uncertainty           -0.069     5.027    
    SLICE_X31Y75         FDRE (Setup_fdre_C_D)        0.064     5.091    system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          5.091    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[114].BITS[26].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 1.706ns (23.870%)  route 5.441ns (76.130%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.357ns = ( 5.643 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           0.998    -0.292    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    -0.168 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=185, routed)         2.104     1.935    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X18Y66         LUT6 (Prop_lut6_I0_O)        0.124     2.059 r  system_i/system_configuration/cfg_0/inst/WORDS[114].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.441     3.500    system_i/system_configuration/cfg_0/inst/int_ce_wire_114
    SLICE_X27Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.624 r  system_i/system_configuration/cfg_0/inst/WORDS[114].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.899     4.523    system_i/system_configuration/cfg_0/inst/CE0113_out
    SLICE_X31Y92         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[114].BITS[26].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.488     5.643    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X31Y92         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[114].BITS[26].FDRE_inst/C
                         clock pessimism             -0.544     5.099    
                         clock uncertainty           -0.069     5.029    
    SLICE_X31Y92         FDRE (Setup_fdre_C_CE)      -0.205     4.824    system_i/system_configuration/cfg_0/inst/WORDS[114].BITS[26].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.824    
                         arrival time                          -4.523    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        7.550ns  (logic 1.989ns (26.343%)  route 5.561ns (73.657%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 5.631 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.718ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.671    -2.718    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X11Y51         FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456    -2.262 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.659    -1.603    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.124    -1.479 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=7, routed)           1.488     0.009    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X18Y63         LUT6 (Prop_lut6_I2_O)        0.124     0.133 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[2]_INST_0/O
                         net (fo=9, routed)           0.637     0.770    system_i/system_configuration/cfg_0/inst/s_axi_araddr[0]
    SLICE_X21Y68         LUT3 (Prop_lut3_I0_O)        0.118     0.888 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg[31]_i_67/O
                         net (fo=128, routed)         1.673     2.561    system_i/system_configuration/cfg_0/inst/sel0[0]
    SLICE_X37Y79         LUT6 (Prop_lut6_I4_O)        0.326     2.887 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg[31]_i_57/O
                         net (fo=1, routed)           0.000     2.887    system_i/system_configuration/cfg_0/inst/int_rdata_reg[31]_i_57_n_0
    SLICE_X37Y79         MUXF7 (Prop_muxf7_I1_O)      0.217     3.104 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[31]_i_28/O
                         net (fo=1, routed)           0.000     3.104    system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[31]_i_28_n_0
    SLICE_X37Y79         MUXF8 (Prop_muxf8_I1_O)      0.094     3.198 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[31]_i_13/O
                         net (fo=1, routed)           1.105     4.302    system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[31]_i_13_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I1_O)        0.316     4.618 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg[31]_i_5/O
                         net (fo=1, routed)           0.000     4.618    system_i/system_configuration/cfg_0/inst/int_rdata_reg[31]_i_5_n_0
    SLICE_X32Y77         MUXF7 (Prop_muxf7_I1_O)      0.214     4.832 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     4.832    system_i/system_configuration/cfg_0/inst/int_data_mux[31]
    SLICE_X32Y77         FDRE                                         r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.476     5.631    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X32Y77         FDRE                                         r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[31]/C
                         clock pessimism             -0.530     5.101    
                         clock uncertainty           -0.069     5.031    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.113     5.144    system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          5.144    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[126].BITS[25].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 1.700ns (24.487%)  route 5.243ns (75.513%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.357ns = ( 5.643 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           0.998    -0.292    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    -0.168 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=185, routed)         2.047     1.878    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X18Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.002 r  system_i/system_configuration/cfg_0/inst/WORDS[126].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.431     3.433    system_i/system_configuration/cfg_0/inst/int_ce_wire_126
    SLICE_X27Y81         LUT2 (Prop_lut2_I0_O)        0.118     3.551 r  system_i/system_configuration/cfg_0/inst/WORDS[126].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.767     4.318    system_i/system_configuration/cfg_0/inst/CE017_out
    SLICE_X28Y92         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[126].BITS[25].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.488     5.643    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X28Y92         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[126].BITS[25].FDRE_inst/C
                         clock pessimism             -0.544     5.099    
                         clock uncertainty           -0.069     5.029    
    SLICE_X28Y92         FDRE (Setup_fdre_C_CE)      -0.371     4.658    system_i/system_configuration/cfg_0/inst/WORDS[126].BITS[25].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.658    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[126].BITS[26].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 1.700ns (24.487%)  route 5.243ns (75.513%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.357ns = ( 5.643 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           0.998    -0.292    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    -0.168 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=185, routed)         2.047     1.878    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X18Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.002 r  system_i/system_configuration/cfg_0/inst/WORDS[126].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.431     3.433    system_i/system_configuration/cfg_0/inst/int_ce_wire_126
    SLICE_X27Y81         LUT2 (Prop_lut2_I0_O)        0.118     3.551 r  system_i/system_configuration/cfg_0/inst/WORDS[126].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.767     4.318    system_i/system_configuration/cfg_0/inst/CE017_out
    SLICE_X28Y92         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[126].BITS[26].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.488     5.643    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X28Y92         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[126].BITS[26].FDRE_inst/C
                         clock pessimism             -0.544     5.099    
                         clock uncertainty           -0.069     5.029    
    SLICE_X28Y92         FDRE (Setup_fdre_C_CE)      -0.371     4.658    system_i/system_configuration/cfg_0/inst/WORDS[126].BITS[26].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.658    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/system_configuration/cfg_0/inst/WORDS[126].BITS[27].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 1.700ns (24.487%)  route 5.243ns (75.513%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.357ns = ( 5.643 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    -1.290 r  system_i/ps_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           0.998    -0.292    system_i/system_configuration/cfg_0/inst/s_axi_wvalid
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    -0.168 r  system_i/system_configuration/cfg_0/inst/WORDS[127].BITS[31].FDRE_inst_i_8/O
                         net (fo=185, routed)         2.047     1.878    system_i/system_configuration/cfg_0/inst/p_1167_in
    SLICE_X18Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.002 r  system_i/system_configuration/cfg_0/inst/WORDS[126].BITS[31].FDRE_inst_i_2/O
                         net (fo=4, routed)           1.431     3.433    system_i/system_configuration/cfg_0/inst/int_ce_wire_126
    SLICE_X27Y81         LUT2 (Prop_lut2_I0_O)        0.118     3.551 r  system_i/system_configuration/cfg_0/inst/WORDS[126].BITS[31].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.767     4.318    system_i/system_configuration/cfg_0/inst/CE017_out
    SLICE_X28Y92         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[126].BITS[27].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.488     5.643    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X28Y92         FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[126].BITS[27].FDRE_inst/C
                         clock pessimism             -0.544     5.099    
                         clock uncertainty           -0.069     5.029    
    SLICE_X28Y92         FDRE (Setup_fdre_C_CE)      -0.371     4.658    system_i/system_configuration/cfg_0/inst/WORDS[126].BITS[27].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.658    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                  0.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/fir_poly_0/inst/macc_piece[1].macc_order[1].mac/acc_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/accu_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.249ns (56.771%)  route 0.190ns (43.229%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.558    -0.312    system_i/fir_poly_0/inst/macc_piece[1].macc_order[1].mac/aclk
    SLICE_X22Y39         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[1].mac/acc_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.171 r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[1].mac/acc_out_reg[31]/Q
                         net (fo=1, routed)           0.190     0.018    system_i/fir_poly_0/inst/macc_piece[1].macc_order[1].mac/acc_out_reg_n_0_[31]
    SLICE_X15Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.063 r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[1].mac/accu[28]_i_2__0/O
                         net (fo=1, routed)           0.000     0.063    system_i/fir_poly_0/inst/macc_piece[1].macc_order[1].mac/accu[28]_i_2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.126 r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[1].mac/accu_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.126    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/accu_reg[31]_0[3]
    SLICE_X15Y39         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/accu_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.829    -0.230    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/aclk
    SLICE_X15Y39         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/accu_reg[31]/C
                         clock pessimism              0.184    -0.046    
    SLICE_X15Y39         FDRE (Hold_fdre_C_D)         0.105     0.059    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/accu_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.585%)  route 0.272ns (59.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.565    -0.305    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X9Y52          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.164 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]/Q
                         net (fo=10, routed)          0.272     0.108    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[3]
    SLICE_X10Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.153 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.153    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1__0_n_0
    SLICE_X10Y47         FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.835    -0.224    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X10Y47         FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
                         clock pessimism              0.189    -0.035    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.120     0.085    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.164ns (31.183%)  route 0.362ns (68.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.563    -0.307    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X10Y58         FDRE                                         r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.143 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[8]/Q
                         net (fo=1, routed)           0.362     0.219    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X8Y45          SRLC32E                                      r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.834    -0.225    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y45          SRLC32E                                      r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.189    -0.036    
    SLICE_X8Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.147    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.256ns (57.227%)  route 0.191ns (42.773%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.556    -0.314    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/aclk
    SLICE_X22Y35         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.173 r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg[20]/Q
                         net (fo=2, routed)           0.191     0.018    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg_n_0_[20]
    SLICE_X19Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.063 r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out[23]_i_5/O
                         net (fo=1, routed)           0.000     0.063    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out[23]_i_5_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.133 r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.133    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[23]_i_1_n_7
    SLICE_X19Y35         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.826    -0.233    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/aclk
    SLICE_X19Y35         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[20]/C
                         clock pessimism              0.184    -0.049    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.105     0.056    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/fir_poly_0/inst/macc_piece[1].macc_order[1].mac/acc_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/accu_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.251ns (55.982%)  route 0.197ns (44.018%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.558    -0.312    system_i/fir_poly_0/inst/macc_piece[1].macc_order[1].mac/aclk
    SLICE_X22Y39         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[1].mac/acc_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.171 r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[1].mac/acc_out_reg[29]/Q
                         net (fo=2, routed)           0.197     0.026    system_i/fir_poly_0/inst/macc_piece[1].macc_order[1].mac/acc_out_reg_n_0_[29]
    SLICE_X15Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.071 r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[1].mac/accu[28]_i_4__0/O
                         net (fo=1, routed)           0.000     0.071    system_i/fir_poly_0/inst/macc_piece[1].macc_order[1].mac/accu[28]_i_4__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.136 r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[1].mac/accu_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.136    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/accu_reg[31]_0[1]
    SLICE_X15Y39         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/accu_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.829    -0.230    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/aclk
    SLICE_X15Y39         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/accu_reg[29]/C
                         clock pessimism              0.184    -0.046    
    SLICE_X15Y39         FDRE (Hold_fdre_C_D)         0.105     0.059    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/accu_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.164ns (30.476%)  route 0.374ns (69.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.562    -0.308    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X12Y60         FDRE                                         r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.144 r  system_i/system_configuration/cfg_0/inst/int_rdata_reg_reg[15]/Q
                         net (fo=1, routed)           0.374     0.230    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X8Y43          SRLC32E                                      r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.834    -0.225    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y43          SRLC32E                                      r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism              0.189    -0.036    
    SLICE_X8Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.147    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.268ns (59.047%)  route 0.186ns (40.953%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.556    -0.314    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/aclk
    SLICE_X22Y35         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.173 r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg[22]/Q
                         net (fo=2, routed)           0.186     0.013    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg_n_0_[22]
    SLICE_X19Y35         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.140 r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.140    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[23]_i_1_n_4
    SLICE_X19Y35         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.826    -0.233    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/aclk
    SLICE_X19Y35         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[23]/C
                         clock pessimism              0.184    -0.049    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.105     0.056    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.268ns (59.047%)  route 0.186ns (40.953%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.555    -0.315    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/aclk
    SLICE_X22Y33         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.174 r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg[14]/Q
                         net (fo=2, routed)           0.186     0.012    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg_n_0_[14]
    SLICE_X19Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.139 r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.139    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[15]_i_1_n_4
    SLICE_X19Y33         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.824    -0.235    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/aclk
    SLICE_X19Y33         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[15]/C
                         clock pessimism              0.184    -0.051    
    SLICE_X19Y33         FDRE (Hold_fdre_C_D)         0.105     0.054    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.268ns (59.047%)  route 0.186ns (40.953%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.552    -0.318    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/aclk
    SLICE_X22Y30         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.177 r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg[2]/Q
                         net (fo=2, routed)           0.186     0.009    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg_n_0_[2]
    SLICE_X19Y30         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.136 r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.136    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[3]_i_1_n_4
    SLICE_X19Y30         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.821    -0.238    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/aclk
    SLICE_X19Y30         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[3]/C
                         clock pessimism              0.184    -0.054    
    SLICE_X19Y30         FDRE (Hold_fdre_C_D)         0.105     0.051    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.251ns (54.229%)  route 0.212ns (45.771%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.556    -0.314    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/aclk
    SLICE_X22Y35         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.173 r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg[21]/Q
                         net (fo=2, routed)           0.212     0.039    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_del_reg_n_0_[21]
    SLICE_X19Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.084 r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out[23]_i_4/O
                         net (fo=1, routed)           0.000     0.084    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out[23]_i_4_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.149 r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.149    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[23]_i_1_n_6
    SLICE_X19Y35         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.826    -0.233    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/aclk
    SLICE_X19Y35         FDRE                                         r  system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[21]/C
                         clock pessimism              0.184    -0.049    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.105     0.056    system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y6      system_i/MSE_0/inst//CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y2     system_i/MSE_0/inst/ram/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0   system_i/pll_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X0Y13     system_i/fir_poly_0/inst/macc_piece[0].macc_order[1].mac/macc_mult_D_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X0Y11     system_i/fir_poly_0/inst/macc_piece[0].macc_order[2].mac/macc_mult_D_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y15     system_i/fir_poly_0/inst/macc_piece[1].macc_order[1].mac/macc_mult_D_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X0Y15     system_i/fir_poly_0/inst/macc_piece[1].macc_order[2].mac/macc_mult_D_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y12     system_i/fir_poly_0/inst/piece[1].order[0].r_macc_out_D_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X0Y2      system_i/MSE_0/inst/ysq_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X0Y4      system_i/MSE_0/inst/sum_reg/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y33    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y33    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y33    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y33    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y33    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y33    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y33    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y33    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y33    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y33    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y33    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y33    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y33    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y33    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y33    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y33    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y33    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y33    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y34    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y34    system_i/fir_poly_0/inst/chain_buffer[1].ram/ram_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_pll_0_0
  To Clock:  clk_out2_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_pll_0_0
Waveform(ns):       { -1.000 1.000 }
Period(ns):         4.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   system_i/pll_0/inst/clkout2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_pll_0_0
  To Clock:  clk_out3_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 1.401ns (46.557%)  route 1.608ns (53.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.313ns = ( 1.687 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.848    -2.540    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    -1.263 r  system_i/ps_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           0.937    -0.326    system_i/writer_0/inst/m_axi_wready
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.124    -0.202 r  system_i/writer_0/inst/int_addr_reg[23]_i_2/O
                         net (fo=25, routed)          0.671     0.469    system_i/writer_0/inst/int_rden_wire
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.532     1.687    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
                         clock pessimism             -0.430     1.257    
                         clock uncertainty           -0.063     1.194    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_RDCLK_RDEN)
                                                     -0.427     0.767    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_0/inst/int_addr_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 1.401ns (46.408%)  route 1.618ns (53.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.293ns = ( 1.707 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.848    -2.540    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    -1.263 r  system_i/ps_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           0.937    -0.326    system_i/writer_0/inst/m_axi_wready
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.124    -0.202 r  system_i/writer_0/inst/int_addr_reg[23]_i_2/O
                         net (fo=25, routed)          0.681     0.478    system_i/writer_0/inst/int_rden_wire
    SLICE_X3Y5           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.551     1.707    system_i/writer_0/inst/aclk
    SLICE_X3Y5           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[4]/C
                         clock pessimism             -0.430     1.277    
                         clock uncertainty           -0.063     1.214    
    SLICE_X3Y5           FDRE (Setup_fdre_C_CE)      -0.205     1.009    system_i/writer_0/inst/int_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          1.009    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_0/inst/int_addr_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 1.401ns (46.408%)  route 1.618ns (53.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.293ns = ( 1.707 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.848    -2.540    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    -1.263 r  system_i/ps_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           0.937    -0.326    system_i/writer_0/inst/m_axi_wready
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.124    -0.202 r  system_i/writer_0/inst/int_addr_reg[23]_i_2/O
                         net (fo=25, routed)          0.681     0.478    system_i/writer_0/inst/int_rden_wire
    SLICE_X3Y5           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.551     1.707    system_i/writer_0/inst/aclk
    SLICE_X3Y5           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[5]/C
                         clock pessimism             -0.430     1.277    
                         clock uncertainty           -0.063     1.214    
    SLICE_X3Y5           FDRE (Setup_fdre_C_CE)      -0.205     1.009    system_i/writer_0/inst/int_addr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          1.009    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_0/inst/int_addr_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 1.401ns (46.408%)  route 1.618ns (53.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.293ns = ( 1.707 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.848    -2.540    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    -1.263 r  system_i/ps_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           0.937    -0.326    system_i/writer_0/inst/m_axi_wready
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.124    -0.202 r  system_i/writer_0/inst/int_addr_reg[23]_i_2/O
                         net (fo=25, routed)          0.681     0.478    system_i/writer_0/inst/int_rden_wire
    SLICE_X3Y5           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.551     1.707    system_i/writer_0/inst/aclk
    SLICE_X3Y5           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[6]/C
                         clock pessimism             -0.430     1.277    
                         clock uncertainty           -0.063     1.214    
    SLICE_X3Y5           FDRE (Setup_fdre_C_CE)      -0.205     1.009    system_i/writer_0/inst/int_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          1.009    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_0/inst/int_addr_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 1.401ns (46.408%)  route 1.618ns (53.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.293ns = ( 1.707 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.848    -2.540    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    -1.263 r  system_i/ps_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           0.937    -0.326    system_i/writer_0/inst/m_axi_wready
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.124    -0.202 r  system_i/writer_0/inst/int_addr_reg[23]_i_2/O
                         net (fo=25, routed)          0.681     0.478    system_i/writer_0/inst/int_rden_wire
    SLICE_X3Y5           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.551     1.707    system_i/writer_0/inst/aclk
    SLICE_X3Y5           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[7]/C
                         clock pessimism             -0.430     1.277    
                         clock uncertainty           -0.063     1.214    
    SLICE_X3Y5           FDRE (Setup_fdre_C_CE)      -0.205     1.009    system_i/writer_0/inst/int_addr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          1.009    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_0/inst/int_addr_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 1.401ns (47.877%)  route 1.525ns (52.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.293ns = ( 1.707 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.848    -2.540    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    -1.263 r  system_i/ps_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           0.937    -0.326    system_i/writer_0/inst/m_axi_wready
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.124    -0.202 r  system_i/writer_0/inst/int_addr_reg[23]_i_2/O
                         net (fo=25, routed)          0.588     0.386    system_i/writer_0/inst/int_rden_wire
    SLICE_X3Y6           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.551     1.707    system_i/writer_0/inst/aclk
    SLICE_X3Y6           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[10]/C
                         clock pessimism             -0.430     1.277    
                         clock uncertainty           -0.063     1.214    
    SLICE_X3Y6           FDRE (Setup_fdre_C_CE)      -0.205     1.009    system_i/writer_0/inst/int_addr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          1.009    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_0/inst/int_addr_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 1.401ns (47.877%)  route 1.525ns (52.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.293ns = ( 1.707 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.848    -2.540    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    -1.263 r  system_i/ps_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           0.937    -0.326    system_i/writer_0/inst/m_axi_wready
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.124    -0.202 r  system_i/writer_0/inst/int_addr_reg[23]_i_2/O
                         net (fo=25, routed)          0.588     0.386    system_i/writer_0/inst/int_rden_wire
    SLICE_X3Y6           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.551     1.707    system_i/writer_0/inst/aclk
    SLICE_X3Y6           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[11]/C
                         clock pessimism             -0.430     1.277    
                         clock uncertainty           -0.063     1.214    
    SLICE_X3Y6           FDRE (Setup_fdre_C_CE)      -0.205     1.009    system_i/writer_0/inst/int_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          1.009    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_0/inst/int_addr_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 1.401ns (47.877%)  route 1.525ns (52.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.293ns = ( 1.707 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.848    -2.540    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    -1.263 r  system_i/ps_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           0.937    -0.326    system_i/writer_0/inst/m_axi_wready
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.124    -0.202 r  system_i/writer_0/inst/int_addr_reg[23]_i_2/O
                         net (fo=25, routed)          0.588     0.386    system_i/writer_0/inst/int_rden_wire
    SLICE_X3Y6           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.551     1.707    system_i/writer_0/inst/aclk
    SLICE_X3Y6           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[8]/C
                         clock pessimism             -0.430     1.277    
                         clock uncertainty           -0.063     1.214    
    SLICE_X3Y6           FDRE (Setup_fdre_C_CE)      -0.205     1.009    system_i/writer_0/inst/int_addr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          1.009    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_0/inst/int_addr_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 1.401ns (47.877%)  route 1.525ns (52.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.293ns = ( 1.707 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.848    -2.540    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    -1.263 r  system_i/ps_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           0.937    -0.326    system_i/writer_0/inst/m_axi_wready
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.124    -0.202 r  system_i/writer_0/inst/int_addr_reg[23]_i_2/O
                         net (fo=25, routed)          0.588     0.386    system_i/writer_0/inst/int_rden_wire
    SLICE_X3Y6           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.551     1.707    system_i/writer_0/inst/aclk
    SLICE_X3Y6           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[9]/C
                         clock pessimism             -0.430     1.277    
                         clock uncertainty           -0.063     1.214    
    SLICE_X3Y6           FDRE (Setup_fdre_C_CE)      -0.205     1.009    system_i/writer_0/inst/int_addr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          1.009    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_0/inst/int_addr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 1.401ns (47.893%)  route 1.524ns (52.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.293ns = ( 1.707 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.848    -2.540    system_i/ps_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    -1.263 r  system_i/ps_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           0.937    -0.326    system_i/writer_0/inst/m_axi_wready
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.124    -0.202 r  system_i/writer_0/inst/int_addr_reg[23]_i_2/O
                         net (fo=25, routed)          0.587     0.385    system_i/writer_0/inst/int_rden_wire
    SLICE_X3Y4           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.551     1.707    system_i/writer_0/inst/aclk
    SLICE_X3Y4           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[0]/C
                         clock pessimism             -0.430     1.277    
                         clock uncertainty           -0.063     1.214    
    SLICE_X3Y4           FDRE (Setup_fdre_C_CE)      -0.205     1.009    system_i/writer_0/inst/int_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          1.009    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[20]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.623%)  route 0.335ns (70.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.584    -0.286    system_i/writer_0/inst/aclk
    SLICE_X3Y9           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  system_i/writer_0/inst/int_addr_reg_reg[20]/Q
                         net (fo=3, routed)           0.335     0.190    system_i/writer_1/inst/s_axis_tdata[20]
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.874    -0.185    system_i/writer_1/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.229    
    RAMB36_X0Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[20])
                                                      0.296     0.067    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[23]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.674%)  route 0.351ns (71.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.584    -0.286    system_i/writer_0/inst/aclk
    SLICE_X3Y9           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  system_i/writer_0/inst/int_addr_reg_reg[23]/Q
                         net (fo=3, routed)           0.351     0.205    system_i/writer_1/inst/s_axis_tdata[23]
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.874    -0.185    system_i/writer_1/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.229    
    RAMB36_X0Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[23])
                                                      0.296     0.067    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[10]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.570%)  route 0.353ns (71.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.585    -0.285    system_i/writer_0/inst/aclk
    SLICE_X3Y6           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.144 r  system_i/writer_0/inst/int_addr_reg_reg[10]/Q
                         net (fo=3, routed)           0.353     0.208    system_i/writer_1/inst/s_axis_tdata[10]
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.874    -0.185    system_i/writer_1/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.229    
    RAMB36_X0Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[10])
                                                      0.296     0.067    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[6]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.293%)  route 0.357ns (71.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.585    -0.285    system_i/writer_0/inst/aclk
    SLICE_X3Y5           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.144 r  system_i/writer_0/inst/int_addr_reg_reg[6]/Q
                         net (fo=3, routed)           0.357     0.213    system_i/writer_1/inst/s_axis_tdata[6]
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.874    -0.185    system_i/writer_1/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.229    
    RAMB36_X0Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[6])
                                                      0.296     0.067    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[15]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.535%)  route 0.371ns (72.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.584    -0.286    system_i/writer_0/inst/aclk
    SLICE_X3Y7           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  system_i/writer_0/inst/int_addr_reg_reg[15]/Q
                         net (fo=3, routed)           0.371     0.226    system_i/writer_1/inst/s_axis_tdata[15]
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.874    -0.185    system_i/writer_1/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.229    
    RAMB36_X0Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[15])
                                                      0.296     0.067    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[22]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.428%)  route 0.373ns (72.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.584    -0.286    system_i/writer_0/inst/aclk
    SLICE_X3Y9           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  system_i/writer_0/inst/int_addr_reg_reg[22]/Q
                         net (fo=3, routed)           0.373     0.228    system_i/writer_1/inst/s_axis_tdata[22]
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.874    -0.185    system_i/writer_1/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.229    
    RAMB36_X0Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[22])
                                                      0.296     0.067    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[4]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.453%)  route 0.373ns (72.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.585    -0.285    system_i/writer_0/inst/aclk
    SLICE_X3Y5           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.144 r  system_i/writer_0/inst/int_addr_reg_reg[4]/Q
                         net (fo=3, routed)           0.373     0.228    system_i/writer_1/inst/s_axis_tdata[4]
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.874    -0.185    system_i/writer_1/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.229    
    RAMB36_X0Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[4])
                                                      0.296     0.067    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[5]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.416%)  route 0.373ns (72.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.585    -0.285    system_i/writer_0/inst/aclk
    SLICE_X3Y5           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.144 r  system_i/writer_0/inst/int_addr_reg_reg[5]/Q
                         net (fo=3, routed)           0.373     0.229    system_i/writer_1/inst/s_axis_tdata[5]
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.874    -0.185    system_i/writer_1/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.229    
    RAMB36_X0Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[5])
                                                      0.296     0.067    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[21]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.113%)  route 0.379ns (72.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.584    -0.286    system_i/writer_0/inst/aclk
    SLICE_X3Y9           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  system_i/writer_0/inst/int_addr_reg_reg[21]/Q
                         net (fo=3, routed)           0.379     0.234    system_i/writer_1/inst/s_axis_tdata[21]
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.874    -0.185    system_i/writer_1/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.229    
    RAMB36_X0Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[21])
                                                      0.296     0.067    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/int_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/DI[14]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.070%)  route 0.380ns (72.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.584    -0.286    system_i/writer_0/inst/aclk
    SLICE_X3Y7           FDRE                                         r  system_i/writer_0/inst/int_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  system_i/writer_0/inst/int_addr_reg_reg[14]/Q
                         net (fo=3, routed)           0.380     0.235    system_i/writer_1/inst/s_axis_tdata[14]
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/DI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.874    -0.185    system_i/writer_1/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.229    
    RAMB36_X0Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[14])
                                                      0.296     0.067    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_system_pll_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         4.000       1.424      RAMB36_X0Y3     system_i/writer_0/inst/fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         4.000       1.424      RAMB36_X0Y3     system_i/writer_0/inst/fifo_0/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         4.000       1.424      RAMB36_X0Y2     system_i/writer_1/inst/fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         4.000       1.424      RAMB36_X0Y2     system_i/writer_1/inst/fifo_0/WRCLK
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1   system_i/pll_0/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X2Y12     system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_first_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X2Y12     system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_second_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X2Y12     system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.sample_cycle_r_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X3Y16     system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_areset_r_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X3Y16     system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_areset_r_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X3Y16     system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X3Y16     system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_valid_r_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y12     system_i/writer_1/inst/int_wid_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y12     system_i/writer_1/inst/int_wid_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y12     system_i/writer_1/inst/int_wid_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X3Y4      system_i/writer_0/inst/int_addr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X3Y6      system_i/writer_0/inst/int_addr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X3Y6      system_i/writer_0/inst/int_addr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X3Y7      system_i/writer_0/inst/int_addr_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X2Y12     system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_first_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X2Y12     system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.posedge_finder_second_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X2Y12     system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sample_cycle_ratio_m/gen_sample_cycle.sample_cycle_r_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X2Y12     system_i/writer_1/inst/int_awvalid_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y12     system_i/writer_1/inst/int_wid_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y12     system_i/writer_1/inst/int_wid_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X1Y12     system_i/writer_1/inst/int_wid_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X2Y12     system_i/writer_1/inst/int_wvalid_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X3Y16     system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_areset_r_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X3Y16     system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_pll_0_0
  To Clock:  clkfbout_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   system_i/pll_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        3.272ns  (logic 1.165ns (35.603%)  route 2.107ns (64.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.673ns = ( 1.327 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.715     1.327    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.368 r  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=57, routed)          2.107     4.475    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X5Y15          LUT5 (Prop_lut5_I3_O)        0.124     4.599 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[42]_i_1/O
                         net (fo=1, routed)           0.000     4.599    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[42]
    SLICE_X5Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.545     5.701    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X5Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[42]/C
                         clock pessimism             -0.714     4.987    
                         clock uncertainty           -0.189     4.797    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)        0.032     4.829    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[42]
  -------------------------------------------------------------------
                         required time                          4.829    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        2.797ns  (logic 1.191ns (42.586%)  route 1.606ns (57.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 5.697 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.673ns = ( 1.327 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.715     1.327    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.368 f  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=57, routed)          1.191     3.559    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X3Y15          LUT3 (Prop_lut3_I1_O)        0.150     3.709 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[63]_i_1/O
                         net (fo=24, routed)          0.415     4.123    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.load_payload
    SLICE_X1Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.541     5.697    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X1Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[16]/C
                         clock pessimism             -0.714     4.983    
                         clock uncertainty           -0.189     4.793    
    SLICE_X1Y15          FDRE (Setup_fdre_C_CE)      -0.407     4.386    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[16]
  -------------------------------------------------------------------
                         required time                          4.386    
                         arrival time                          -4.123    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        2.797ns  (logic 1.191ns (42.586%)  route 1.606ns (57.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 5.697 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.673ns = ( 1.327 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.715     1.327    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.368 f  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=57, routed)          1.191     3.559    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X3Y15          LUT3 (Prop_lut3_I1_O)        0.150     3.709 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[63]_i_1/O
                         net (fo=24, routed)          0.415     4.123    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.load_payload
    SLICE_X1Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.541     5.697    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X1Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[24]/C
                         clock pessimism             -0.714     4.983    
                         clock uncertainty           -0.189     4.793    
    SLICE_X1Y15          FDRE (Setup_fdre_C_CE)      -0.407     4.386    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[24]
  -------------------------------------------------------------------
                         required time                          4.386    
                         arrival time                          -4.123    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        2.797ns  (logic 1.191ns (42.586%)  route 1.606ns (57.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 5.697 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.673ns = ( 1.327 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.715     1.327    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.368 f  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=57, routed)          1.191     3.559    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X3Y15          LUT3 (Prop_lut3_I1_O)        0.150     3.709 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[63]_i_1/O
                         net (fo=24, routed)          0.415     4.123    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.load_payload
    SLICE_X1Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.541     5.697    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X1Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[28]/C
                         clock pessimism             -0.714     4.983    
                         clock uncertainty           -0.189     4.793    
    SLICE_X1Y15          FDRE (Setup_fdre_C_CE)      -0.407     4.386    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[28]
  -------------------------------------------------------------------
                         required time                          4.386    
                         arrival time                          -4.123    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        2.797ns  (logic 1.191ns (42.586%)  route 1.606ns (57.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 5.697 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.673ns = ( 1.327 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.715     1.327    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.368 f  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=57, routed)          1.191     3.559    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X3Y15          LUT3 (Prop_lut3_I1_O)        0.150     3.709 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[63]_i_1/O
                         net (fo=24, routed)          0.415     4.123    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.load_payload
    SLICE_X1Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.541     5.697    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X1Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[30]/C
                         clock pessimism             -0.714     4.983    
                         clock uncertainty           -0.189     4.793    
    SLICE_X1Y15          FDRE (Setup_fdre_C_CE)      -0.407     4.386    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[30]
  -------------------------------------------------------------------
                         required time                          4.386    
                         arrival time                          -4.123    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        3.283ns  (logic 1.165ns (35.483%)  route 2.118ns (64.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.300ns = ( 5.700 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.673ns = ( 1.327 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.715     1.327    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.368 r  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=57, routed)          2.118     4.486    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X4Y16          LUT5 (Prop_lut5_I3_O)        0.124     4.610 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[23]_i_1/O
                         net (fo=1, routed)           0.000     4.610    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[23]
    SLICE_X4Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.544     5.700    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[23]/C
                         clock pessimism             -0.714     4.986    
                         clock uncertainty           -0.189     4.796    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.077     4.873    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[23]
  -------------------------------------------------------------------
                         required time                          4.873    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        3.283ns  (logic 1.165ns (35.484%)  route 2.118ns (64.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.673ns = ( 1.327 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.715     1.327    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.368 r  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=57, routed)          2.118     4.486    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X4Y15          LUT5 (Prop_lut5_I3_O)        0.124     4.610 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[40]_i_1/O
                         net (fo=1, routed)           0.000     4.610    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[40]
    SLICE_X4Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.545     5.701    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[40]/C
                         clock pessimism             -0.714     4.987    
                         clock uncertainty           -0.189     4.797    
    SLICE_X4Y15          FDRE (Setup_fdre_C_D)        0.079     4.876    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[40]
  -------------------------------------------------------------------
                         required time                          4.876    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        3.281ns  (logic 1.165ns (35.505%)  route 2.116ns (64.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.300ns = ( 5.700 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.673ns = ( 1.327 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.715     1.327    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.368 r  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=57, routed)          2.116     4.484    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X4Y16          LUT5 (Prop_lut5_I3_O)        0.124     4.608 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[18]_i_1/O
                         net (fo=1, routed)           0.000     4.608    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[18]
    SLICE_X4Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.544     5.700    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[18]/C
                         clock pessimism             -0.714     4.986    
                         clock uncertainty           -0.189     4.796    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.081     4.877    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[18]
  -------------------------------------------------------------------
                         required time                          4.877    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        3.273ns  (logic 0.580ns (17.719%)  route 2.693ns (82.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.300ns = ( 5.700 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.669ns = ( 1.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.720     1.331    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_aclk
    SLICE_X3Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     1.787 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/Q
                         net (fo=55, routed)          2.693     4.480    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.124     4.604 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[37]_i_1/O
                         net (fo=1, routed)           0.000     4.604    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[37]
    SLICE_X4Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.544     5.700    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[37]/C
                         clock pessimism             -0.714     4.986    
                         clock uncertainty           -0.189     4.796    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.079     4.875    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[37]
  -------------------------------------------------------------------
                         required time                          4.875    
                         arrival time                          -4.604    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out3_system_pll_0_0 rise@4.000ns)
  Data Path Delay:        3.222ns  (logic 1.165ns (36.161%)  route 2.057ns (63.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 5.697 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.673ns = ( 1.327 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -2.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -0.490    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.715     1.327    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     2.368 r  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=57, routed)          2.057     4.424    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X1Y15          LUT5 (Prop_lut5_I3_O)        0.124     4.548 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[16]_i_1/O
                         net (fo=1, routed)           0.000     4.548    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[16]
    SLICE_X1Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.541     5.697    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X1Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[16]/C
                         clock pessimism             -0.714     4.983    
                         clock uncertainty           -0.189     4.793    
    SLICE_X1Y15          FDRE (Setup_fdre_C_D)        0.031     4.824    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[16]
  -------------------------------------------------------------------
                         required time                          4.824    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                  0.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.311ns (45.511%)  route 0.372ns (54.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.267ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.603    -0.267    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.266    -0.001 r  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=57, routed)          0.372     0.372    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X5Y17          LUT5 (Prop_lut5_I3_O)        0.045     0.417 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[43]_i_1/O
                         net (fo=1, routed)           0.000     0.417    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[43]
    SLICE_X5Y17          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.845    -0.214    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X5Y17          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[43]/C
                         clock pessimism              0.239     0.025    
                         clock uncertainty            0.189     0.215    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.091     0.306    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.306    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.311ns (45.445%)  route 0.373ns (54.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.267ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.603    -0.267    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.266    -0.001 r  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=57, routed)          0.373     0.373    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X5Y17          LUT5 (Prop_lut5_I3_O)        0.045     0.418 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[47]_i_1/O
                         net (fo=1, routed)           0.000     0.418    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[47]
    SLICE_X5Y17          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.845    -0.214    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X5Y17          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[47]/C
                         clock pessimism              0.239     0.025    
                         clock uncertainty            0.189     0.215    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.092     0.307    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.418    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.311ns (39.812%)  route 0.470ns (60.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.267ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.603    -0.267    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.266    -0.001 r  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=57, routed)          0.470     0.469    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X4Y16          LUT5 (Prop_lut5_I3_O)        0.045     0.514 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[48]_i_1/O
                         net (fo=1, routed)           0.000     0.514    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[48]
    SLICE_X4Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.846    -0.213    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[48]/C
                         clock pessimism              0.239     0.026    
                         clock uncertainty            0.189     0.216    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.121     0.337    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.799%)  route 0.596ns (76.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.580    -0.290    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_aclk
    SLICE_X3Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.149 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/Q
                         net (fo=55, routed)          0.596     0.446    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.045     0.491 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[32]_i_1/O
                         net (fo=1, routed)           0.000     0.491    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[32]
    SLICE_X2Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.847    -0.212    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X2Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[32]/C
                         clock pessimism              0.239     0.027    
                         clock uncertainty            0.189     0.217    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.092     0.309    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.764%)  route 0.597ns (76.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.580    -0.290    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_aclk
    SLICE_X3Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.149 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/Q
                         net (fo=55, routed)          0.597     0.447    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.045     0.492 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.492    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[0]
    SLICE_X2Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.847    -0.212    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X2Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[0]/C
                         clock pessimism              0.239     0.027    
                         clock uncertainty            0.189     0.217    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.092     0.309    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.311ns (36.754%)  route 0.535ns (63.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.267ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.603    -0.267    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.266    -0.001 r  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=57, routed)          0.535     0.534    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X4Y16          LUT5 (Prop_lut5_I3_O)        0.045     0.579 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[37]_i_1/O
                         net (fo=1, routed)           0.000     0.579    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[37]
    SLICE_X4Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.846    -0.213    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[37]/C
                         clock pessimism              0.239     0.026    
                         clock uncertainty            0.189     0.216    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.121     0.337    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.311ns (37.773%)  route 0.512ns (62.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.267ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.603    -0.267    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.266    -0.001 r  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=57, routed)          0.512     0.512    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X5Y17          LUT5 (Prop_lut5_I3_O)        0.045     0.557 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[62]_i_1/O
                         net (fo=1, routed)           0.000     0.557    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[62]
    SLICE_X5Y17          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.845    -0.214    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X5Y17          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[62]/C
                         clock pessimism              0.239     0.025    
                         clock uncertainty            0.189     0.215    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.092     0.307    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.311ns (36.125%)  route 0.550ns (63.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.267ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.603    -0.267    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.266    -0.001 r  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=57, routed)          0.550     0.549    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.045     0.594 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[34]_i_1/O
                         net (fo=1, routed)           0.000     0.594    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[34]
    SLICE_X2Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.847    -0.212    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X2Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[34]/C
                         clock pessimism              0.239     0.027    
                         clock uncertainty            0.189     0.217    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.092     0.309    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 system_i/writer_0/inst/fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.311ns (35.744%)  route 0.559ns (64.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.267ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.603    -0.267    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.266    -0.001 r  system_i/writer_0/inst/fifo_0/FULL
                         net (fo=57, routed)          0.559     0.558    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_tready
    SLICE_X3Y18          LUT5 (Prop_lut5_I3_O)        0.045     0.603 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[19]_i_1/O
                         net (fo=1, routed)           0.000     0.603    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[19]
    SLICE_X3Y18          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.844    -0.215    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X3Y18          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[19]/C
                         clock pessimism              0.239     0.024    
                         clock uncertainty            0.189     0.214    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.091     0.305    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out3_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.186ns (19.220%)  route 0.782ns (80.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.580    -0.290    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/m_axis_aclk
    SLICE_X3Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.149 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold_reg/Q
                         net (fo=55, routed)          0.782     0.632    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_ready_hold
    SLICE_X3Y17          LUT5 (Prop_lut5_I2_O)        0.045     0.677 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r[50]_i_1/O
                         net (fo=1, routed)           0.000     0.677    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/p_0_in[50]
    SLICE_X3Y17          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.845    -0.214    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X3Y17          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[50]/C
                         clock pessimism              0.239     0.025    
                         clock uncertainty            0.189     0.215    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.092     0.307    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out3_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[61]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.518ns (19.805%)  route 2.097ns (80.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.674ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.715    -2.674    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X0Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.518    -2.156 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[61]/Q
                         net (fo=1, routed)           2.097    -0.058    system_i/writer_0/inst/s_axis_tdata[61]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[61]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[61])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[48]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.518ns (19.891%)  route 2.086ns (80.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.669ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.720    -2.669    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.518    -2.151 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[48]/Q
                         net (fo=1, routed)           2.086    -0.065    system_i/writer_0/inst/s_axis_tdata[48]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[48]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[48])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[49]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.456ns (17.689%)  route 2.122ns (82.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.670ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.719    -2.670    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X3Y17          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456    -2.214 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[49]/Q
                         net (fo=1, routed)           2.122    -0.092    system_i/writer_0/inst/s_axis_tdata[49]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[49]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[49])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[16]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.456ns (17.727%)  route 2.116ns (82.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.716    -2.673    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X1Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456    -2.217 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[16]/Q
                         net (fo=1, routed)           2.116    -0.101    system_i/writer_0/inst/s_axis_tdata[16]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[16])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[34]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.456ns (17.850%)  route 2.099ns (82.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.721    -2.668    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X2Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.456    -2.212 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[34]/Q
                         net (fo=1, routed)           2.099    -0.113    system_i/writer_0/inst/s_axis_tdata[34]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[34]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[34])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[30]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.456ns (17.875%)  route 2.095ns (82.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.716    -2.673    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X1Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456    -2.217 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[30]/Q
                         net (fo=1, routed)           2.095    -0.122    system_i/writer_0/inst/s_axis_tdata[30]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[30])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[53]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.456ns (17.974%)  route 2.081ns (82.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.666ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.723    -2.666    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X2Y14          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.456    -2.210 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[53]/Q
                         net (fo=1, routed)           2.081    -0.129    system_i/writer_0/inst/s_axis_tdata[53]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[53]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[53])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[57]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.518ns (20.393%)  route 2.022ns (79.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.674ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.715    -2.674    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X0Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.518    -2.156 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[57]/Q
                         net (fo=1, routed)           2.022    -0.134    system_i/writer_0/inst/s_axis_tdata[57]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[57]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[57])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[28]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.456ns (17.995%)  route 2.078ns (82.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.716    -2.673    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X1Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456    -2.217 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[28]/Q
                         net (fo=1, routed)           2.078    -0.139    system_i/writer_0/inst/s_axis_tdata[28]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[28])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[32]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.456ns (18.047%)  route 2.071ns (81.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.303ns = ( 1.697 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.721    -2.668    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X2Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.456    -2.212 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[32]/Q
                         net (fo=1, routed)           2.071    -0.141    system_i/writer_0/inst/s_axis_tdata[32]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[32]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.542     1.697    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.714     0.983    
                         clock uncertainty           -0.189     0.794    
    RAMB36_X0Y3          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[32])
                                                     -0.737     0.057    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[41]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.164ns (16.947%)  route 0.804ns (83.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.579    -0.291    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X0Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.127 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[41]/Q
                         net (fo=1, routed)           0.804     0.676    system_i/writer_0/inst/s_axis_tdata[41]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[41])
                                                      0.296     0.535    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[58]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.685%)  route 0.819ns (83.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.578    -0.292    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X0Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.128 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[58]/Q
                         net (fo=1, routed)           0.819     0.691    system_i/writer_0/inst/s_axis_tdata[58]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[58]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[58])
                                                      0.296     0.535    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[40]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.164ns (16.717%)  route 0.817ns (83.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.581    -0.289    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.125 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[40]/Q
                         net (fo=1, routed)           0.817     0.692    system_i/writer_0/inst/s_axis_tdata[40]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[40])
                                                      0.296     0.535    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[17]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.141ns (14.228%)  route 0.850ns (85.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.581    -0.289    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X3Y14          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.148 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[17]/Q
                         net (fo=1, routed)           0.850     0.702    system_i/writer_0/inst/s_axis_tdata[17]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[17])
                                                      0.296     0.535    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[36]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.164ns (16.492%)  route 0.830ns (83.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.581    -0.289    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X4Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.125 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[36]/Q
                         net (fo=1, routed)           0.830     0.705    system_i/writer_0/inst/s_axis_tdata[36]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[36]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[36])
                                                      0.296     0.535    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[56]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.164ns (16.427%)  route 0.834ns (83.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.578    -0.292    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X0Y16          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.128 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[56]/Q
                         net (fo=1, routed)           0.834     0.706    system_i/writer_0/inst/s_axis_tdata[56]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[56]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[56])
                                                      0.296     0.535    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 system_i/pulse_gen_0/inst/pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.231ns (27.519%)  route 0.608ns (72.481%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.556    -0.314    system_i/pulse_gen_0/inst/clk
    SLICE_X7Y22          FDRE                                         r  system_i/pulse_gen_0/inst/pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.173 r  system_i/pulse_gen_0/inst/pulse_reg[0]/Q
                         net (fo=12, routed)          0.255     0.081    system_i/util_vector_logic_0/Op1[0]
    SLICE_X6Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.126 r  system_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1, routed)           0.091     0.218    system_i/writer_1/inst/s_axis_tvalid
    SLICE_X6Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.263 r  system_i/writer_1/inst/fifo_0_i_1/O
                         net (fo=1, routed)           0.263     0.525    system_i/writer_1/inst/fifo_0_i_1_n_0
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.874    -0.185    system_i/writer_1/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.055    
                         clock uncertainty            0.189     0.244    
    RAMB36_X0Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.107     0.351    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.351    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[30]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.141ns (14.085%)  route 0.860ns (85.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.579    -0.291    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X1Y15          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.150 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[30]/Q
                         net (fo=1, routed)           0.860     0.710    system_i/writer_0/inst/s_axis_tdata[30]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[30])
                                                      0.296     0.535    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[63]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.070%)  route 0.861ns (85.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.581    -0.289    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X2Y14          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.148 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[63]/Q
                         net (fo=1, routed)           0.861     0.713    system_i/writer_0/inst/s_axis_tdata[63]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[63]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[63])
                                                      0.296     0.535    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[50]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out3_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.141ns (14.015%)  route 0.865ns (85.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.579    -0.291    system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/s_axis_aclk
    SLICE_X3Y17          FDRE                                         r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.150 r  system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[50]/Q
                         net (fo=1, routed)           0.865     0.715    system_i/writer_0/inst/s_axis_tdata[50]
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[50]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[50])
                                                      0.296     0.535    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out3_system_pll_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.061ns,  Total Violation       -0.079ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.061ns  (required time - arrival time)
  Source:                 system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/RST
                            (recovery check against rising-edge clock clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.456ns (37.887%)  route 0.748ns (62.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.307ns = ( 1.693 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.721ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.668    -2.721    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X9Y20          FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456    -2.265 r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/Q
                         net (fo=10, routed)          0.748    -1.517    system_i/writer_1/inst/aresetn
    RAMB36_X0Y2          FIFO36E1                                     f  system_i/writer_1/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.538     1.693    system_i/writer_1/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/RDCLK
                         clock pessimism             -0.714     0.979    
                         clock uncertainty           -0.189     0.790    
    RAMB36_X0Y2          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    -1.578    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.018ns  (required time - arrival time)
  Source:                 system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/RST
                            (recovery check against rising-edge clock clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_system_pll_0_0 rise@4.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.456ns (39.497%)  route 0.699ns (60.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.313ns = ( 1.687 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.721ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        1.668    -2.721    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X9Y20          FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456    -2.265 r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/Q
                         net (fo=10, routed)          0.699    -1.566    system_i/writer_0/inst/aresetn
    RAMB36_X0Y3          FIFO36E1                                     f  system_i/writer_0/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.156 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          1.532     1.687    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
                         clock pessimism             -0.714     0.973    
                         clock uncertainty           -0.189     0.784    
    RAMB36_X0Y3          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    -1.584    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                 -0.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/RST
                            (removal check against rising-edge clock clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.080%)  route 0.299ns (67.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.557    -0.313    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X9Y20          FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.172 r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/Q
                         net (fo=10, routed)          0.299     0.126    system_i/writer_0/inst/aresetn
    RAMB36_X0Y3          FIFO36E1                                     f  system_i/writer_0/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.050    
                         clock uncertainty            0.189     0.239    
    RAMB36_X0Y3          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589    -0.350    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_1/inst/fifo_0/RST
                            (removal check against rising-edge clock clk_out3_system_pll_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.680%)  route 0.319ns (69.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=5733, routed)        0.557    -0.313    system_i/system_configuration/cfg_0/inst/aclk
    SLICE_X9Y20          FDRE                                         r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.172 r  system_i/system_configuration/cfg_0/inst/WORDS[0].BITS[2].FDRE_inst/Q
                         net (fo=10, routed)          0.319     0.146    system_i/writer_1/inst/aresetn
    RAMB36_X0Y2          FIFO36E1                                     f  system_i/writer_1/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=56, routed)          0.874    -0.185    system_i/writer_1/inst/aclk
    RAMB36_X0Y2          FIFO36E1                                     r  system_i/writer_1/inst/fifo_0/WRCLK
                         clock pessimism              0.239     0.055    
                         clock uncertainty            0.189     0.244    
    RAMB36_X0Y2          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589    -0.345    system_i/writer_1/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.491    





