<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='76' type='IndexedMap&lt;std::pair&lt;RegClassOrRegBank, MachineOperand *&gt;, llvm::VirtReg2IndexFunctor&gt;'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='112' u='m' c='_ZN4llvm19MachineRegisterInfo20getRegUseDefListHeadEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='118' u='m' c='_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='627' u='m' c='_ZNK4llvm19MachineRegisterInfo11getRegClassEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='629' u='m' c='_ZNK4llvm19MachineRegisterInfo11getRegClassEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='644' u='m' c='_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='653' u='m' c='_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='661' u='m' c='_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='672' u='m' c='_ZN4llvm19MachineRegisterInfo20setRegClassOrRegBankEjRKNS_12PointerUnionIJPKNS_19TargetRegisterClassEPKNS_12RegisterBankEEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='749' u='m' c='_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv'/>
<offset>192</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='70'>/// VRegInfo - Information we keep for each virtual register.
  ///
  /// Each element in this list contains the register class of the vreg and the
  /// start of the use/def list for the register.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='49' u='m' c='_ZN4llvm19MachineRegisterInfoC1EPNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='60' u='m' c='_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='65' u='m' c='_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='148' u='m' c='_ZN4llvm19MachineRegisterInfo31createIncompleteVirtualRegisterENS_9StringRefE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='166' u='m' c='_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='175' u='m' c='_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterEjNS_9StringRefE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='175' u='m' c='_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterEjNS_9StringRefE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='192' u='m' c='_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='206' u='m' c='_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='212' u='m' c='_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv'/>
