Info: constrained 'rgb0' to bel 'X4/Y31/io0'
Info: constrained 'rgb1' to bel 'X5/Y31/io0'
Info: constrained 'rgb2' to bel 'X6/Y31/io0'
Warning: unmatched constraint 'pmod_1' (on line 4)
Warning: unmatched constraint 'pmod_2' (on line 5)
Warning: unmatched constraint 'pmod_3' (on line 6)
Warning: unmatched constraint 'pmod_4' (on line 7)
Warning: unmatched constraint 'pmoda_1' (on line 8)
Warning: unmatched constraint 'pmoda_2' (on line 9)
Warning: unmatched constraint 'pmoda_3' (on line 10)
Warning: unmatched constraint 'pmoda_4' (on line 11)
Info: constrained 'clki' to bel 'X12/Y0/io1'
Warning: unmatched constraint 'user_1' (on line 13)
Warning: unmatched constraint 'user_2' (on line 14)
Warning: unmatched constraint 'user_3' (on line 15)
Warning: unmatched constraint 'user_4' (on line 16)
Warning: unmatched constraint 'touch_1' (on line 17)
Warning: unmatched constraint 'touch_2' (on line 18)
Warning: unmatched constraint 'touch_3' (on line 19)
Warning: unmatched constraint 'touch_4' (on line 20)
Warning: unmatched constraint 'spi_mosi' (on line 21)
Warning: unmatched constraint 'spi_miso' (on line 22)
Warning: unmatched constraint 'spi_clk' (on line 23)
Warning: unmatched constraint 'spi_io2' (on line 24)
Warning: unmatched constraint 'spi_io3' (on line 25)
Warning: unmatched constraint 'spi_cs' (on line 26)
Info: constrained 'usb_dn' to bel 'X19/Y31/io0'
Info: constrained 'usb_dp' to bel 'X19/Y31/io1'
Info: constrained 'usb_dp_pu' to bel 'X12/Y31/io0'
Info: constraining clock net 'clki' to 48.00 MHz
Info: constraining clock net 'clk' to 48.00 MHz
Warning: net 'clk_3mhz' does not exist in design, ignoring clock constraint
Info: constraining clock net 'clk_12mhz' to 12.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: rgb1 use by SB_RGBA_DRV/SB_RGB_DRV RGBA_DRIVER, not creating SB_IO
Info: rgb0 use by SB_RGBA_DRV/SB_RGB_DRV RGBA_DRIVER, not creating SB_IO
Info: usb_dp feeds SB_IO u_usb_dp, removing $nextpnr_iobuf usb_dp.
Info: usb_dn feeds SB_IO u_usb_dn, removing $nextpnr_iobuf usb_dn.
Info: usb_dp_pu feeds SB_IO u_usb_pu, removing $nextpnr_obuf usb_dp_pu.
Info: rgb2 use by SB_RGBA_DRV/SB_RGB_DRV RGBA_DRIVER, not creating SB_IO
Info: Packing LUT-FFs..
Info:     1147 LCs used as LUT4 only
Info:      459 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      137 LCs used as DFF only
Info: Packing carries..
Info:       14 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        8 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained SB_RGBA_DRV 'RGBA_DRIVER' to X0/Y30/rgba_drv_0
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_O [reset] (fanout 363)
Info: promoting u_usb_cdc.clk_gate [cen] (fanout 181)
Info: promoting clk_12mhz (fanout 162)
Info: promoting u_app.rstn_SB_LUT4_I3_O [reset] (fanout 128)
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_1_O [reset] (fanout 73)
Info: promoting u_usb_cdc.u_bulk_endps[0].u_bulk_endp.app_rstn_SB_LUT4_I3_O [reset] (fanout 20)
Info: promoting u_app.state_d_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O [cen] (fanout 32)
Info: Constraining chains...
Info:       25 LCs used to legalise carry chains.
Info: Checksum: 0x57f241fc

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xc47d8615

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1776/ 5280    33%
Info: 	        ICESTORM_RAM:     4/   30    13%
Info: 	               SB_IO:     4/   96     4%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     1/    1   100%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 5 cells based on constraints.
Info: Creating initial analytic placement for 1674 cells, random placement wirelen = 46256.
Info:     at initial placer iter 0, wirelen = 256
Info:     at initial placer iter 1, wirelen = 140
Info:     at initial placer iter 2, wirelen = 271
Info:     at initial placer iter 3, wirelen = 171
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 276, spread = 7677, legal = 8527; time = 0.05s
Info:     at iteration #2, type ALL: wirelen solved = 486, spread = 6887, legal = 7511; time = 0.04s
Info:     at iteration #3, type ALL: wirelen solved = 943, spread = 6690, legal = 7091; time = 0.03s
Info:     at iteration #4, type ALL: wirelen solved = 1284, spread = 6025, legal = 6535; time = 0.04s
Info:     at iteration #5, type ALL: wirelen solved = 1533, spread = 5908, legal = 6678; time = 0.04s
Info:     at iteration #6, type ALL: wirelen solved = 1714, spread = 5548, legal = 6111; time = 0.03s
Info:     at iteration #7, type ALL: wirelen solved = 1843, spread = 5598, legal = 6105; time = 0.04s
Info:     at iteration #8, type ALL: wirelen solved = 1888, spread = 5645, legal = 6206; time = 0.03s
Info:     at iteration #9, type ALL: wirelen solved = 2194, spread = 5473, legal = 6210; time = 0.03s
Info:     at iteration #10, type ALL: wirelen solved = 2263, spread = 5216, legal = 6082; time = 0.04s
Info:     at iteration #11, type ALL: wirelen solved = 2384, spread = 5153, legal = 5995; time = 0.04s
Info:     at iteration #12, type ALL: wirelen solved = 2484, spread = 5382, legal = 5947; time = 0.03s
Info:     at iteration #13, type ALL: wirelen solved = 2612, spread = 5174, legal = 5849; time = 0.04s
Info:     at iteration #14, type ALL: wirelen solved = 2542, spread = 5111, legal = 5778; time = 0.03s
Info:     at iteration #15, type ALL: wirelen solved = 2594, spread = 5043, legal = 6438; time = 0.06s
Info:     at iteration #16, type ALL: wirelen solved = 2735, spread = 5183, legal = 5979; time = 0.03s
Info:     at iteration #17, type ALL: wirelen solved = 2789, spread = 5080, legal = 5819; time = 0.04s
Info:     at iteration #18, type ALL: wirelen solved = 2858, spread = 5043, legal = 5948; time = 0.03s
Info:     at iteration #19, type ALL: wirelen solved = 2939, spread = 5214, legal = 5684; time = 0.04s
Info:     at iteration #20, type ALL: wirelen solved = 3005, spread = 5092, legal = 6081; time = 0.06s
Info:     at iteration #21, type ALL: wirelen solved = 3043, spread = 5067, legal = 5980; time = 0.03s
Info:     at iteration #22, type ALL: wirelen solved = 3168, spread = 5055, legal = 6650; time = 0.05s
Info:     at iteration #23, type ALL: wirelen solved = 3280, spread = 5343, legal = 6197; time = 0.03s
Info:     at iteration #24, type ALL: wirelen solved = 3418, spread = 5240, legal = 6098; time = 0.04s
Info: HeAP Placer Time: 1.26s
Info:   of which solving equations: 0.74s
Info:   of which spreading cells: 0.12s
Info:   of which strict legalisation: 0.14s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 921, wirelen = 5684
Info:   at iteration #5: temp = 0.000000, timing cost = 885, wirelen = 4850
Info:   at iteration #10: temp = 0.000000, timing cost = 881, wirelen = 4652
Info:   at iteration #15: temp = 0.000000, timing cost = 887, wirelen = 4521
Info:   at iteration #20: temp = 0.000000, timing cost = 859, wirelen = 4471
Info:   at iteration #25: temp = 0.000000, timing cost = 861, wirelen = 4436
Info:   at iteration #25: temp = 0.000000, timing cost = 860, wirelen = 4439 
Info: SA placement time 1.42s

Info: Max frequency for clock 'clk_12mhz_$glb_clk': 29.88 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock                'clk': 28.72 MHz (FAIL at 48.00 MHz)

Info: Max delay <async>                    -> posedge clk               : 5.06 ns
Info: Max delay posedge clk                -> <async>                   : 11.05 ns
Info: Max delay posedge clk                -> posedge clk_12mhz_$glb_clk: 25.84 ns
Info: Max delay posedge clk_12mhz_$glb_clk -> posedge clk               : 13.43 ns

Info: Slack histogram:
Info:  legend: * represents 12 endpoint(s)
Info:          + represents [1,12) endpoint(s)
Info: [-13983,  -9315) |*****+
Info: [ -9315,  -4647) |****+
Info: [ -4647,     21) |********+
Info: [    21,   4689) |*********************************+
Info: [  4689,   9357) |************************************************************ 
Info: [  9357,  14025) |**************************+
Info: [ 14025,  18693) |******************************************+
Info: [ 18693,  23361) | 
Info: [ 23361,  28029) | 
Info: [ 28029,  32697) | 
Info: [ 32697,  37365) | 
Info: [ 37365,  42033) | 
Info: [ 42033,  46701) | 
Info: [ 46701,  51369) |**+
Info: [ 51369,  56037) |*+
Info: [ 56037,  60705) |********+
Info: [ 60705,  65373) |******+
Info: [ 65373,  70041) |****************+
Info: [ 70041,  74709) |********************+
Info: [ 74709,  79377) |***********************+
Info: Checksum: 0x56163f16

Info: Routing..
Info: Setting up routing queue.
Info: Routing 6268 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       40        959 |   40   959 |      5321|       0.22       0.22|
Info:       2000 |      271       1721 |  231   762 |      4598|       0.10       0.32|
Info:       3000 |      563       2429 |  292   708 |      3953|       0.10       0.42|
Info:       4000 |      821       3162 |  258   733 |      3268|       0.10       0.53|
Info:       5000 |     1222       3756 |  401   594 |      2771|       0.12       0.64|
Info:       6000 |     1544       4426 |  322   670 |      2199|       0.10       0.74|
Info:       7000 |     1921       5034 |  377   608 |      1721|       0.13       0.87|
Info:       8000 |     2216       5707 |  295   673 |      1106|       0.12       0.99|
Info:       9000 |     2514       6398 |  298   691 |       532|       0.10       1.10|
Info:       9591 |     2567       6937 |   53   539 |         0|       0.17       1.26|
Info: Routing complete.
Info: Router1 time 1.26s
Info: Checksum: 0x2a58c9cf

Info: Critical path report for clock 'clk_12mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source u_app.cmd_q_SB_DFFER_Q_3_DFFLC.O
Info:  1.8  3.2    Net u_app.cmd_q[4] budget 9.046000 ns (1,4) -> (1,4)
Info:                Sink u_app.state_d_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:91.8-98.37
Info:                  ../hdl/demo/app.v:122.21-122.26
Info:  1.3  4.4  Source u_app.state_d_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net u_app.state_d_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1] budget 9.046000 ns (1,4) -> (1,5)
Info:                Sink u_app.state_d_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  7.4  Source u_app.state_d_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_LC.O
Info:  3.1 10.5    Net u_app.state_d_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[1] budget 9.046000 ns (1,5) -> (1,8)
Info:                Sink u_app.state_d_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 11.3  Source u_app.state_d_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.1 14.4    Net u_app.state_d_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0] budget 9.046000 ns (1,8) -> (2,13)
Info:                Sink u_app.state_d_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 15.6  Source u_app.state_d_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I2_LC.O
Info:  1.8 17.4    Net u_app.state_d_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2] budget 9.046000 ns (2,13) -> (3,13)
Info:                Sink u_app.state_d_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 18.6  Source u_app.state_d_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_LC.O
Info:  1.8 20.4    Net u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0] budget 9.046000 ns (3,13) -> (2,14)
Info:                Sink u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_I1_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 21.7  Source u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_I1_SB_LUT4_O_2_LC.O
Info:  3.0 24.6    Net u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_I1[2] budget 9.046000 ns (2,14) -> (4,12)
Info:                Sink u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 25.8  Source u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_LC.O
Info:  3.0 28.8    Net in_data[4] budget 9.046000 ns (4,12) -> (7,13)
Info:                Sink u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q_SB_DFFER_Q_3_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.4-123.31
Info:                  ../../../usb_cdc/bulk_endp.v:112.4-126.39
Info:                  ../../../usb_cdc/in_fifo.v:21.18-21.31
Info:                  ../../../usb_cdc/usb_cdc.v:242.10-262.56
Info:  1.2 30.0  Setup u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q_SB_DFFER_Q_3_DFFLC.I0
Info: 11.0 ns logic, 19.1 ns routing

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_sie.data_d_SB_LUT4_O_5_LC.O
Info:  4.2  5.6    Net u_usb_cdc.sie_out_data[7] budget 0.725000 ns (10,5) -> (14,15)
Info:                Sink u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.4-123.31
Info:                  ../../../usb_cdc/sie.v:56.19-56.29
Info:                  ../../../usb_cdc/usb_cdc.v:152.4-188.49
Info:  1.3  6.9  Source u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_LC.O
Info:  1.8  8.7    Net u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] budget 0.725000 ns (14,15) -> (15,15)
Info:                Sink u_usb_cdc.u_ctrl_endp.dev_state_d_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  9.9  Source u_usb_cdc.u_ctrl_endp.dev_state_d_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 11.6    Net u_usb_cdc.u_ctrl_endp.dev_state_d_SB_LUT4_O_I3_SB_LUT4_O_I3[1] budget 0.725000 ns (15,15) -> (15,14)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 12.5  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 14.3    Net u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0] budget 0.725000 ns (15,14) -> (14,13)
Info:                Sink u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 15.5  Source u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_LC.O
Info:  3.0 18.4    Net u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I3_O[0] budget 0.725000 ns (14,13) -> (14,16)
Info:                Sink u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 19.7  Source u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_LC.O
Info:  1.8 21.5    Net u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_I3[1] budget 0.725000 ns (14,16) -> (14,16)
Info:                Sink u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 22.4  Source u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_LC.O
Info:  1.8 24.1    Net u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0] budget 0.725000 ns (14,16) -> (13,15)
Info:                Sink u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 25.4  Source u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_LC.O
Info:  1.8 27.2    Net u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2] budget 0.725000 ns (13,15) -> (13,14)
Info:                Sink u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 28.0  Source u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_LC.O
Info:  1.8 29.8    Net u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1] budget 0.724000 ns (13,14) -> (13,15)
Info:                Sink u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 31.0  Source u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_LC.O
Info:  1.8 32.8    Net u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2] budget 0.724000 ns (13,15) -> (14,16)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_10_D_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.8 33.6  Setup u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_10_D_SB_LUT4_O_LC.I3
Info: 12.3 ns logic, 21.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk':
Info: curr total
Info:  0.0  0.0  Source u_usb_dn.D_IN_0
Info:  3.7  3.7    Net dn_rx budget 19.599001 ns (19,31) -> (16,23)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.4-123.31
Info:                  ../../../usb_cdc/sie.v:647.4-659.32
Info:                  ../../../usb_cdc/phy_rx.v:62.18-62.25
Info:                  ../../../usb_cdc/usb_cdc.v:152.4-188.49
Info:  1.2  4.9  Setup u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info: 1.2 ns logic, 3.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_sie.u_phy_tx.nrzi_d_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_LC.O
Info:  4.2  5.6    Net u_usb_cdc.u_sie.u_phy_tx.data_q[0] budget 40.355999 ns (14,8) -> (16,18)
Info:                Sink dp_tx_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  6.9  Source dp_tx_SB_LUT4_O_LC.O
Info:  5.1 12.0    Net dp_tx budget 40.355999 ns (16,18) -> (19,31)
Info:                Sink u_usb_dp.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.4-123.31
Info:                  ../../../usb_cdc/sie.v:662.6-670.36
Info:                  ../../../usb_cdc/phy_tx.v:17.16-17.23
Info:                  ../../../usb_cdc/usb_cdc.v:152.4-188.49
Info: 2.6 ns logic, 9.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_12mhz_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_ready_q_SB_DFFER_Q_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net in_ready budget 10.743000 ns (4,9) -> (4,8)
Info:                Sink u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_ready_q_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.4-123.31
Info:                  ../../../usb_cdc/bulk_endp.v:112.4-126.39
Info:                  ../../../usb_cdc/in_fifo.v:170.21-170.35
Info:                  ../../../usb_cdc/usb_cdc.v:242.10-262.56
Info:  0.9  4.0  Source u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_ready_q_SB_LUT4_I3_LC.O
Info:  1.8  5.8    Net u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.RE_SB_LUT4_O_I2[1] budget 9.160000 ns (4,8) -> (3,7)
Info:                Sink u_app.lfsr_q_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  7.0  Source u_app.lfsr_q_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8  8.8    Net u_app.lfsr_q_SB_DFFER_Q_E_SB_LUT4_O_I0[2] budget 9.159000 ns (3,7) -> (2,6)
Info:                Sink u_app.lfsr_q_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  9.6  Source u_app.lfsr_q_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I3_LC.O
Info:  1.8 11.4    Net u_app.lfsr_q_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I3_O[3] budget 9.159000 ns (2,6) -> (2,6)
Info:                Sink u_app.state_d_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 12.6  Source u_app.state_d_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_LC.O
Info:  6.0 18.6    Net u_app.state_d_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O budget 9.159000 ns (2,6) -> (6,31)
Info:                Sink $gbuf_u_app.state_d_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  1.6 20.2  Source $gbuf_u_app.state_d_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.7 20.9    Net u_app.state_d_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce budget 9.159000 ns (6,31) -> (1,13)
Info:                Sink u_app.crc32_d_SB_LUT4_O_5_LC.CEN
Info:  0.1 21.0  Setup u_app.crc32_d_SB_LUT4_O_5_LC.CEN
Info: 7.2 ns logic, 13.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk_12mhz_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_consumed_q_SB_DFFR_Q_DFFLC.O
Info:  1.8  3.2    Net u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_clk_sq_SB_LUT4_I2_O[1] budget 3.834000 ns (3,6) -> (4,6)
Info:                Sink u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_consumed_q_SB_LUT4_I3_1_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.4-123.31
Info:                  ../../../usb_cdc/bulk_endp.v:131.4-145.50
Info:                  ../../../usb_cdc/out_fifo.v:178.21-178.39
Info:                  ../../../usb_cdc/usb_cdc.v:242.10-262.56
Info:  0.9  4.0  Source u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_consumed_q_SB_LUT4_I3_1_LC.O
Info:  1.8  5.8    Net u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_consumed_q_SB_LUT4_I3_1_O[2] budget 2.760000 ns (4,6) -> (5,6)
Info:                Sink u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  7.0  Source u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  8.8    Net u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] budget 2.760000 ns (5,6) -> (5,7)
Info:                Sink u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q_SB_DFFR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  9.6  Source u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q_SB_DFFR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.3 11.9    Net u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q_SB_DFFR_Q_3_D_SB_LUT4_O_I2[1] budget 2.759000 ns (5,7) -> (7,7)
Info:                Sink u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q_SB_DFFR_Q_3_D_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 13.1  Setup u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q_SB_DFFR_Q_3_D_SB_LUT4_O_LC.I2
Info: 5.5 ns logic, 7.6 ns routing

Info: Max frequency for clock 'clk_12mhz_$glb_clk': 33.30 MHz (PASS at 12.00 MHz)
Warning: Max frequency for clock                'clk': 29.75 MHz (FAIL at 48.00 MHz)

Info: Max delay <async>                    -> posedge clk               : 4.93 ns
Info: Max delay posedge clk                -> <async>                   : 11.96 ns
Info: Max delay posedge clk                -> posedge clk_12mhz_$glb_clk: 21.00 ns
Info: Max delay posedge clk_12mhz_$glb_clk -> posedge clk               : 13.09 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [-12784,  -8167) |******+
Info: [ -8167,  -3550) |***+
Info: [ -3550,   1067) |***********+
Info: [  1067,   5684) |****************************+
Info: [  5684,  10301) |*************************************+
Info: [ 10301,  14918) |************************************************************ 
Info: [ 14918,  19535) |****************************************+
Info: [ 19535,  24152) | 
Info: [ 24152,  28769) | 
Info: [ 28769,  33386) | 
Info: [ 33386,  38003) | 
Info: [ 38003,  42620) | 
Info: [ 42620,  47237) | 
Info: [ 47237,  51854) | 
Info: [ 51854,  56471) |****+
Info: [ 56471,  61088) |*******+
Info: [ 61088,  65705) |**********+
Info: [ 65705,  70322) |***************+
Info: [ 70322,  74939) |************+
Info: [ 74939,  79556) |**********************************+
24 warnings, 0 errors

Info: Program finished normally.
