Warning: file 'memory.vmh' for memory 'dMem' has a gap at addresses 5 to 67108863.
Warning: file 'memory.vmh' for memory 'iMem' has a gap at addresses 5 to 67108863.

Cycle          0 ----------------------------------------------------

cycle          0
Fetch : from Pc          0 , expanded inst : 30f400010000, 
irmovl $00000100,  %4

Cycle          1 ----------------------------------------------------

cycle          1
Decode : from Pc          0 , expanded inst : 30f400010000, 
irmovl $00000100,  %4
Fetch : from Pc          6 , expanded inst : 2040a04fb02f, 
rrmovl %4, %0

Cycle          2 ----------------------------------------------------

cycle          2
Decode : from Pc          6 , expanded inst : 2040a04fb02f, 
rrmovl %4, %0
Fetch : from Pc          8 , expanded inst : a04fb02f6120, 
push %4

Cycle          3 ----------------------------------------------------

cycle          3
Decode : from Pc          8 , expanded inst : a04fb02f6120, 
push %4
Fetch : from Pc         10 , expanded inst : b02f6120c00e, 
pop %2

Cycle          4 ----------------------------------------------------

cycle          4
On  4, writes        256   (wrE)
Decode : from Pc         10 , expanded inst : b02f6120c00e, 
pop %2
Fetch : from Pc         12 , expanded inst : 6120c00e0000, 
subl %2, %0
Stat update

Cycle          5 ----------------------------------------------------

cycle          5
On  0, writes        256   (wrE)
Stored        256 into        252
Decode : from Pc         12 , expanded inst : 6120c00e0000, 
subl %2, %0
Stat update

Cycle          6 ----------------------------------------------------

cycle          6
On  4, writes        252   (wrE)
Loaded        256 from        252
Decode : from Pc         12 , expanded inst : 6120c00e0000, 
subl %2, %0
Fetch : from Pc         14 , expanded inst : c00e00000000, 
mtc0 %0, %e
Stat update

Cycle          7 ----------------------------------------------------

cycle          7
On  4, writes        256   (wrE)
On  2, writes        256   (wrM)
Decode : from Pc         14 , expanded inst : c00e00000000, 
mtc0 %0, %e
Fetch : from Pc         16 , expanded inst : 00000000aaaa, 
halt
Stat update

Cycle          8 ----------------------------------------------------

cycle          8
Decode : from Pc         16 , expanded inst : 00000000aaaa, 
halt
Fetch : from Pc         17 , expanded inst : 000000aaaaaa, 
halt

Cycle          9 ----------------------------------------------------

cycle          9
On  0, writes          0   (wrE)
Decode : from Pc         17 , expanded inst : 000000aaaaaa, 
halt
Fetch : from Pc         18 , expanded inst : 0000aaaaaaaa, 
halt
Stat update

Cycle         10 ----------------------------------------------------

cycle         10
On 14, writes          0   (wrE)
Decode : from Pc         18 , expanded inst : 0000aaaaaaaa, 
halt
Fetch : from Pc         19 , expanded inst : 00aaaaaaaaaa, 
halt
Stat update

Cycle         11 ----------------------------------------------------
