                                                                                                               LTC2470/LTC2472
                                                                                                      Selectable 208sps/833sps,
                                                                                                 16-Bit ΔΣ ADCs with 10ppm/°C
                                                                                                       Max Precision Reference
Features                                                                                             Description
n   16-Bit Resolution                                                                                         The LTC®2470/LTC2472 are small, 16-bit analog-to-digital
n   Internal, High Accuracy Reference—10ppm/°C (Max)                                                          converters with an integrated precision reference and
n   Single-Ended (LTC2470) or Differential (LTC2472)                                                          a selectable 208sps or 833sps output rate. They use a
n   Selectable 208sps/833sps Output Rate                                                                      single 2.7V to 5.5V supply and communicate through a
n   1mV Offset Error                                                                                          SPI Interface. The LTC2470 is single-ended with a 0V to
n   0.01% Gain Error                                                                                          VREF input range and the LTC2472 is differential with a
n   Single Conversion Settling Time for Multiplexed                                                           ±VREF input range. Both ADC’s include a 1.25V integrated
    Applications                                                                                              reference with 2ppm/°C drift performance and 0.1% initial
n   Single-Cycle Operation with Auto Shutdown                                                                 accuracy. The converters are available in a 12-pin DFN
n   3.5mA (Typ) Supply Current                                                                                3mm × 3mm package or an MSOP-12 package. They
n   2µA (Max) Sleep Current                                                                                   include an integrated oscillator and perform conversions
n   Internal Oscillator—No External Components                                                                with no latency for multiplexed applications. The LTC2470/
    Required                                                                                                  LTC2472 include a proprietary input sampling scheme
n   SPI Interface                                                                                             that reduces the average input current several orders of
n   Small 12-Lead, 3mm × 3mm DFN and MSOP                                                                     magnitude when compared to conventional delta sigma
    Packages                                                                                                  converters.
                                                                                                              Following a single conversion, the LTC2470/LTC2472
Applications                                                                                                  automatically power down the converter and can also be
n   System Monitoring                                                                                         configured to power down the reference. When both the
n   Environmental Monitoring                                                                                  ADC and reference are powered down, the supply current
n   Direct Temperature Measurements                                                                           is reduced to 200nA.
n   Instrumentation
                                                                                                              The LTC2470/LTC2472 include a user selectable 208sps
n   Industrial Process Control
                                                                                                              or 833sps output rate and due to a large oversampling
n   Data Acquisition
                                                                                                              ratio (8,192 at 208sps and 2,048 at 833sps) have relaxed
n   Embedded ADC Upgrades
                                                                                                              anti-aliasing requirements.
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and
No Latency ∆∑ is a trademark of Linear Technology Corporation. All other trademarks are the
property of their respective owners. Protected by U.S. Patents, including 6208279, 6411242,
7088280, 7164378.
Typical Application                                                                                                                                                 VREF vs Temperature
                                                                                                                                                       1.2520
                                                                            2.7V TO 5.5V
                                                                                                                                                       1.2515
                                                                                                                        REFERENCE OUTPUT VOLTAGE (V)
                                         0.1µF                    0.1µF                  0.1µF         10µF
                                                                                                                                                       1.2510
                               0.1µF                                                                                                                   1.2505
                                                        REFOUT        COMP VCC
                                                  IN+                         SCK                                                                      1.2500
                    10k         10k                                                              SPI
                                                                 LTC2472      SDO
                                                                                                 INTERFACE                                             1.2495
                                                  IN–                            CS
                                          0.1µF                                                                                                        1.2490
                    10k         R                        REF–               GND
                                                                                                                                                       1.2485
                                                                                  24702 TA01a
                                                                                                                                                       1.2480
                                                                                                                                                             –50   –30   –10 10     30    50   70       90
                                                                                                                                                                           TEMPERATURE (°C)
                                                                                                                                                                                               24702 TA01b
                                                                                                                                                                                                             24702fb
                                                                           For more information www.linear.com/LTC2470                                                                                        1


LTC2470/LTC2472
Absolute Maximum Ratings
(Notes 1, 2)
Supply Voltage (VCC).................................... –0.3V to 6V               Storage Temperature Range................... –65°C to 150°C
Analog Input Voltage                                                               Operating Temperature Range
(VIN+, VIN –, VIN, VREF –,                                                             LTC2470C/LTC2472C................................ 0°C to 70°C
VCOMP, VREFOUT )............................–0.3V to (VCC + 0.3V)                      LTC2470I/LTC2472I..............................–40°C to 85°C
Digital Voltage
(VSDI, VSDO, VSCK, VCS).................–0.3V to (VCC + 0.3V)
Pin Configuration
 LTC2472                                                                         LTC2472
                                    TOP VIEW
                                                                                                                      TOP VIEW
                   REFOUT     1                    12 VCC
                              2                    11 GND                                            REFOUT    1                       12  VCC
                     COMP
                                                         –                                            COMP     2                       11  GND
                         CS   3        13          10 IN                                                  CS   3                       10  IN–
                        SDI   4       GND           9 IN+                                                SDI   4                       9   IN+
                       SCK    5                     8 REF–                                              SCK    5                       8   REF–
                       SDO    6                     7 GND                                               SDO    6                       7   GND
                                   DD PACKAGE                                                                       MS PACKAGE
                      12-LEAD (3mm × 3mm) PLASTIC DFN                                                          12-LEAD PLASTIC MSOP
                           TJMAX = 125°C, θJA = 43°C/W                                                       TJMAX = 125°C, θJA = 130°C/W
             EXPOSED PAD (PIN 13) PCB GROUND CONNECTION OPTIONAL
 LTC2470                                                                         LTC2470
                                    TOP VIEW
                                                                                                                      TOP VIEW
                   REFOUT     1                    12 VCC
                              2                    11 GND                                            REFOUT    1                       12  VCC
                     COMP
                                                                                                      COMP     2                       11  GND
                         CS   3        13          10 GND                                                 CS   3                       10  GND
                        SDI   4       GND           9 IN                                                       4
                                                                                                         SDI                           9   IN
                       SCK    5                     8 REF–                                              SCK    5                       8   REF–
                       SDO    6                     7 GND                                               SDO    6                       7   GND
                                   DD PACKAGE                                                                       MS PACKAGE
                      12-LEAD (3mm × 3mm) PLASTIC DFN                                                          12-LEAD PLASTIC MSOP
                           TJMAX = 125°C, θJA = 43°C/W                                                       TJMAX = 125°C, θJA = 130°C/W
             EXPOSED PAD (PIN 13) PCB GROUND CONNECTION OPTIONAL
Order Information
LEAD FREE FINISH             TAPE AND REEL                     PART MARKING*             PACKAGE DESCRIPTION                              TEMPERATURE RANGE
LTC2470CDD#PBF               LTC2470CDD#TRPBF                  LFPV                      12-Lead Plastic (3mm × 3mm) DFN                  0°C to 70°C
LTC2470IDD#PBF               LTC2470IDD#TRPBF                  LFPV                      12-Lead Plastic (3mm × 3mm) DFN                  –40°C to 85°C
LTC2470CMS#PBF               LTC2470CMS#TRPBF                  2470                      12-Lead Plastic MSOP                             0°C to 70°C
LTC2470IMS#PBF               LTC2470IMS#TRPBF                  2470                      12-Lead Plastic MSOP                             –40°C to 85°C
LTC2472CDD#PBF               LTC2472CDD#TRPBF                  LFGV                      12-Lead Plastic (3mm × 3mm) DFN                  0°C to 70°C
LTC2472IDD#PBF               LTC2472IDD#TRPBF                  LFGV                      12-Lead Plastic (3mm × 3mm) DFN                  –40°C to 85°C
                                                                                                                                                         24702fb
2                                                          For more information www.linear.com/LTC2470


                                                                                                           LTC2470/LTC2472
order information
LEAD FREE FINISH               TAPE AND REEL                  PART MARKING*            PACKAGE DESCRIPTION                         TEMPERATURE RANGE
LTC2472CMS#PBF                 LTC2472CMS#TRPBF               2472                      12-Lead Plastic MSOP                       0°C to 70°C
LTC2472IMS#PBF                 LTC2472IMS#TRPBF               2472                      12-Lead Plastic MSOP                       –40°C to 85°C
Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/
Electrical Characteristics                                           The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. (Note 2)
PARAMETER                                     CONDITIONS                                                                MIN         TYP      MAX      UNITS
Resolution                                                                                                                           16                  Bits
Integral Nonlinearity                         Output Rate 208sps (Note 4)                                       l                     2       8.5        LSB
                                              Output Rate 833sps (Note 4)                                       l                     8       16         LSB
Offset Error                                                                                                    l                    ±1      ±2.5         mV
Offset Error Drift                                                                                                                  0.05             LSB/°C
Gain Error                                                                                                      l                  ±0.01     ±0.25   % of FS
Gain Error Drift                                                                                                l                   0.15             LSB/°C
Transition Noise                                                                                                                      3               µVRMS
Power Supply Rejection DC                                                                                                            80                   dB
Analog Inputs                           The l denotes the specifications which apply over the full operating temperature range, otherwise
specifications are at TA = 25°C.
SYMBOL                 PARAMETER                                 CONDITIONS                                           MIN        TYP        MAX       UNITS
VIN +                  Positive Input Voltage Range              LTC2472                                      l        0                    VREF            V
VIN –                  Negative Input Voltage Range              LTC2472                                      l        0                    VREF            V
VIN                    Input Voltage Range                       LTC2470                                      l        0                    VREF            V
VOR  +, V
          UR
             +         Overrange/Underrange Voltage, IN+         VIN – = 0.625V                                                    8                     LSB
VOR , VUR–
     –                 Overrange/Underrange Voltage, IN–         VIN + = 0.625V                                                    8                     LSB
CIN                    IN+, IN–, IN Sampling Capacitance                                                                        0.35                       pF
IDC_LEAK(IN+, IN–, IN) IN+, IN– DC Leakage Current (LTC2472)     VIN = GND (Note 5)                           l       –10         ±1         10           nA
                       IN DC Leakage Current (LTC2470)           VIN = VCC (Note 5)                           l       –10         ±1         10           nA
ICONV                  Input Sampling Current (Note 8)                                                                            50                      nA
VREF                   Reference Output Voltage                                                               l      1.247      1.25       1.253            V
                       Reference Voltage Coefficient             (Note 9)
                                                                 C-Grade                                      l                   ±2        ±10      ppm/°C
                                                                 I-Grade                                                          ±5                 ppm/°C
                       Reference Line Regulation                 2.7V ≤ VCC ≤ 5.5V                                               –90                      dB
                       Reference Short Circuit Current           VCC = 5.5, Forcing Output to GND             l                              35           mA
                       COMP Pin Short Circuit Current            VCC = 5.5, Forcing Output to GND             l                             200           µA
                       Reference Load Regulation                 2.7V ≤ VCC ≤ 5.5V, IOUT = 100μA Sourcing                        3.5                 mV/mA
                       Reference Output Noise Density            CCOMP= 0.1μF, CREFOUT = 0.1μF, At f =                            30                 nV/√Hz
                                                                 1ksps
                                                                                                                                                      24702fb
                                                         For more information www.linear.com/LTC2470                                                    3


LTC2470/LTC2472
Power Requirements                                           The l denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C.
SYMBOL                  PARAMETER                                          CONDITIONS                                    MIN         TYP        MAX     UNITS
VCC                     Supply Voltage                                                                            l       2.7                    5.5         V
ICC                     Supply Current
                          Conversion                                       CS = GND (Note 6) LTC2472              l                   3.5         5        mA
                          Conversion                                       CS = GND (Note 6) LTC2470              l                   2.5         4        mA
                          Nap                                              CS = VCC (Note 6)                      l                  800        1500        µA
                          Sleep                                            CS = VCC (Note 6)                      l                   0.2         2         µA
Digital Inputs and Digital Outputs                                                             The l denotes the specifications which apply over the full
operating temperature range, otherwise specifications are at TA = 25°C. (Note 2)
SYMBOL                  PARAMETER                                    CONDITIONS                                        MIN         TYP        MAX       UNITS
VIH                     High Level Input Voltage                                                                l   VCC – 0.3                                 V
VIL                     Low Level Input Voltage                                                                 l                              0.3            V
IIN                     Digital Input Current                                                                   l      –10                      10          µA
CIN                     Digital Input Capacitance                                                                                   10                      pF
VOH                     High Level Output Voltage                    IO = –800µA                                l   VCC – 0.5                                 V
VOL                     Low Level Output Voltage                     IO = 1.6mA                                 l                              0.4            V
IOZ                     Hi-Z Output Leakage Current                                                             l      –10                      10          µA
Timing Characteristics The l denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C.
SYMBOL                  PARAMETER                                    CONDITIONS                                        MIN        TYP         MAX       UNITS
tCONV1                  Conversion Time                              SPD = 0                                    l      3.2          4          4.8         ms
tCONV2                  Conversion Time                              SPD = 1                                    l      0.8          1          1.2         ms
fSCK                    SCK Frequency Range                                                                     l                               2         MHz
tlSCK                   SCK Low Period                               (Note 7)                                   l      250                                  ns
thSCK                   SCK High Period                              (Note 7)                                   l      250                                  ns
t1                      CS Falling Edge to SDO Low Z                 (Note 7)                                   l       0                      100          ns
t2                      CS Rising Edge to SDO High Z                 (Note 7)                                   l       0                      100          ns
t3                      CS Falling Edge to SCK Falling Edge          (Note 7)                                   l      100                                  ns
t4                      SDI Setup Before SCK↑                        (Notes 3, 7)                               l      100                                  ns
t5                      SDI Hold After SCK↑                          (Notes 3, 7)                               l      100                                  ns
tKQ                     SCK Falling Edge to SDO Valid                (Note 7)                                   l       0                      100          ns
Note 1: Stresses beyond those listed under Absolute Maximum Ratings                  Note 5: CS = VCC. A positive current is flowing into the DUT pin.
may cause permanent damage to the device. Exposure to any Absolute                   Note 6: SCK = VCC or GND. SDO is high impedance.
Maximum Rating condition for extended periods may affect device                      Note 7: See Figure 5.
reliability and lifetime.
                                                                                     Note 8: Input sampling current is the average input current drawn from
Note 2. All voltage values are with respect to GND. VCC = 2.7V to 5.5V               the input sampling network while the LTC2470/LTC2472 is actively
unless otherwise specified.                                                          sampling the input.
             VREFCM = VREF/2, FS = VREF, –VREF ≤ VIN ≤ VREF                          Note 9: Temperature coefficient is calculated by dividing the maximum
             VIN = VIN+ – VIN –, VINCM = (VIN+ + VIN –)/2. (LTC2472)                 change in output voltage by the specified temperature range.
Note 3. Guaranteed by design, not subject to test.
Note 4. Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual endpoints of the transfer curve.
                                                                                                                                                        24702fb
4                                                            For more information www.linear.com/LTC2470


                                                                                                                                                                                                                LTC2470/LTC2472
Typical Performance Characteristics                                                                                                                                   (TA = 25°C, unless otherwise noted)
                                   Integral Nonlinearity                                                                  Integral Nonlinearity                                                                                                    Maximum INL vs Temperature
                              3                                                                                       3                                                                                                                        6
                                VCC = 2.7V                                                                                                                                                                                                         OUTPUT RATE = 208sps
                                TA = –45°C, 25°C, 90°C
                              2 OUTPUT RATE = 208sps                                                                  2                                                                                                                        4
                                                                                                                                                                                                                                                                    VCC = 5.5V
                              1                                                                                       1                                                                                                                        2
          INL (LSB)                                                                           INL (LSB)                                                                                                        INL (LSB)
                                                                                                                                                                                                                                                       VCC = 4.1V
                              0                                                                                       0                                                                                                                        0
                             –1                                                                                      –1                                                                                                                       –2      VCC = 2.7V
                             –2                                                                                      –2 VCC = 5.5V                                                                                                            –4
                                                                                                                         TA = –45°C, 25°C, 90°C
                                                                                                                         OUTPUT RATE = 208sps
                             –3                                                                                      –3                                                                                                                       –6
                              –1.25    –0.75   –0.25    0.25   0.75          1.25                                     –1.25    –0.75   –0.25    0.25  0.75              1.25                                                                    –50   –30   –10 10     30    50   70      90
                                       DIFFERENTIAL INPUT VOLTAGE (V)                                                         DIFFERENTIAL INPUT VOLTAGE (V)                                                                                                  TEMPERATURE (°C)
                                                                        24702 G01                                                                                  24702 G02                                                                                                       24702 G03
                                   Offset Error vs Temperature                                                            ADC Gain Error vs Temperature                                                                                            Transition Noise vs Temperature
                             35                                                                                      50                                                                                                                       10
                                                                                                                                                                                                                                               9
                             30                                                                                      40
                                                    VCC = 5.5V                                                                                                                                                                                 8
                                                                                                                                                                                                                  TRANSITION NOISE RMS (µV)
                                                                                              ADC GAIN ERROR (LSB)
                             25                                                                                                        VCC = 5.5V
        OFFSET ERROR (LSB)
                                                                                                                                                                                                                                               7
                                                                                                                     30
                                                                                                                                                                                                                                               6                    VCC = 5.5V
                             20
                                                                                                                     20                                                                                                                        5
                                                          VCC = 4.1V
                             15
                                                                                                                                                                                                                                               4
                                                                                                                     10            VCC = 4.1V
                             10                                                                                                                                                                                                                3
                                                                                                                                                                                                                                                             VCC = 2.7V
                                            VCC = 2.7V                                                                                                                                                                                         2
                                                                                                                      0
                              5                                                                                                    VCC = 2.7V
                                                                                                                                                                                                                                               1
                              0                                                                                 –10                                                                                                                            0
                               –50    –30    –10 10     30    50       70      90                                  –50 –30         –10 10   30    50          70      90                                                                        –50   –30   –10 10     30    50   70      90
                                               TEMPERATURE (°C)                                                                      TEMPERATURE (°C)                                                                                                         TEMPERATURE (°C)
                                                                        24702 G04                                                                                  24702 G05                                                                                                       24702 G06
                                   Conversion Mode Power Supply                                                           Sleep Mode Power Supply
                                   Current vs Temperature                                                                 Current vs Temperature                                                                                                   VREF vs Temperature
                             4.0                                                                              350                                                                                               1.2508
                             3.9
                                             VCC = 5.5V                                                       300
                                                                                                                                                                                REFERENCE OUTPUT VOLTAGE (V)
                                                                                                                                                                                                                1.2507
                             3.8                                                                                                                 VCC = 5.5V
CONVERSION CURRENT (mA)
                                                                                                              250
                                                                                    SLEEP CURRENT (nA)
                             3.7
                                                  VCC = 4.1V                                                                                                                                                    1.2506
                             3.6
                                                                                                              200
                             3.5                                                                                                                                                                                1.2505
                                                                                                              150                   VCC = 4.1V
                             3.4
                                            VCC = 2.7V                                                                                                                                                          1.2504
                             3.3                                                                              100
                             3.2
                                                                                                                                                                                                                1.2503
                                                                                                                     50                          VCC = 2.7V
                             3.1
                             3.0                                                                                      0                                                                                         1.2502
                                –50   –30    –10 10     30    50       70      90                                      –50   –30   –10 10     30    50         70          90                                         –50                             –30   –10 10     30    50   70      90
                                               TEMPERATURE (°C)                                                                      TEMPERATURE (°C)                                                                                                         TEMPERATURE (°C)
                                                                        24702 G07                                                                                  24702 G08                                                                                                       24702 G09
                                                                                                                                                                                                                                                                                       24702fb
                                                                                                      For more information www.linear.com/LTC2470                                                                                                                                       5


   LTC2470/LTC2472
    Typical Performance Characteristics                                                                                                           (TA = 25°C, unless otherwise noted)
                        Power Supply Rejection
                        vs Frequency Applied to VCC                                                   Conversion Time vs Temperature                                     VREF vs VCC
                   0                                                                            4.4                                                           1.250345
                            TA = 25°C                                                                                                                                    TA = 25°C
                                                                                                                                                              1.250340
                 –20                                                                            4.3
                                                                                                                   VCC = 2.7V
                                                                                                                                                              1.250335
                                                                         CONVERSION TIME (ms)
                 –40                                                                            4.2
REJECTION (dB)
                                                                                                                                                              1.250330
                 –60                                                                            4.1                      VCC = 4.1V                    VREF (V)
                                                                                                                                                              1.250325
                                                                                                                                                              1.250320
                 –80                                                                            4.0
                                                                                                                                                              1.250315
                                                                                                                            VCC = 5.5V
                 –100                                                                           3.9
                                                                                                                                                              1.250310
                 –120                                                                           3.8                                                           1.250305
                        1      10   100 1k 10k 100k         1M    10M                              –50   –25    0    25     50        75         100                  2.0   2.5   3.0   3.5     4.0 4.5   5.0   5.5    6.0
                                    FREQUENCY AT VCC (Hz)                                                      TEMPERATURE (°C)                                                               VCC (V)
                                                            24702 G010                                                                     24702 G11                                                             24702 G12
   Pin Functions
   REFOUT (Pin 1): Reference Output Pin. Nominally 1.25V,                                                               SDO (Pin 6): Three-State Serial Data Output. SDO is used
   this voltage sets the full-scale input range of the ADC. For                                                         for serial data output during the DATA INPUT/OUTPUT
   noise and reference stability connect to a 0.1µF capacitor                                                           state. This pin goes Hi-Z when CS is high.
   tied to GND. This capacitor value must be less than or
                                                                                                                        GND (Pins 7, 11, Exposed Pad Pin 13 – DFN Package):
   equal to the capacitor tied to the reference compensation
                                                                                                                        Ground. Connect directly to the ground plane through a
   pin (COMP). REFOUT cannot be overdriven by an external
                                                                                                                        low impedance connection.
   reference.
                                                                                                                        REF– (Pin 8): Negative Reference Input to the ADC. The
   COMP (Pin 2): Internal Reference Compensation Pin. For                                                               voltage on this pin sets the zero input to the ADC. This
   low noise and reference stability, tie a 0.1μF capacitor                                                             pin should be tied directly to ground or the ground sense
   to GND.
                                                                                                                        of the input sensor.
   CS (Pin 3): Chip Select (Active LOW) Digital Input. A LOW
                                                                                                                        IN+ (LTC2472), IN (LTC2470) (Pin 9): Positive input volt-
   on this pin enables the SDO output. A HIGH on this pin                                                               age for the LTC2472 differential device. ADC input for the
   places the SDO output pin in a high impedance state and                                                              LTC2470 single-ended device.
   any inputs on SDI and SCK will be ignored.
                                                                                                                        IN– (LTC2472), GND (LTC2470) (Pin 10): Negative input
   SDI (Pin 4): Serial Data Input Pin. This pin is used to pro-                                                         voltage for the LTC2472 differential device. GND for the
   gram the sleep mode and the 208sps/833sps output rate.
                                                                                                                        LTC2470 single-ended device.
   SCK (Pin 5): Serial Clock Input. SCK synchronizes the
                                                                                                                        VCC (Pin 12): Positive Supply Voltage. Bypass to GND
   serial data input/output. Once the conversion is complete,                                                           with a 10μF capacitor in parallel with a low-series-induc-
   a new data bit is produced at the SDO pin following each                                                             tance 0.1μF capacitor located as close to the device as
   SCK falling edge. Data is shifted into the SDI pin on each                                                           possible.
   rising edge of SCK.
                                                                                                                                                                                                                24702fb
   6                                                                                            For more information www.linear.com/LTC2470


                                                                                                           LTC2470/LTC2472
Block Diagram
                                                                          1             2        12
                                                                              REFOUT       COMP       VCC
                                                                                                                       3
                                                                                                                CS
                                                                             INTERNAL                                  5
                                                    ΔΣ A/D                  REFERENCE                  SPI    SCK
                                9
                                     IN+          CONVERTER                                       INTERFACE            6
                                     (IN)                                                                     SDO
                                                                           DECIMATING                                  4
                                                                  –         SINC FILTER                        SDI
                                                    ΔΣ A/D
                                10
                                     IN–          CONVERTER
                                     (GND)                                                         INTERNAL
                                                                                                 OSCILLATOR
                                                         REF–               7, 11, 13 DD PACKAGE     GND
                                                      8
                                                                                7, 11 MS PACKAGE                24702 BD
                                 ( ) PARENTHESIS INDICATE LTC2470
                                                       Figure 1. Functional Block Diagram
Applications Information
Converter Operation                                                                                          POWER-ON RESET
Converter Operation Cycle                                                                                         CONVERT
The LTC2470/LTC2472 are low power, delta sigma, analog
to digital converters with a simple SPI interface and a user                                                     SLEEP/NAP
selected 208sps/833sps output rate (see Figure 1). The
LTC2472 has a fully differential input while the LTC2470 is
single-ended. Both are pin and software compatible. Their                                               NO
                                                                                                                 CS = LOW?
operation is composed of three distinct states: CONVERT,
SLEEP/NAP, and DATA INPUT/OUTPUT. The operation
begins with the CONVERT state (see Figure 2). Once the                                                                   YES
conversion is finished, the converter automatically pow-
ers down (NAP) or under user control, both the converter                                                    DATA INPUT/OUTPUT
and reference are powered down (SLEEP). The conversion
result is held in a static register while the device is in this
                                                                                                               16TH FALLING
state. The cycle concludes with the DATA INPUT/OUTPUT                                                   NO      EDGE OF SCK   YES
state. Once all 16-bits are read or an abort is initiated the                                                          OR
                                                                                                                 CS = HIGH?
                                                                                                                              24602 F02
device begins a new conversion.
The CONVERT state duration is determined by the
LTC2470/LTC2472 conversion time (nominally 4ms or                                       Figure 2. LTC2470/LTC2472 State Transition Diagram
1ms depending on the selected output rate). Once started,
this operation can not be aborted except by a low power                        While in the SLEEP/NAP state, when chip select input is
supply condition (VCC < 2.1V) which generates an internal                      HIGH (CS = HIGH), the LTC2470/LTC2472’s converters are
power-on reset signal.                                                         powered down. This reduces the supply current by approxi-
                                                                               mately 70%. While in the NAP state the reference remains
After the completion of a conversion, the LTC2470/LTC2472
                                                                               powered up. The user can power down both the reference
enters the SLEEP/NAP state and remains there until the
chip select is LOW (CS = LOW). Following this condition,                       and the converter by enabling the sleep mode during the
the ADC transitions into the DATA INPUT/OUTPUT state.                          DATA INPUT/OUTPUT state. Once the next conversion is
                                                                                                                                           24702fb
                                                     For more information www.linear.com/LTC2470                                            7


LTC2470/LTC2472
applications information
complete, the SLEEP state is entered and power is reduced                                                        from MSB to LSB. The user can reliably latch this data
to 2μA (maximum). The reference is powered up once CS                                                            on every rising edge of the external serial clock signal
is brought low. The reference startup time is 12ms (if the                                                       driving the SCK pin.
reference and compensation capacitor values are both                                                             During the DATA INPUT/OUTPUT state, the LTC2470/
0.1μF). As the reference and compensation capacitors are                                                         LTC2472 can be programmed to SLEEP or NAP (default)
decreased, the startup time is reduced (see Figure 3), but                                                       and the output rate can be updated. Data is shifted into
the transition noise increases (see Figure 4).                                                                   the device through the SDI pin on the rising edge of SCK.
Upon entering the DATA INPUT/OUTPUT state, SDO                                                                   The input word is 4 bits. If the first bit EN1 = 1 and the
outputs the sign (D15) of the conversion result. During                                                          second bit EN2 = 0 the device is enabled for programming.
this state, the ADC shifts the conversion result serially                                                        The following two bits (SPD and SLP) will be written into
through the SDO output pin under the control of the SCK                                                          the device. SPD is used to select the output rate. If SPD =
input pin. There is no latency in generating this data and                                                       0 (Default) the output rate is 208sps and SPD = 1 sets a
the result corresponds to the last completed conversion.                                                         833sps output rate. The next bit (SLP) enables the sleep
A new bit of data appears at the SDO pin following each                                                          or nap mode. If SLP = 0 (default) the reference remains
falling edge detected at the SCK input pin and appears                                                           powered up at the end of each conversion cycle. If SLP =
                                                                                                                 1, the reference powers down following the next conver-
                                     250                                                                         sion cycle. The remaining 12 SDI input bits are ignored
                                     200
                                                                                                                 (don’t care).
                                                VCC = 2.7V
                                                                                                                 SDI may also be tied directly to GND or VDD in order to
                                     150
                                                                                                                 simplify the user interface. If SDI is tied LOW the output
        TIME (ms)
                                                        VCC = 4.1V
                                     100                                                                         rate is 208sps and if SDI is tied HIGH the output rate is
                                                                                                                 833sps. The reference sleep mode is disabled if SDI is
                                      50
                                                                                                                 tied to GND or VDD.
                                       0       VCC = 5.5V                                                        The DATA INPUT/OUTPUT state concludes in one of two
                                     –50
                                                                                                                 different ways. First, the DATA INPUT/OUTPUT state opera-
                                           1                0.1         0.01            0.001                    tion is completed once all 16 data bits have been shifted
                                                            CAPACITANCE (µF)
                                                                                    24702 F03                    out and the clock then goes low. This corresponds to the
                       Figure 3. Reference Start-Up Time vs VREF and                                             16th falling edge of SCK. Second, the DATA INPUT/OUT-
                       Compensation Capacitance                                                                  PUT state can be aborted at any time by a LOW-to-HIGH
                                      25
                                                                                                                 transition on the CS input. Following either one of these
                                                                                                                 two actions, the LTC2470/LTC2472 will enter the CONVERT
                                      20
                                                                                                                 state and initiate a new conversion cycle.
         TRANSITION NOISE (µV RMS)
                                      15
                                                                                                                 Power-Up Sequence
                                                                                                                 When the power supply voltage (VCC) applied to the con-
                                      10
                                                                                                                 verter is below approximately 2.1V, the ADC performs a
                                                                                                                 power-on reset. This feature guarantees the integrity of
                                       5
                                                                                                                 the conversion result.
                                        0                                                                        When VCC rises above this critical threshold, the converter
                                       0.0001      0.001       0.01    0.1      1           10
                                                             CAPACITANCE (µF)
                                                                                                                 generates an internal power-on reset (POR) signal for
                                                                                     24702 F04
                                                                                                                 approximately 0.5ms. For proper operation VDD needs
        Figure 4. Transition Noise RMS vs COMP and                                                               to be restored to normal operating range (2.7V to 5.5V)
        Reference Capacitance
                                                                                                                                                                      24702fb
8                                                                                        For more information www.linear.com/LTC2470


                                                                                            LTC2470/LTC2472
Applications Information
before the conclusion of the POR cycle. The POR signal                Input Voltage Range (LTC2470)
clears all internal registers. Following the POR signal, the          Ignoring offset and full-scale errors, the LTC2470 will
LTC2470/LTC2472 start a conversion cycle and follow the               theoretically output an “all zero” digital result when the
succession of states shown in Figure 2. The reference                 input is at ground (a zero scale input) and an “all one”
startup time following a POR is 12ms (CCOMP = CREFOUT =               digital result when the input is at VREF or higher (VREFOUT
0.1μF). The first conversion following power-up will be               = 1.25V). In an underrange condition (for all input voltages
invalid since the reference voltage has not completely                below zero scale) the converter will generate the output
settled. The first conversion following power up can be               code 0. In an overrange condition (for all input voltages
discarded using the data abort command or simply read                 greater than VREF) the converter will generate the output
and ignored. Depending on the value chosen for CCOMP                  code 65535.
and CREFOUT, the reference startup can take more than
one conversion period, see Figure 3. If the startup time is           Input Voltage Range (LTC2472)
less than 1.2ms (833sps output rate) or 4.8ms (208sps
                                                                      As detailed in the Output Data Format section, the output
output rate) then conversions following the first period
                                                                      code is given as 32768 • (VIN+ – VIN–)/VREF + 32768. For
are accurate to the device specifications. If the startup
                                                                      (VIN+ – VIN–) ≥ VREF, the output code is clamped at 65535
time exceeds 1.2ms or 4.8ms then the user can wait the
                                                                      (all ones). For (VIN+ – VIN–) ≤ –VREF, the output code is
appropriate time or use the fixed conversion period as
                                                                      clamped at 0 (all zeroes).
a startup timer by ignoring results within the unsettled
period. Once the reference has settled, all subsequent                Output Data Format
conversion results are valid. If the user places the device           The LTC2470/LTC2472 generates a 16-bit direct binary
into the sleep mode (SLP = 1, reference powered down)                 encoded result. It is provided as a 16-bit serial stream
the reference will require a startup time proportional to             through the SDO output pin under the control of the SCK
the value of CCOMP and CREFOUT (see Figure 3).                        input pin (see Figure 5).
Ease of Use                                                           The LTC2472 (differential input) output code is given by
                                                                      32768 • (VIN+ – VIN–)/VREF + 32768. The first bit output
The LTC2470/LTC2472 data output has no latency, filter                by the LTC2472, D15, is the MSB, which is 1 for VIN+ ≥
settling delay, or redundant results associated with the              VIN– and 0 for VIN+ < VIN–. This bit is followed by succes-
conversion cycle. There is a one-to-one correspondence                sively less significant bits (D14, D13, …) until the LSB is
between the conversion and the output data. Therefore,                output by the LTC2472, see Table 1.
multiplexing multiple analog input voltages requires no
special actions.                                                      The LTC2470 (single-ended input) output code is a direct
                                                                      binary encoded result, see Table 1.
The LTC2470/LTC2472 include a proprietary input sampling
scheme that reduces the average input current by several              During the data output operation the CS input pin must
orders of magnitude when compared to traditional delta-               be pulled low (CS = LOW). The data output process starts
sigma architectures. This allows external filter networks             with the most significant bit of the result being present at
to interface directly to the LTC2470/LTC2472. Since the               the SDO output pin (SDO = D15) once CS goes low. A new
average input sampling current is 50nA, an external RC                data bit appears at the SDO output pin after each falling
lowpass filter using 1kΩ and 0.1µF results in <1LSB                   edge detected at the SCK input pin. The output data can
additional error. Additionally, there is negligible leakage           be reliably latched on the rising edge of SCK.
current between IN+ and IN– (for the LTC2472).
                                                                                                                              24702fb
                                              For more information www.linear.com/LTC2470                                      9


LTC2470/LTC2472
applications information
                         t3
                     t1                                                                                                                          t2
               CS
                          D15      D14   D13       D12   D11      D10    D9     D8    D7       D6      D5     D4    D3     D2      D1    D0
             SDO          MSB                                                                                                               LSB
             SCK
                               tKQ           tlSCK               thSCK
                       EN1       EN2    SPD     SLP
              SDI                                                                                  DON’T CARE
                                                                                                                                                 24702 F05
                      t4
                            t5
                                                              Figure 5. Data Input/Output Timing
Table 1. LTC2470/LTC2472 Output Data Format
  SINGLE ENDED INPUT VIN             DIFFERENTIAL INPUT VOLTAGE              D15      D14         D13      D12...D2     D1         D0       CORRESPONDING
          (LTC2470)                       VIN+ – VIN– (LTC2472)             (MSB)                                                 (LSB)      DECIMAL VALUE
            ≥VREF                                   ≥VREF                     1         1          1           1         1          1              65535
         VREF – 1LSB                            VREF – 1LSB                   1         1          1           1         1          0              65534
         0.75 • VREF                             0.5 • VREF                   1         1          0           0         0          0              49152
     0.75 • VREF – 1LSB                     0.5 • VREF – 1LSB                 1         0          1           1         1          1              49151
          0.5 • VREF                                   0                      1         0          0           0         0          0              32768
      0.5 • VREF – 1LSB                             –1LSB                     0         1          1           1         1          1              32767
         0.25 • VREF                             –0.5 • VREF                  0         1          0           0         0          0              16384
     0.25 • VREF – 1LSB                    –0.5 • VREF – 1LSB                 0         0          1           1         1          1              16383
               0                                   ≤ –VREF                    0         0          0           0         0          0                   0
Data Input Format                                                                    Table 2. Input Data Format
                                                                                      BIT NAME FUNCTION
The data input word is 4 bits long and consists of two en-
                                                                                          EN1        Should Be High (EN1 = 1) in Order to Enable Program Mode
able bits (EN1 and EN2) and two programming bits (SPD
and SLP) see Table 2. EN1 is applied to the first rising edge                             EN2        Should Be Low (EN2 = 0) in Order to Enable Program Mode
of SCK after the conversion is complete. Programming is                                   SPD        Low (SPD = 0, Default) for 208sps, High (SPD = 1) for
                                                                                                     833sps Output Rate
enabled by setting EN1 = 1 and EN2 = 0.
                                                                                          SLP        Low (SLP = 0, Default) for Nap Mode, High (SLP = 1)
                                                                                                     for Sleep Mode Where Both Reference and Converter are
                                                                                                     Powered Down
                                                                                     *SDI May Also Be Tied Directly to GND to Set Output Rate to 208sps or
                                                                                     VDD to Set Output Rate to 833sps. Sleep Mode is Disabled if SDI is Tied
                                                                                     to GND or VDD.
                                                                                                                                                           24702fb
10                                                           For more information www.linear.com/LTC2470


                                                                                                    LTC2470/LTC2472
Applications Information
The speed bit (SPD) determines the output rate, SPD = 0                Serial Interface Operation Modes
(default) for a 208sps and SPD = 1 for a 833sps output
                                                                       The modes of operation can be summarized as follows:
rate. The sleep bit (SLP) is used to power down the
on-chip reference. In the default mode, the reference re-              1) The LTC2470/LTC2472 function with SCK idle high
mains powered up at the conclusion of each conversion                       (commonly known as CPOL = 1) or idle low (commonly
cycle while the ADC is automatically powered down at the                    known as CPOL = 0).
end of each conversion cycle. If the SLP bit is set HIGH,              2) After the 16th bit is read, a new conversion is started
the reference and the ADC are powered down once the                         if CS is pulled high or SCK is pulled low.
next conversion cycle is completed. The reference and
ADC are powered up again once CS is pulled low. The                    3) At any time during the Data Output state, pulling CS
following conversion is invalid if the next conversion is                   high causes the part to leave the I/O state, abort the
started before the reference has started up (see Figure 3                   output and begin a new conversion.
for reference startup times as a function of compensation
capacitor and reference capacitor).                                    Serial Clock Idle-High (CPOL = 1) Examples
If the sleep mode is not required, SPD can be tied to GND              In Figure 6, following a conversion cycle the LTC2470/
or VDD in order to simplify the user interface. It should              LTC2472 automatically enter the NAP mode with the ADC
be noted that by tying SDI to GND, the output rate will be             powered down. The ADC’s reference will power down if the
set to 208sps. Tying SDI to VDD will result in a 833sps                SLP bit was set high prior to the just completed conversion
output rate.                                                           and CS is HIGH. Once CS goes low, both the reference and
                                                                       ADC are powered up.
Serial Interface                                                       When the conversion is complete, the user applies 16
                                                                       clock cycles to transfer the result. The CS rising edge is
The LTC2470/LTC2472 transmit the conversion result                     then used to initiate a new conversion.
and receive the start of conversion command through
a synchronous 2-, 3- or 4-wire interface. This interface               The operation example of Figure 7 is identical to that of
can be used during the DATA OUTPUT state to read the                   Figure 6, except the new conversion cycle is triggered by
conversion result, program sleep and speed mode, and                   the falling edge of the serial clock (SCK).
to trigger a new conversion.
               CS
                                                     D15           D14      D13    D12   D2      D1     D0
               SD0
               SCK
                                                        clk1   clk2    clk3     clk4       clk15    clk16
                                                          EN1    EN2    SPD     SLP
               SDI
                   CONVERT          NAP                                       DATA OUTPUT                    CONVERT
                                                                                                                   24702 F06
                                Figure 6. Idle-High (CPOL = 1) Serial Clock Operation Example.
                                The Rising Edge of CS Starts a New Conversion
                                                                                                                              24702fb
                                              For more information www.linear.com/LTC2470                                    11


LTC2470/LTC2472
Applications Information
Serial Clock Idle-Low (CPOL = 0) Examples                                               the remaining data bits from the output register, aborts
                                                                                        the output cycle and triggers a new conversion. Figure
In Figure 8, following a conversion cycle the LTC2470/
                                                                                        10 shows an example of aborting an I/O with idle-high
LTC2472 automatically enters the NAP state. The device
                                                                                        (CPOL = 1) and Figure 11 shows an example of aborting
reference will power down if the SLP bit was set high
                                                                                        an I/O with idle-low (CPOL = 0).
prior to the just completed conversion and CS is HIGH.
Once CS goes low, the reference powers up. The user                                     A new conversion cycle can be triggered using the CS
determines data availability (and the end of conversion)                                signal without having to generate any serial clock pulses
based upon external timing. The user then pulls CS low                                  as shown in Figure 12. If SCK is held at a low logic level,
(CS = ↓) and uses 16 clock cycles to transfer the result.                               after the end of a conversion cycle, a new conversion op-
Following the 16th rising edge of the clock, CS is pulled high                          eration can be triggered by pulling CS low and then high.
(CS = ↑), which triggers a new conversion.                                              When CS is pulled low (CS = LOW), SDO will output the
                                                                                        sign (D15) of the result of the just completed conversion.
The timing diagram in Figure 9 is identical to that of Figure 8,
                                                                                        While a low logic level is maintained at SCK pin and CS
except in this case a new conversion is triggered by SCK.
                                                                                        is subsequently pulled high (CS = HIGH) the remaining
The 16th SCK falling edge triggers a new conversion cycle
                                                                                        15 bits of the result (D14:D0) are discarded and a new
and the CS signal is subsequently pulled high.
                                                                                        conversion cycle starts.
Examples of Aborting Cycle using CS                                                     Following the aborted I/O, additional clock pulses in the
For some applications, the user may wish to abort the I/O                               CONVERT state are acceptable, but excessive signal tran-
cycle and begin a new conversion. If the LTC2470/LTC2472                                sitions on SCK can potentially create noise on the ADC
are in the data input/output state, a CS rising edge clears                             during the conversion, and thus may negatively influence
                                                                                        the conversion accuracy.
                          CS
                                                                 D15             D14       D13      D12     D2      D1       D0
                          SD0
                          SCK
                                                                   clk1      clk2      clk3      clk4          clk15     clk16    clk17
                                                                     EN1      EN2       SPD      SLP
                          SDI
                                CONVERT           NAP                                            DATA OUTPUT                               CONVERT
                                                                                                                                                   24702 F07
                                        Figure 7. Idle-High (CPOL = 1) Clock Operation Example.
                                        A 17th Clock Pulse is Used to Trigger a New Conversion Cycle
                           CS
                                                                 D15              D14       D13      D12     D2      D1       D0
                           SD0
                           SCK
                                                                        clk1      clk2      clk3      clk4 clk14    clk15   clk16
                                                                      EN1      EN2       SPD      SLP
                           SDI
                               CONVERT            NAP                                          DATA OUTPUT                              CONVERT
                                                                                                                                                24702 F08
                                    Figure 8. Idle-Low (CPOL = 0) Clock. CS Triggers a New Conversion
                                                                                                                                                             24702fb
12                                                    For more information www.linear.com/LTC2470


                                                                                                              LTC2470/LTC2472
applications information
              CS
                                                      D15             D14       D13     D12    D2   D1    D0
              SD0
              SCK
                                                            clk1      clk2       clk3    clk4 clk14 clk15  clk16
                                                          EN1      EN2      SPD       SLP
              SDI
                   CONVERT            NAP                                          DATA OUTPUT                    CONVERT
                                                                                                                        24702 F09
          Figure 9. Idle-Low (CPOL = 0) Clock. The 16th SCK Falling Edge Triggers a New Conversion
               CS
                                                      D15              D14      D13
               SD0
               SCK
                                                         clk1     clk2      clk3        clk4
                                                           EN1      EN2      SPD      SLP
               SDI
                   CONVERT             NAP                       DATA OUTPUT                              CONVERT
                                                                                                                         24702 F10
                             Figure 10. Idle-High (CPOL = 1) Clock and Aborted I/O Example
              CS
                                                       D15            D14       D13
              SD0
              SCK
                                                            clk1       clk2      clk3
                                                           EN1      EN2      SPD      SLP
               SDI
                   CONVERT             NAP                  DATA OUTPUT                                   CONVERT
                                                                                                                         24702 F11
                             Figure 11. Idle-Low (CPOL = 0) Clock and Aborted I/O Example
              CS
                                                         D15
              SD0
              SDI = DON’T CARE
              SCK = LOW
                  CONVERT            NAP           DATA OUTPUT                                      CONVERT
                                                                                                                       24702 F12
                Figure 12. Idle-Low (CPOL = 0) Clock and Minimum Data Output Length Example
                                                                                                                                    24702fb
                                           For more information www.linear.com/LTC2470                                             13


LTC2470/LTC2472
applications information
2-Wire Operation                                                          sign (D15) of the conversion result. The user must use
The 2-wire operation modes, while reducing the number                     external timing in order to determine the end of conversion
of required control signals, should be used only if the                   and result availability. Subsequently 16 clock pulses are
LTC2470/LTC2472 low power sleep capability is not re-                     applied to SCK in order to serially shift the 16-bit result.
quired. In addition the option to abort serial data transfers             The 16th clock falling edge triggers a new conversion
is no longer available. Hardwire CS to GND for 2-wire                     cycle. Tie SDI LOW for 208sps output rate and SDI HIGH
operation. Tie SDI LOW for 208sps output rate and SDI                     for 833sps output rate.
HIGH for 833sps output rate.
                                                                          PRESERVING THE CONVERTER ACCURACY
Figure 13 shows a 2-wire operation sequence which uses
an idle-high (CPOL = 1) serial clock signal. Following a                  The LTC2470/LTC2472 are designed to minimize the
conversion cycle, the ADC enters the data output state                    conversion result’s sensitivity to device decoupling, PCB
and the SDO output transitions from HIGH to LOW. Sub-                     layout, anti-aliasing circuits, line and frequency pertur-
sequently 16 clock pulses are applied to the SCK input in                 bations. Nevertheless, in order to preserve the high ac-
order to serially shift the 16 bit result. Finally, the 17th              curacy capability of this part, some simple precautions
clock pulse is applied to the SCK input in order to trigger               are desirable.
a new conversion cycle.
                                                                          Digital Signal Levels
Figure 14 shows a 2-wire operation sequence which uses
an idle-low (CPOL = 0) serial clock signal. Following a                   Due to the nature of CMOS logic, it is advisable to keep input
conversion cycle, the LTC2470/LTC2472 enters the DATA                     digital signals near GND or VCC. Voltages in the range of
OUTPUT state. At this moment the SDO pin outputs the                      0.5V to VCC – 0.5V may result in additional current leakage
              CS = LOW
              SD0                            D15                     D14       D13     D12      D2     D1       D0
              SCK
                                                         clk1    clk2      clk3     clk4         clk15    clk16       clk17
                  CONVERT                                      DATA OUTPUT                                                  CONVERT
              SDI = 0 OR 1                                                                                                        24702 F13
                             Figure 13. 2-Wire, Idle-High (CPOL = 1) Serial Clock, Operation Example
              CS = LOW
              SD0                            D15                      D14       D13     D12     D2      D1       D0
              SCK
                                                            clk1     clk2      clk3     clk4 clk14    clk15     clk16
                   CONVERT                                     DATA OUTPUT                                                  CONVERT
              SDI = 0 OR 1                                                                                                         24702 F14
                              Figure 14. 2-Wire, Idle-Low (CPOL = 0) Serial Clock Operation Example
                                                                                                                                             24702fb
14                                            For more information www.linear.com/LTC2470


                                                                                                 LTC2470/LTC2472
Applications Information
from the part. Undershoot and overshoot should also be                Very low impedance ground and power planes, and star
minimized, particularly while the chip is converting. It is           connections at both VCC and GND pins, are preferable.
thus beneficial to keep edge rates of about 10ns and limit            The VCC pin should have two distinct connections: the
overshoot and undershoot to less than 0.3V.                           first to the decoupling capacitors described above, and
Noisy external circuitry can potentially impact the output            the second to the ground return for the power supply
under 2-wire operation. In particular, it is possible to get          voltage source.
the LTC2470/LTC2472 into an unknown state if an SCK
                                                                      REFOUT and COMP
pulse is missed or noise triggers an extra SCK pulse. In
this situation, it is impossible to distinguish SDO = 1 (in-          The on chip 1.25V reference is internally tied to the
dicating conversion in progress) from valid “1” data bits.            converter’s reference input and is output to the REFOUT
A method to prevent this from happening is to read 32                 pin. A 0.1μF capacitor should be placed on the REFOUT
bits each cycle instead of 16 and ignoring the last 16 data           pin. It is possible to reduce this capacitor, but the transition
bits. In the case where a noisy bus leads to an unknown               noise increases (see Figure 4). A 0.1μF capacitor should
SCK clock count, the extra 16 SCK clock pulses will force             also be placed on the COMP pin. This pin is tied to an
a new conversion and place the device in a known state.               internal point in the reference and is used for stability.
Driving VCC and GND
                                                                                INTERNAL
                                                                                                  VCC
In relation to the VCC and GND pins, the LTC2470/LTC2472                       REFERENCE                RSW
                                                                                                        15k
                                                                                            ILEAK
combines internal high frequency decoupling with damping                                               (TYP)
                                                                                 REFOUT
elements, which reduce the ADC performance sensitivity                                      ILEAK
to PCB layout and external components. Nevertheless,
the very high accuracy of this converter is best pre-                                             VCC
                                                                                                        RSW
served by careful low and high frequency power supply                               IN
                                                                               (LTC2470)                15k
                                                                                            ILEAK
decoupling.                                                                        IN+
                                                                                                       (TYP)
                                                                               (LTC2472)
A 0.1µF, high quality, ceramic capacitor in parallel with                                   ILEAK
a 10µF low ESR ceramic capacitor should be connected
between the VCC and GND pins, as close as possible to the                                         VCC
                                                                                                        RSW
                                                                                                                                 CEQ
                                                                                                                                 0.35pF
package. The 0.1µF capacitor should be placed closest                                       ILEAK       15k
                                                                                                       (TYP)
                                                                                                                                 (TYP)
                                                                                   IN–
to the ADC package. It is also desirable to avoid any via                      (LTC2472)
in the circuit path, starting from the converter VCC pin,                                   ILEAK
passing through these two decoupling capacitors, and
returning to the converter GND pin. The area encompassed                                          VCC
                                                                                                        RSW
                                                                                                        15k
by this circuit path, as well as the path length, should be                                 ILEAK
                                                                                                       (TYP)
minimized.                                                                        REF–
                                                                                                                       24702 F15
                                                                                            ILEAK
As shown in Figure 15, REF– is used as the negative
reference voltage input to the ADC. This pin can be tied
                                                                              Figure 15. LTC2470/LTC2472 Analog Input/Reference
directly to ground or Kelvin sensed to sensor ground. In                      Equivalent Circuit
the case where REF– is used as a sense input, it should
be bypassed to ground with a 0.1μF ceramic capacitor in
parallel with a 10μF low ESR ceramic capacitor.
                                                                                                                                     24702fb
                                              For more information www.linear.com/LTC2470                                        15


LTC2470/LTC2472
applications information
In order for the reference to remain stable, the capacitor            the actual generator source resistance and any additional
placed on the COMP pin must be greater than or equal                  optional resistors connected to the input pins. Optional
to the capacitor tied to the REFOUT pin. The REFOUT pin               input capacitors CIN are also connected to the ADC input
cannot be overridden by an external voltage.                          pins. This capacitor is placed in parallel with the input
Depending on the size of the capacitors tied to the REFOUT            parasitic capacitance CPAR. This parasitic capacitance
and COMP pins, the internal reference has a corresponding             includes elements from the printed circuit board (PCB)
start up time. This start up time is typically 12ms when                                                       VCC
0.1μF capacitors are used. The first conversion following                                          IN
                                                                                               (LTC2470) ILEAK
                                                                                                                   RSW
                                                                                                                    15k
power up can be discarded using the data abort com-                                RS
                                                                                                  IN+
                                                                                                                   (TYP)
                                                                                               (LTC2472)
mand or simply read and ignored. Depending on the value                   SIG+  +         CIN            ILEAK
                                                                                                                        CEQ      ICONV
                                                                                –
chosen for CCOMP and CREFOUT, the reference startup can                                       CPAR                   0.35pF
                                                                                                                      (TYP)
take more than one conversion period, see Figure 3. If the
                                                                                                               VCC
startup time is less than 1.2ms (833sps output rate) or                                                            RSW
                                                                                                                    15k
4.8ms (208sps output rate) then conversions following                              RS
                                                                                                  IN–
                                                                                                         ILEAK
                                                                                                                   (TYP)
the first period are accurate to the device specifications.                                    (LTC2472)
                                                                                                         ILEAK
                                                                          SIG–  +         CIN                           CEQ
If the startup time exceeds 1.2ms or 4.8ms then the user                        –             CPAR                   0.35pF
                                                                                                                                 ICONV
can wait the appropriate time or use the fixed conversion                                                             (TYP)
                                                                                                                               24702 F16
period as a startup timer by ignoring results within the
                                                                           Figure 16. LTC2470/LTC2472 Input Drive Equivalent Circuit
unsettled period. Once the reference has settled all sub-
sequent conversion results are valid. If the user places the
                                                                      and the associated input pin of the ADC. Depending on the
device into the sleep mode (SLP = 1, reference powered
                                                                      PCB layout, CPAR has typical values between 2pF and 15pF.
down) the reference will require a startup time proportional
                                                                      In addition, the equivalent circuit of Figure 16 includes the
to the value of CCOMP and CREFOUT, see Figure 3.
                                                                      converter equivalent internal resistor RSW and sampling
If the reference is put to sleep (program SLP = 1 and CS =            capacitor CEQ.
1) the reference is powered down after the next conversion.
                                                                      There are some immediate trade-offs in RS and CIN without
This last conversion result is valid. On CS falling edge,
                                                                      needing a full circuit analysis. Increasing RS and CIN can
the reference is powered back up. In order to ensure the
                                                                      give the following benefits:
reference output has settled before the next conversion,
the power up time can be extended by delaying the data                1) Due to the LTC2470/LTC2472’s input sampling algo-
read after the falling edge of CS. Once all 16 bits are read              rithm, the input current drawn by either IN+ or IN– over
from the device or CS is brought HIGH, the next conver-                   a conversion cycle is typically 50nA. A high RS • CIN
sion automatically begins. In the default operation, the                  attenuates the high frequency components of the input
reference remains powered up at the conclusion of the                     current, and RS values up to 1k result in <1LSB error.
conversion cycle.                                                     2) The bandwidth from VSIG is reduced at the input pins
Driving VIN+ and VIN–                                                     (IN+, IN– or IN). This bandwidth reduction isolates the
                                                                          ADC from high frequency signals, and as such provides
The input drive requirements can best be analyzed using
                                                                          simple anti-aliasing and input noise reduction.
the equivalent circuit of Figure 16. The input signal VSIG is
connected to the ADC input pins (IN+ and IN–) through an              3) Switching transients generated by the ADC are attenu-
equivalent source resistance RS. This resistor includes both              ated before they go back to the signal source.
                                                                                                                                   24702fb
16                                            For more information www.linear.com/LTC2470


                                                                                               LTC2470/LTC2472
Applications Information
4) A large CIN gives a better AC ground at the input pins,             directly connected to the ADC through minimum length
   helping reduce reflections back to the signal source.               traces. Actual applications include current measurements
                                                                       through low value sense resistors, temperature measure-
5) Increasing RS protects the ADC by limiting the current
                                                                       ments, low impedance voltage source monitoring, and so
   during an outside-the-rails fault condition.
                                                                       on. The resultant INL vs VIN is shown in Figure 18. The
There is a limit to how large RS • CIN should be for a given           measurements of Figure 18 include a capacitor CPAR cor-
application. Increasing RS beyond a given point increases              responding to a minimum sized layout pad and a minimum
the voltage drop across RS due to the input current,                   width input trace of about 1 inch length.
to the point that significant measurement errors exist.
Additionally, for some applications, increasing the RS • CIN           Signal Bandwidth, Transition Noise and Noise
product too much may unacceptably attenuate the signal                 Equivalent Input Bandwidth
at frequencies of interest.
                                                                       The LTC2470/LTC2472 include a sinc2 type digital filter. The
For most applications, it is desirable to implement CIN as             first notch is located at 416Hz if the 208sps output rate is
a high-quality 0.1µF ceramic capacitor and to set RS ≤                 selected and 1666Hz if the 833sps output rate is selected.
1k. This capacitor should be located as close as possible              The calculated input signal attenuation vs. frequency over a
to the actual IN+, IN– and IN package pins. Furthermore,               wide frequency range is shown in Figure 19. The calculated
the area encompassed by this circuit path, as well as the              input signal attenuation vs. frequency at low frequencies
path length, should be minimized.                                      is shown in Figure 20. The converter noise level is about
In the case of a 2-wire sensor that is not remotely                    3µVRMS and can be modeled by a white noise source con-
                                                                       nected at the input of a noise-free converter.
grounded, it is desirable to split RS and place series
resistors in the ADC input line as well as in the sensor               On a related note, the LTC2472 uses two separate A/D
ground return line, which should be tied to the ADC GND                converters to digitize the positive and negative inputs.
pin using a star connection topology.                                  Each of these A/D converters has 3µVRMS transition noise.
                                                                       If one of the input voltages is within this small transition
Figure 17 shows the measured LTC2472 INL vs Input
                                                                       noise band, then the output will fluctuate one bit, regard-
Voltage as a function of RS value with an input capacitor
                                                                       less of the value of the other input voltage. If both of the
CIN = 0.1µF.
                                                                       input voltages are within their transition noise bands, the
In some cases, RS can be increased above these guidelines.             output can fluctuate 2 bits.
The input current is zero when the ADC is either in sleep
or I/O modes. Thus, if the time constant of the input RC               For a simple system noise analysis, the VIN drive circuit can
                                                                       be modeled as a single-pole equivalent circuit character-
circuit t = RS • CIN, is of the same order of magnitude or
longer than the time periods between actual conversions,               ized by a pole location fi and a noise spectral density ni.
                                                                       If the converter has an unlimited bandwidth, or at least a
then one can consider the input current to be reduced
                                                                       bandwidth substantially larger than fi, then the total noise
correspondingly.
                                                                       contribution of the external drive circuit would be:
These considerations need to be balanced out by the input
signal bandwidth. The 3dB bandwidth ≈ 1/(2pRSCIN).                          Vn = ni π / 2 • fi
Finally, if the recommended choice for CIN is unacceptable             Then, the total system noise level can be estimated as
for the user’s specific application, an alternate strategy is to       the square root of the sum of (Vn2) and the square of the
eliminate CIN and minimize CPAR and RS. In practical terms,            LTC2470/LTC2472 noise floor.
this configuration corresponds to a low impedance sensor
                                                                                                                               24702fb
                                               For more information www.linear.com/LTC2470                                  17


LTC2470/LTC2472
applications information
                                       6                                                                                                                       6
                                               CIN = 0.1µF                                                                                                             CIN = 0
                                       5       VCC = 5V                                                                                                                VCC = 5V
                                       4       TA = 25°C                                                                                                       4       TA = 25°C
                                                                                                                                                                                   RS = 1k
                                       3
                                                  RS = 1k                                                                                                      2
                                       2
                      INL (LSB)                                                                                                                  INL (LSB)
                                       1                                                                                                                       0
                                       0
                                                                                                                                                              –2                             RS = 0k
                                      –1
                                      –2            RS = 0k                                                                                                   –4
                                      –3
                                      –4                                                                                                                      –6
                                       –1.25       –0.75   –0.25    0.25   0.75         1.25                                                                   –1.25       –0.75   –0.25    0.25   0.75         1.25
                                                   DIFFERENTIAL INPUT VOLTAGE (V)                                                                                          DIFFERENTIAL INPUT VOLTAGE (V)
                                                                                  24702 F17                                                                                                               24702 F18
                                     Figure 17. Measured INL vs Input Voltage                                                                                Figure 18. Measured INL vs Input Voltage
                                       0                                                                                                                       0
                                    –20                                                                                                                      –20
    INPUT SIGNAL ATTENUATION (dB)                                                                                           INPUT SIGNAL ATTENUATIOIN (dB)
                                     –40                                                                                                                     –40
                                     –60                                                                                                                     –60
                                     –80                                                                                                                     –80
                                    –100                                                                                                                 –100
                                    –120                                                                                                                 –120
                                    –140                                                                                                                 –140
                                           0            5       10         15            20                                                                        0       1000    2000    3000  4000          5000
                                                   INPUT SIGNAL FREQUENCY (MHz)                                                                                            INPUT SIGNAL FREQUENCY (Hz)
                                                                                  24702 F19                                                                                                               24702 F20
  Figure 19. LTC2472 Input Signal Attenuation vs                                                                           Figure 20. LTC2472 Input Signal Attenuation vs
  Frequency (208sps Mode)                                                                                                  Frequency (208sps Mode)
                                      0                                                                                                                        0
                                    –20                                                                                                                      –20
   INPUT SIGNAL ATTENUATIOIN (dB)                                                                                           INPUT SIGNAL ATTENUATIOIN (dB)
                                    –40                                                                                                                      –40
                                    –60                                                                                                                      –60
                                    –80                                                                                                                      –80
                                –100                                                                                                                     –100
                                –120                                                                                                                     –120
                                –140                                                                                                                     –140
                                           0           5         10      15              20                                                                        0           5        10       15              20
                                                   INPUT SIGNAL FREQUENCY (MHz)                                                                                            INPUT SIGNAL FREQUENCY (kHz)
                                                                                  24702 F21                                                                                                               24702 F22
   Figure 21. LTC2472 Input Signal Attenuation vs                                                                          Figure 22. LTC2472 Input Signal Attenuation vs
   Frequency (833sps Mode)                                                                                                 Frequency (833sps Mode)
                                                                                                                                                                                                                       24702fb
18                                                                                        For more information www.linear.com/LTC2470


                                                                                                                    LTC2470/LTC2472
Package Description
Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.
                                                                           DD Package
                                                           12-Lead Plastic DFN (3mm × 3mm)
                                                         (Reference LTC DWG # 05-08-1725 Rev A)
                                                                       0.70 ±0.05
                        3.50 ±0.05                   2.38 ±0.05
                              2.10 ±0.05      1.65 ±0.05
                                                                           PACKAGE
                                                                           OUTLINE
                                 0.25 ±0.05
                                                                0.45 BSC
                                                    2.25 REF
                             RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
                           APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED                    R = 0.115                 0.40 ±0.10
                                                                                                     TYP
                                                                                                  7                  12
                                                                                                         2.38 ±0.10
                                                                       3.00 ±0.10
                                                                       (4 SIDES)                  1.65 ±0.10
                                    PIN 1                                                                                             PIN 1 NOTCH
                              TOP MARK                                                                                                R = 0.20 OR
                            (SEE NOTE 6)                                                                                              0.25 × 45°
                                                                                                                                      CHAMFER
                                                                                                    6                  1
                                     0.200 REF                         0.75 ±0.05                                        0.23 ±0.05
                                                                                                                    0.45 BSC
                                                                                                        2.25 REF          (DD12) DFN 0106 REV A
                                                                                0.00 – 0.05
                                                                                             BOTTOM VIEW—EXPOSED PAD
                                        NOTE:
                                        1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
                                        2. DRAWING NOT TO SCALE
                                        3. ALL DIMENSIONS ARE IN MILLIMETERS
                                        4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
                                           MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
                                        5. EXPOSED PAD AND TIE BARS SHALL BE SOLDER PLATED
                                        6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE
                                           TOP AND BOTTOM OF PACKAGE
                                                                                                                                                   24702fb
                                                           For more information www.linear.com/LTC2470                                            19


LTC2470/LTC2472
Package Description
Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.
                                                                          MS Package
                                                                  12-Lead Plastic MSOP
                                                       (Reference LTC DWG # 05-08-1668 Rev A)
                                                            0.889 ±0.127
                                                             (.035 ±.005)
                             5.10
                            (.201)                            3.20 – 3.45
                             MIN                             (.126 – .136)
                                                                                                              4.039 ±0.102
                     0.42 ±0.038                              0.65                                             (.159 ±.004)
                   (.0165 ±.0015)                           (.0256)                                              (NOTE 3)      0.406 ±0.076
                         TYP                                  BSC
                                                                                                            12 11 10 9 8 7     (.016 ±.003)
                              RECOMMENDED SOLDER PAD LAYOUT                                                                          REF
                                                   DETAIL “A”                                                               3.00 ±0.102
                                         0.254                                              4.90 ±0.152
                                                                                                                            (.118 ±.004)
                                         (.010)                                             (.193 ±.006)                      (NOTE 4)
                                                           0° – 6° TYP
                           GAUGE PLANE
                                                                    0.53 ±0.152
                                                                                                             1 2 3 4 5 6
                                                                    (.021 ±.006)                    1.10                         0.86
                                                                                                   (.043)                       (.034)
                                                     DETAIL “A”
                                                                                                    MAX                          REF
                             0.18                                                SEATING
                            (.007)                                                 PLANE
                                                                                          0.22 – 0.38                             0.1016 ±0.0508
                                                                                         (.009 – .015)                              (.004 ±.002)
                                                                                               TYP         0.650
                            NOTE:                                                                         (.0256)
                                                                                                                               MSOP (MS12) 0213 REV A
                            1. DIMENSIONS IN MILLIMETER/(INCH)                                              BSC
                            2. DRAWING NOT TO SCALE
                            3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
                               MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
                            4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
                               INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
                            5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
                                                                                                                                                      24702fb
20                                                       For more information www.linear.com/LTC2470


                                                                                                                            LTC2470/LTC2472
Revision History
REV DATE DESCRIPTION                                                                                                                      PAGE NUMBER
 A  9/13 Clarified maximum operating output rate as 208sps/833sps                                                                            Global
 B  1/14 Removed No Missing Codes Resolution                                                                                                  1, 3
                                                                                                                                                   24702fb
                                                                                                                                               21
                           Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
                           However, no responsibility is assumed for its use. Linear Technology Corporation makes no representa-
                                                   For more
                           tion that the interconnection         information
                                                         of its circuits        www.linear.com/LTC2470
                                                                         as described herein will not infringe on existing patent rights.


LTC2470/LTC2472
Typical Application
                                                                                  10µF
                                                                                                                       VCC V+
                                                              0.1µF       VCC    0.1µF                             1µF        1 10V
                                                                                                CS SCK SDO                    2
                                                                                                                                 5V     µC
                                                                      1      12             U1*
                                                                                                                              6
                             1k                                  REFOUT VCC               3                                      CS
                                                          9                            CS                                     4
                    IN+                                      IN+                          5                                      SCK/SCL
                                                                                     SCK                                      7
                                                                      LTC2472                                                    MOSI/SDA
                             1k         0.1µF                                             6                                   5
                                                                                     SDO                                         MISO/SDO
                    IN–                                      IN–                          4
                                                         10                           SDI                                          GND GND GND
                                        0.1µF      0.1µF        COMP REF– GND
                                                                                                                                      3   8      13
                                                                    2     8     7, 11
                                                          0.1µF
                                                                                                                                              24702 TA02
Related Parts
PART NUMBER             DESCRIPTION                                                               COMMENTS
LTC1860/LTC1861         12-Bit, 5V, 1-/2-Channel 250ksps SAR ADC in MSOP                          850µA at 250ksps, 2µA at 1ksps, SO-8 and MSOP Packages
LTC1860L/LTC1861L       12-Bit, 3V, 1-/2-Channel 150ksps SAR ADC                                  450µA at 150ksps, 10µA at 1ksps, SO-8 and MSOP Packages
LTC1864/LTC1865         16-Bit, 5V, 1-/2-Channel 250ksps SAR ADC in MSOP                          850µA at 250ksps, 2µA at 1ksps, SO-8 and MSOP Packages
LTC1864L/LTC1865L       16-bit, 3V, 1-/2-Channel 150ksps SAR ADC                                  450µA at 150ksps, 10µA at 1ksps, SO-8 and MSOP Packages
LTC2360                 12-Bit, 100ksps SAR ADC                                                   3V Supply, 1.5mW at 100ksps, TSOT 6-pin/8-pin Packages
LTC2440                 24-Bit No Latency ∆∑™ ADC                                                 200nVRMS Noise, 4kHz Output Rate, 15ppm INL
LTC2480                 16-Bit, Differential Input, No Latency ∆∑ ADC, with PGA,                  Easy-Drive Input Current Cancellation, 600nVRMS Noise,
                        Temp. Sensor, SPI                                                         Tiny 10-Lead DFN Package
LTC2481                 16-Bit, Differential Input, No Latency ∆∑ ADC, with PGA,                  Easy-Drive Input Current Cancellation, 600nVRMS Noise,
                        Temp. Sensor, I2C                                                         Tiny 10-Lead DFN Package
LTC2482                 16-Bit, Differential Input, No Latency ∆∑ ADC, SPI                        Easy-Drive Input Current Cancellation, 600nVRMS Noise,
                                                                                                  Tiny 10-Lead DFN Package
LTC2483                 16-Bit, Differential Input, No Latency ∆∑ ADC, I2C                        Easy-Drive Input Current Cancellation, 600nVRMS Noise,
                                                                                                  Tiny 10-Lead DFN Package
LTC2484                 24-Bit, Differential Input, No Latency ∆∑ ADC, SPI with                   Easy-Drive Input Current Cancellation, 600nVRMS Noise,
                        Temp. Sensor                                                              Tiny 10-Lead DFN Package
LTC2485                 24-Bit, Differential Input, No Latency ∆∑ ADC, I2C with                   Easy-Drive Input Current Cancellation, 600nVRMS Noise,
                        Temp. Sensor                                                              Tiny 10-Lead DFN Package
LTC6241                 Dual, 18MHz, Low Noise, Rail-to-Rail Op Amp                               550nVP-P Noise, 125µV Offset Max
LTC2450                 Easy-to-Use, Ultra-Tiny 16-Bit ADC, SPI, 0V to 5.5V Input                 2 LSB INL, 50nA Sleep current, Tiny 2mm × 2mm DFN-6 Package,
                        Range                                                                     30Hz Output Rate
LTC2450-1               Easy-to-Use, Ultra-Tiny 16-Bit ADC, SPI, 0V to 5.5V Input                 2 LSB INL, 50nA Sleep Current, Tiny 2mm × 2mm DFN-6 Package,
                        Range                                                                     60Hz Output Rate
LTC2451                 Easy-to-Use, Ultra-Tiny 16-Bit ADC, I2C, 0V to 5.5V Input                 2 LSB INL, 50nA Sleep Current, Tiny 3mm × 2mm DFN-8 or TSOT
                        Range                                                                     Package, Programmable 30Hz/60Hz Output Rates
LTC2452                 Easy-to-Use, Ultra-Tiny 16-Bit Differential ADC, SPI, ±5.5V               2 LSB INL, 50nA Sleep Current, Tiny 3mm × 2mm DFN-8 or TSOT
                        Input Range                                                               Package
LTC2453                 Easy-to-Use, Ultra-Tiny 16-Bit Differential ADC, I2C, ±5.5V               2 LSB INL, 50nA Sleep Current, Tiny 3mm × 2mm DFN-8 or TSOT
                        Input Range                                                               Package
LTC2460                 Ultra-Tiny 16-Bit ∆∑ ADC with 10ppm Reference                             Pin and Software Compatible with LTC2470, 60Hz Output Rate
LTC2462                 Ultra-Tiny 16-Bit ∆∑ ADC with 10ppm Reference                             Pin and Software Compatible with LTC2472, 60Hz Output Rate
                                                                                                                                                                   24702fb
22 Linear Technology Corporation
                                                                                                                                            LT 0114 REV B • PRINTED IN USA
           1630 McCarthy Blvd., Milpitas, CA 95035-7417      For more information www.linear.com/LTC2470
           (408) 432-1900 ● FAX: (408) 434-0507     ● www.linear.com/LTC2470                                                     LINEAR TECHNOLOGY CORPORATION 2009


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Analog Devices Inc.:
 LTC2472IMS#TRPBF LTC2472CDD#PBF LTC2470CMS#TRPBF LTC2472CMS#TRPBF LTC2470IMS#PBF
LTC2470IMS#TRPBF LTC2472IDD#PBF LTC2472CMS#PBF LTC2470IDD#PBF LTC2472IDD#TRPBF
LTC2470CMS#PBF LTC2472IMS#PBF LTC2470IDD#TRPBF LTC2472CDD#TRPBF LTC2470CDD#TRPBF
LTC2470CDD#PBF
