// Seed: 1827226485
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(negedge id_1 == -1 or negedge id_1) #1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1
    , id_4,
    input supply1 id_2
);
  assign id_4 = 1;
  logic id_5;
  logic id_6, id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7
  );
endmodule
module module_0 (
    output tri1 module_2,
    input wand id_1,
    input tri id_2,
    output supply0 id_3
);
  wire id_5;
  buf primCall (id_3, id_2);
  wire [1 'b0 : 1 'b0] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5
  );
  wire id_7;
endmodule
