INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab1/lab1.ip_user_files/bd/adder_2bit/sim/adder_2bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_2bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab1/lab1.ip_user_files/bd/adder_2bit/ip/adder_2bit_FA_1_0/sim/adder_2bit_FA_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_2bit_FA_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab1/lab1.ip_user_files/bd/adder_2bit/ip/adder_2bit_FA_1_1/sim/adder_2bit_FA_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_2bit_FA_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/hdl/adder_2bit_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_2bit_wrapper'
