// Seed: 2550856517
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wor id_2;
  input wire id_1;
  assign id_2 = id_4 - id_2;
  generate
    if (1) begin : LABEL_0
      logic id_5;
    end
  endgenerate
  logic id_6;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output wand id_2,
    output wire id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input uwire id_7,
    output wand id_8
);
  wire id_10;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
