# Lane Detection on FPGA-HW part with VIVADO
Realization of Advance Lane Detection Algorithm on Xilinx ZYNQ-7000 using Vivado platform. <br />

This project realized in verilog. <br />

### Project Repositories
1-) [Lane Detection with implementation on FPGA] <br />
2-) **C++ with OpenCV on just CPU without any acceleration with FPGA:** [Lane Detection on CPU Pure Software] <br />
3.1-) **C++ with OpenCV on Arm processor and xfopencv on Hardware in Zynq-7000 series FPGA's, all steps of algorithms** [Lane Detection on FPGA-HW/SW part with SDSoC] <br />
**3.2-)** :heavy_check_mark::heavy_check_mark: **Verilog on hardware, only preprocess step:** Lane Detection on FPGA-HW part with VIVADO <br />