 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: T-2022.03-SP4
Date   : Sun Nov 17 17:24:48 2024
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: dot_counter_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_address[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  dot_counter_reg[13]/CK (DFFR_X2)                      0.0000     0.0000 r
  dot_counter_reg[13]/QN (DFFR_X2)                      0.4501     0.4501 r
  U1745/Z (BUF_X8)                                      0.2239     0.6740 r
  U1744/ZN (INV_X8)                                     0.0633     0.7373 f
  U6166/ZN (OAI21_X2)                                   0.3109     1.0481 r
  U1588/ZN (NAND4_X2)                                   0.1631     1.2112 f
  U2410/ZN (NAND2_X2)                                   0.0994     1.3107 r
  U5154/ZN (NAND2_X2)                                   0.0591     1.3698 f
  U3602/ZN (NAND2_X2)                                   0.1735     1.5433 r
  U1575/ZN (NAND2_X2)                                   0.0694     1.6127 f
  U3559/ZN (NAND3_X1)                                   0.1938     1.8065 r
  U2392/ZN (NAND2_X2)                                   0.0759     1.8824 f
  U5005/ZN (NAND2_X2)                                   0.1521     2.0345 r
  U4979/ZN (NAND2_X4)                                   0.1120     2.1465 f
  U2372/ZN (NAND2_X1)                                   0.1285     2.2750 r
  U2368/ZN (NAND2_X2)                                   0.0757     2.3507 f
  U4720/ZN (INV_X2)                                     0.0724     2.4231 r
  U3491/ZN (NAND2_X2)                                   0.0623     2.4854 f
  U4443/ZN (NAND2_X2)                                   0.1094     2.5948 r
  U1557/ZN (NAND2_X4)                                   0.0832     2.6780 f
  U1554/ZN (NAND3_X1)                                   0.2526     2.9306 r
  U1671/ZN (NAND3_X1)                                   0.2055     3.1361 f
  U1709/ZN (NAND2_X2)                                   0.1329     3.2689 r
  U3426/ZN (NAND2_X1)                                   0.0712     3.3402 f
  U3418/ZN (AND2_X2)                                    0.1758     3.5160 f
  U3382/ZN (NAND3_X1)                                   0.1892     3.7052 r
  U5265/ZN (INV_X1)                                     0.0651     3.7703 f
  U8006/ZN (NAND2_X1)                                   0.1331     3.9035 r
  U4872/ZN (NAND3_X2)                                   0.0792     3.9827 f
  U4500/ZN (INV_X2)                                     0.0740     4.0567 r
  U4499/ZN (NAND2_X2)                                   0.0512     4.1079 f
  U4498/ZN (NAND2_X2)                                   0.1307     4.2386 r
  U4069/ZN (INV_X4)                                     0.0604     4.2990 f
  U1168/ZN (NAND2_X1)                                   0.1471     4.4461 r
  U8018/ZN (NAND2_X1)                                   0.1012     4.5473 f
  U5028/ZN (NAND4_X2)                                   0.2705     4.8178 r
  U4288/ZN (NAND3_X2)                                   0.1321     4.9499 f
  U4297/ZN (NAND2_X2)                                   0.1685     5.1184 r
  U4125/ZN (INV_X4)                                     0.0759     5.1943 f
  U4120/ZN (NAND3_X2)                                   0.1300     5.3243 r
  U1532/ZN (NAND4_X4)                                   0.1383     5.4626 f
  U1531/ZN (INV_X4)                                     0.0782     5.5408 r
  U1699/ZN (NAND2_X2)                                   0.0458     5.5866 f
  U2222/ZN (AND2_X2)                                    0.1792     5.7658 f
  U2210/ZN (NAND2_X2)                                   0.0862     5.8520 r
  U4767/ZN (NAND2_X2)                                   0.0648     5.9168 f
  U4502/ZN (NAND3_X2)                                   0.2040     6.1208 r
  U4268/ZN (NAND2_X4)                                   0.1019     6.2227 f
  U4265/ZN (INV_X4)                                     0.1188     6.3415 r
  U2191/ZN (NAND3_X1)                                   0.0825     6.4240 f
  U4081/ZN (NAND2_X2)                                   0.1339     6.5579 r
  U3032/ZN (INV_X2)                                     0.0535     6.6114 f
  U2182/ZN (NAND3_X1)                                   0.1619     6.7733 r
  U1884/ZN (XNOR2_X2)                                   0.3057     7.0791 r
  U4331/ZN (NAND3_X2)                                   0.0854     7.1645 f
  U4330/ZN (NAND3_X2)                                   0.1448     7.3093 r
  U1771/ZN (NAND3_X1)                                   0.1382     7.4476 f
  U4528/ZN (NAND3_X2)                                   0.2270     7.6745 r
  U3998/ZN (NAND2_X4)                                   0.1167     7.7912 f
  U2881/ZN (AOI22_X2)                                   0.3848     8.1760 r
  U4722/ZN (NAND3_X2)                                   0.1915     8.3675 f
  U4858/ZN (NAND2_X2)                                   0.1413     8.5088 r
  U2083/ZN (NAND2_X2)                                   0.0710     8.5798 f
  U2076/ZN (INV_X2)                                     0.1066     8.6865 r
  U4436/ZN (NAND3_X2)                                   0.0656     8.7521 f
  U4432/ZN (INV_X2)                                     0.0721     8.8242 r
  U4434/ZN (NAND3_X2)                                   0.0587     8.8828 f
  U1476/ZN (NAND3_X1)                                   0.1341     9.0169 r
  U2716/ZN (INV_X2)                                     0.0544     9.0714 f
  U4578/ZN (NAND3_X2)                                   0.2252     9.2965 r
  U3966/ZN (NAND3_X2)                                   0.0989     9.3955 f
  U3964/ZN (INV_X2)                                     0.1208     9.5163 r
  U2671/ZN (NAND3_X1)                                   0.0868     9.6031 f
  U5058/ZN (NAND3_X2)                                   0.1316     9.7347 r
  U5057/ZN (NAND2_X4)                                   0.1173     9.8520 f
  U5056/ZN (XNOR2_X2)                                   0.2544    10.1064 f
  U4354/ZN (OR2_X1)                                     0.2399    10.3463 f
  U4352/ZN (NAND2_X2)                                   0.1241    10.4704 r
  U4351/ZN (XNOR2_X2)                                   0.3069    10.7773 r
  U4303/ZN (XNOR2_X2)                                   0.3337    11.1110 r
  U1957/ZN (OAI21_X1)                                   0.1313    11.2423 f
  U5112/ZN (NAND2_X2)                                   0.1481    11.3903 r
  U4572/ZN (XNOR2_X2)                                   0.2917    11.6820 r
  U4372/ZN (XNOR2_X2)                                   0.3184    12.0004 r
  U4370/ZN (NOR2_X2)                                    0.0861    12.0865 f
  U4014/ZN (NOR2_X2)                                    0.1452    12.2316 r
  U4398/ZN (NAND2_X2)                                   0.0901    12.3218 f
  U1797/ZN (NAND2_X4)                                   0.1199    12.4416 r
  U4227/ZN (NAND3_X2)                                   0.0861    12.5277 f
  U4539/ZN (INV_X2)                                     0.0746    12.6023 r
  U4538/ZN (NAND2_X2)                                   0.0475    12.6498 f
  U4533/ZN (NAND3_X2)                                   0.1454    12.7952 r
  U4532/ZN (INV_X8)                                     0.0988    12.8940 f
  dut__tb__sram_scratchpad_write_address[15] (out)      0.0000    12.8940 f
  data arrival time                                               12.8940

  clock clk (rise edge)                                13.5000    13.5000
  clock network delay (ideal)                           0.0000    13.5000
  clock uncertainty                                    -0.0500    13.4500
  output external delay                                -0.5660    12.8840
  data required time                                              12.8840
  --------------------------------------------------------------------------
  data required time                                              12.8840
  data arrival time                                              -12.8940
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.0100


1
