Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 13 15:44:08 2022
| Host         : CB172-44 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.689        0.000                      0                 3415        0.016        0.000                      0                 3415        9.020        0.000                       0                  1469  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.689        0.000                      0                 3365        0.016        0.000                      0                 3365        9.020        0.000                       0                  1469  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.133        0.000                      0                   50        0.389        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.689ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 1.706ns (26.126%)  route 4.824ns (73.874%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 22.683 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.786     6.192    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.316 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.591     6.907    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124     7.031 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.828     8.859    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X19Y49         LUT4 (Prop_lut4_I0_O)        0.124     8.983 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.620     9.603    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.491    22.683    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y50         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                         clock pessimism              0.116    22.799    
                         clock uncertainty           -0.302    22.497    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    22.292    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                 12.689    

Slack (MET) :             12.689ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 1.706ns (26.126%)  route 4.824ns (73.874%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 22.683 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.786     6.192    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.316 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.591     6.907    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124     7.031 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.828     8.859    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X19Y49         LUT4 (Prop_lut4_I0_O)        0.124     8.983 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.620     9.603    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.491    22.683    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y50         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                         clock pessimism              0.116    22.799    
                         clock uncertainty           -0.302    22.497    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    22.292    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                 12.689    

Slack (MET) :             12.689ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 1.706ns (26.126%)  route 4.824ns (73.874%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 22.683 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.786     6.192    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.316 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.591     6.907    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124     7.031 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.828     8.859    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X19Y49         LUT4 (Prop_lut4_I0_O)        0.124     8.983 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.620     9.603    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.491    22.683    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y50         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                         clock pessimism              0.116    22.799    
                         clock uncertainty           -0.302    22.497    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    22.292    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0_reg[7]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                 12.689    

Slack (MET) :             12.760ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 1.706ns (25.909%)  route 4.879ns (74.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.786     6.192    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.316 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.591     6.907    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124     7.031 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.822     8.853    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X18Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.977 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.680     9.657    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.501    22.694    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y47         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X18Y47         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                 12.760    

Slack (MET) :             12.760ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 1.706ns (25.909%)  route 4.879ns (74.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.786     6.192    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.316 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.591     6.907    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124     7.031 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.822     8.853    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X18Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.977 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.680     9.657    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.501    22.694    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y47         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X18Y47         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                 12.760    

Slack (MET) :             12.760ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 1.706ns (25.909%)  route 4.879ns (74.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.786     6.192    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.316 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.591     6.907    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124     7.031 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.822     8.853    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X18Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.977 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.680     9.657    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.501    22.694    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y47         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X18Y47         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                 12.760    

Slack (MET) :             12.760ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 1.706ns (25.909%)  route 4.879ns (74.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.786     6.192    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.316 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.591     6.907    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124     7.031 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.822     8.853    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X18Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.977 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.680     9.657    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.501    22.694    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y47         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X18Y47         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                 12.760    

Slack (MET) :             12.760ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 1.706ns (25.909%)  route 4.879ns (74.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.786     6.192    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.316 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.591     6.907    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124     7.031 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.822     8.853    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X18Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.977 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.680     9.657    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.501    22.694    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y47         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X18Y47         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                 12.760    

Slack (MET) :             12.760ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 1.706ns (25.909%)  route 4.879ns (74.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.786     6.192    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.316 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.591     6.907    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124     7.031 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.822     8.853    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X18Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.977 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.680     9.657    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.501    22.694    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y47         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X18Y47         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                 12.760    

Slack (MET) :             12.760ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 1.706ns (25.909%)  route 4.879ns (74.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.786     6.192    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y58          LUT5 (Prop_lut5_I1_O)        0.124     6.316 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.591     6.907    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124     7.031 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.822     8.853    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X18Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.977 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.680     9.657    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.501    22.694    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y47         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X18Y47         FDRE (Setup_fdre_C_CE)      -0.205    22.417    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/slv_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                 12.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.677%)  route 0.147ns (39.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[29]/Q
                         net (fo=1, routed)           0.147     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[29]
    SLICE_X5Y50          LUT3 (Prop_lut3_I2_O)        0.099     1.301 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[29]_i_1__1/O
                         net (fo=1, routed)           0.000     1.301    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[29]_i_1__1_n_0
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.654%)  route 0.231ns (55.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/Q
                         net (fo=1, routed)           0.231     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[22]
    SLICE_X0Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.341 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[22]_i_1/O
                         net (fo=1, routed)           0.000     1.341    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[22]
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.121     1.313    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.554%)  route 0.261ns (61.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.261     1.331    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X8Y46          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y46          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[27].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.533%)  route 0.240ns (53.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.565     0.906    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X10Y50         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[27].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[27].LOAD_REG_I/Q
                         net (fo=2, routed)           0.240     1.310    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/loadReg_DBus_32[4]
    SLICE_X10Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.355 r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.355    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[4]
    SLICE_X10Y49         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.835     1.205    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[4]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.121     1.297    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.855%)  route 0.175ns (54.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.175     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[30]
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)        -0.008     1.187    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.800%)  route 0.194ns (60.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.246    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.223ns (50.198%)  route 0.221ns (49.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.221     1.276    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[30]
    SLICE_X5Y50          LUT3 (Prop_lut3_I2_O)        0.095     1.371 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[30]_i_1__1/O
                         net (fo=1, routed)           0.000     1.371    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[30]_i_1__1_n_0
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.107     1.301    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.227ns (52.226%)  route 0.208ns (47.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.208     1.260    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[30]
    SLICE_X2Y49          LUT4 (Prop_lut4_I3_O)        0.099     1.359 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.359    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.583     0.924    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y43          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.112     1.200    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X0Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.940    
    SLICE_X0Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.395%)  route 0.253ns (57.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.583     0.924    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y43          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.253     1.317    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[25]
    SLICE_X1Y50          LUT4 (Prop_lut4_I0_O)        0.045     1.362 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.362    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.851     1.221    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.284    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X10Y58   design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X8Y60    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X9Y60    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y59    design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y60   design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X18Y39   design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/count_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X18Y41   design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/count_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X18Y41   design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/count_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X18Y42   design_1_i/LCD_ip_0/U0/myipLCD_ip_v1_0_S00_AXI_inst/inst_LCD_User_Logic/count_reg[12]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y47    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y58    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y58    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y58    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y58    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y47    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.133ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.580ns (19.015%)  route 2.470ns (80.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.670     2.978    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.458     3.892    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.016 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          2.012     6.028    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X19Y45         FDPE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X19Y45         FDPE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_reg/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X19Y45         FDPE (Recov_fdpe_C_PRE)     -0.359    22.161    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_reg
  -------------------------------------------------------------------
                         required time                         22.161    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 16.133    

Slack (MET) :             16.216ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.580ns (19.288%)  route 2.427ns (80.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.670     2.978    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.458     3.892    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.016 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.969     5.985    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X16Y45         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X16Y45         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[0]/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X16Y45         FDCE (Recov_fdce_C_CLR)     -0.319    22.201    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -5.985    
  -------------------------------------------------------------------
                         slack                                 16.216    

Slack (MET) :             16.216ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.580ns (19.288%)  route 2.427ns (80.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.670     2.978    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.458     3.892    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.016 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.969     5.985    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X16Y45         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X16Y45         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[1]/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X16Y45         FDCE (Recov_fdce_C_CLR)     -0.319    22.201    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -5.985    
  -------------------------------------------------------------------
                         slack                                 16.216    

Slack (MET) :             16.216ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.580ns (19.288%)  route 2.427ns (80.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.670     2.978    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.458     3.892    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.016 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.969     5.985    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X16Y45         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X16Y45         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[2]/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X16Y45         FDCE (Recov_fdce_C_CLR)     -0.319    22.201    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -5.985    
  -------------------------------------------------------------------
                         slack                                 16.216    

Slack (MET) :             16.216ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.580ns (19.288%)  route 2.427ns (80.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.670     2.978    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.458     3.892    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.016 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.969     5.985    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X16Y45         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.500    22.693    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X16Y45         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[3]/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X16Y45         FDCE (Recov_fdce_C_CLR)     -0.319    22.201    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         22.201    
                         arrival time                          -5.985    
  -------------------------------------------------------------------
                         slack                                 16.216    

Slack (MET) :             16.402ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.580ns (21.210%)  route 2.155ns (78.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.670     2.978    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.458     3.892    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.016 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.696     5.713    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X21Y45         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.499    22.691    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X21Y45         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.130    22.821    
                         clock uncertainty           -0.302    22.519    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    22.114    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.114    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 16.402    

Slack (MET) :             16.402ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.580ns (21.210%)  route 2.155ns (78.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.670     2.978    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.458     3.892    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.016 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.696     5.713    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X21Y45         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.499    22.691    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X21Y45         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.130    22.821    
                         clock uncertainty           -0.302    22.519    
    SLICE_X21Y45         FDCE (Recov_fdce_C_CLR)     -0.405    22.114    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.114    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 16.402    

Slack (MET) :             16.660ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.580ns (22.618%)  route 1.984ns (77.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.670     2.978    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.458     3.892    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.016 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.526     5.542    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X16Y49         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.501    22.694    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X16Y49         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[16]/C
                         clock pessimism              0.130    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X16Y49         FDCE (Recov_fdce_C_CLR)     -0.319    22.202    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         22.202    
                         arrival time                          -5.542    
  -------------------------------------------------------------------
                         slack                                 16.660    

Slack (MET) :             16.660ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.580ns (22.618%)  route 1.984ns (77.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.670     2.978    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.458     3.892    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.016 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.526     5.542    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X16Y49         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.501    22.694    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X16Y49         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[17]/C
                         clock pessimism              0.130    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X16Y49         FDCE (Recov_fdce_C_CLR)     -0.319    22.202    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         22.202    
                         arrival time                          -5.542    
  -------------------------------------------------------------------
                         slack                                 16.660    

Slack (MET) :             16.660ns  (required time - arrival time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.580ns (22.618%)  route 1.984ns (77.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.670     2.978    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.458     3.892    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.016 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          1.526     5.542    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X16Y49         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        1.501    22.694    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X16Y49         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[18]/C
                         clock pessimism              0.130    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X16Y49         FDCE (Recov_fdce_C_CLR)     -0.319    22.202    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         22.202    
                         arrival time                          -5.542    
  -------------------------------------------------------------------
                         slack                                 16.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.602%)  route 0.403ns (68.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.561     0.902    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.160     1.203    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.248 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          0.242     1.490    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X16Y48         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.832     1.202    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X16Y48         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[12]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X16Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.101    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.602%)  route 0.403ns (68.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.561     0.902    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.160     1.203    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.248 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          0.242     1.490    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X16Y48         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.832     1.202    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X16Y48         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[13]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X16Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.101    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.602%)  route 0.403ns (68.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.561     0.902    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.160     1.203    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.248 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          0.242     1.490    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X16Y48         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.832     1.202    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X16Y48         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[14]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X16Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.101    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.602%)  route 0.403ns (68.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.561     0.902    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.160     1.203    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.248 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          0.242     1.490    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X16Y48         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.832     1.202    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X16Y48         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[15]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X16Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.101    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.612%)  route 0.464ns (71.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.561     0.902    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.160     1.203    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.248 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          0.304     1.552    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X16Y50         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.831     1.201    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X16Y50         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[20]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.105    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.612%)  route 0.464ns (71.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.561     0.902    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.160     1.203    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.248 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          0.304     1.552    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X16Y50         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.831     1.201    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X16Y50         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[21]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.105    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.612%)  route 0.464ns (71.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.561     0.902    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.160     1.203    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.248 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          0.304     1.552    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X16Y50         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.831     1.201    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X16Y50         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[22]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.105    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.612%)  route 0.464ns (71.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.561     0.902    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.160     1.203    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.248 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          0.304     1.552    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X16Y50         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.831     1.201    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X16Y50         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[23]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.105    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.488%)  route 0.467ns (71.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.561     0.902    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.160     1.203    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.248 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          0.307     1.554    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X16Y47         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.832     1.202    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X16Y47         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[10]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X16Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.101    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.488%)  route 0.467ns (71.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.561     0.902    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/s00_axi_aclk
    SLICE_X22Y48         FDRE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/reset_n_reg/Q
                         net (fo=3, routed)           0.160     1.203    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/reset_n
    SLICE_X23Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.248 f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3/O
                         net (fo=36, routed)          0.307     1.554    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/TX_i_3_n_0
    SLICE_X16Y47         FDCE                                         f  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1469, routed)        0.832     1.202    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/s00_axi_aclk
    SLICE_X16Y47         FDCE                                         r  design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[11]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X16Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.101    design_1_i/Serial_7seg_0/U0/Serial_7seg_v1_0_S00_AXI_inst/Inst_TTL_Serial_user_logic/Inst_TTL_serial/bit_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.454    





