"use strict";(self.webpackChunkmarkdown_test=self.webpackChunkmarkdown_test||[]).push([[803],{1874:(i,e,s)=>{s.d(e,{A:()=>t});const t=s.p+"assets/images/smart-fusion-2-banner-2a3cfbc00971260abbfda5629cf54288.png"},7500:(i,e,s)=>{s.r(e),s.d(e,{assets:()=>d,contentTitle:()=>l,default:()=>m,frontMatter:()=>o,metadata:()=>t,toc:()=>u});const t=JSON.parse('{"id":"smart-fusion-2","title":"SmartFusion 2","description":"Polar Fire FPGA","source":"@site/docs/smart-fusion-2.mdx","sourceDirName":".","slug":"/smart-fusion-2","permalink":"/markdown-test/smart-fusion-2","draft":false,"unlisted":false,"tags":[],"version":"current","sidebarPosition":6,"frontMatter":{"id":"smart-fusion-2","sidebar_position":6,"title":"SmartFusion 2","pagination_prev":null,"pagination_next":null,"sidebar_label":"SmartFusion 2","wrapperClassName":"products-fullbleed","full_width":true,"slug":"/smart-fusion-2"},"sidebar":"tutorialSidebar"}');var n=s(4848),r=s(8453),a=s(5999);const o={id:"smart-fusion-2",sidebar_position:6,title:"SmartFusion 2",pagination_prev:null,pagination_next:null,sidebar_label:"SmartFusion 2",wrapperClassName:"products-fullbleed",full_width:!0,slug:"/smart-fusion-2"},l="SmartFusion 2",d={},u=[];function c(i){const e={h1:"h1",header:"header",img:"img",li:"li",p:"p",ul:"ul",...(0,r.R)(),...i.components};return(0,n.jsxs)(n.Fragment,{children:[(0,n.jsx)(e.header,{children:(0,n.jsx)(e.h1,{id:"smartfusion-2",children:"SmartFusion 2"})}),"\n",(0,n.jsx)(e.p,{children:(0,n.jsx)(e.img,{alt:"Polar Fire FPGA",src:s(1874).A+"",title:"SmartFusion 2",width:"800",height:"433"})}),"\n",(0,n.jsx)("br",{}),"\n",(0,n.jsx)(e.p,{children:"Optimize design size and power consumption using these low-density, low-power devices. SmartFusion 2 SoC FPGAs bring proven security and exceptional reliability to communications, industrial, medical, defense and aviation applications."}),"\n",(0,n.jsxs)(e.ul,{children:["\n",(0,n.jsx)(e.li,{children:"166 MHz Arm\xae Cortex\xae-M3 based microprocessor with instruction cache"}),"\n",(0,n.jsx)(e.li,{children:"Up to 150K LEs with 5 MB SRAM and 4.5 MB NVM"}),"\n",(0,n.jsx)(e.li,{children:"5 Gbps SerDes, PCIe\xae, XAUI/XGXS+"}),"\n",(0,n.jsx)(e.li,{children:"Native SerDes"}),"\n",(0,n.jsx)(e.li,{children:"DDR2/3 controllers with SECDED"}),"\n"]}),"\n",(0,n.jsx)(a.A,{solutionCategories:[{titleText:"Why SmartFusion 2?",solutions:["Low Power","Security","Vulnerability"]},{titleText:"Performance",solutions:["DSP","DSR","DDR","Transceivers","MiV","System Services"]},{titleText:"Intelligent Edge",solutions:["Smart Embedded Vision","Edge Connectivity","Industrial Edge"]}]})]})}function m(i={}){const{wrapper:e}={...(0,r.R)(),...i.components};return e?(0,n.jsx)(e,{...i,children:(0,n.jsx)(c,{...i})}):c(i)}}}]);