<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver gpiops v2_1: xgpiops_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xgpiops_hw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_assert.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#ae9716887ddbdd1ac6093380b90d0eb57">XGPIOPS_HW_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#ac021029c611041a62843fbf68caa22de">XGPIOPS_BYPM_MASK_OFFSET</a>&nbsp;&nbsp;&nbsp;XGPIOPS_REG_MASK_OFFSET</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#aff08ac5be0729f046324cae2706aaf9a">XGpioPs_ReadReg</a>(BaseAddr, RegOffset)&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddr) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#a3ad586332c0958c5044450d735127337">XGpioPs_WriteReg</a>(BaseAddr, RegOffset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddr) + (RegOffset), (Data))</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register offsets for the GPIO. Each register is 32 bits.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd1fcede1db0e1d89ba33e94f40448fa7"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#a05aff41166bea96304f2fa71e21362c4">XGPIOPS_DATA_LSW_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#a05b7d35cd223526d8861934f44232284">XGPIOPS_DATA_MSW_OFFSET</a>&nbsp;&nbsp;&nbsp;0x004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#a3d795f07c1e9e4bfcac2859112fbbd88">XGPIOPS_DATA_OFFSET</a>&nbsp;&nbsp;&nbsp;0x040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#a29e4ebe4ad7fef5e1a1fe215f578d8a8">XGPIOPS_DATA_RO_OFFSET</a>&nbsp;&nbsp;&nbsp;0x060</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#aee82145f62455e2928a5b8fe66553a40">XGPIOPS_DIRM_OFFSET</a>&nbsp;&nbsp;&nbsp;0x204</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#a74dfb9103ef810106a70f8355e319004">XGPIOPS_OUTEN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x208</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#a63ee987794c805429f6e0c34b62ae5b9">XGPIOPS_INTMASK_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#a090dab3e38b9493eb63a30c4cc9a9267">XGPIOPS_INTEN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x210</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#a457b603b9dda39af3aad037e3fb7fe89">XGPIOPS_INTDIS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x214</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#a6eac2572743836b91aae65e35e2b4ff2">XGPIOPS_INTSTS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x218</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#ad50a2feb73c4055285aa11d1de90c402">XGPIOPS_INTTYPE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x21C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#afd48f3262cc46cf828f219edcdb08920">XGPIOPS_INTPOL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x220</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#a9ba60ac847a2c6ad66240cf1a849afba">XGPIOPS_INTANY_OFFSET</a>&nbsp;&nbsp;&nbsp;0x224</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register offsets for each Bank.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp4c8971f6a83c134c76e0b7d8f5399210"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#a1a0e56e2d9952e68d3737707d7b29581">XGPIOPS_DATA_MASK_OFFSET</a>&nbsp;&nbsp;&nbsp;0x8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#a2253433045676585190fa543860141d5">XGPIOPS_DATA_BANK_OFFSET</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#a9ba138bbcd05d5e10978166741a8184b">XGPIOPS_REG_MASK_OFFSET</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt type reset values for each bank</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp60be0d27911c0edb7fa529c0477a2ecb"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#a8c9a16d604addea8146e2672823f1dc4">XGPIOPS_INTTYPE_BANK0_RESET</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#ae7120883729ac7440f9bbc378f21422a">XGPIOPS_INTTYPE_BANK1_RESET</a>&nbsp;&nbsp;&nbsp;0x3FFFFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#a8aa4d8c9862e1f3af162c56a42b2e5f2">XGPIOPS_INTTYPE_BANK2_RESET</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#afa809c9d03d6939520e98babf4361100">XGPIOPS_INTTYPE_BANK3_RESET</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpiops__hw_8h.html#a337a72dd066133cdf15e74cbbe1b5ae1">XGpioPs_ResetHw</a> (u32 BaseAddress)</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains the identifiers and basic driver functions (or macros) that can be used to access the device. Other driver functions are defined in <a class="el" href="xgpiops_8h.html">xgpiops.h</a>.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- -------------------------------------------------
 1.00a sv   01/15/10 First Release
 1.02a hk   08/22/13 Added low level reset API function prototype and
                     related constant definitions
 </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="ac021029c611041a62843fbf68caa22de"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_BYPM_MASK_OFFSET" ref="ac021029c611041a62843fbf68caa22de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_BYPM_MASK_OFFSET&nbsp;&nbsp;&nbsp;XGPIOPS_REG_MASK_OFFSET</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2253433045676585190fa543860141d5"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_DATA_BANK_OFFSET" ref="a2253433045676585190fa543860141d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_DATA_BANK_OFFSET&nbsp;&nbsp;&nbsp;0x4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a05aff41166bea96304f2fa71e21362c4"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_DATA_LSW_OFFSET" ref="a05aff41166bea96304f2fa71e21362c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_DATA_LSW_OFFSET&nbsp;&nbsp;&nbsp;0x000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a0e56e2d9952e68d3737707d7b29581"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_DATA_MASK_OFFSET" ref="a1a0e56e2d9952e68d3737707d7b29581" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_DATA_MASK_OFFSET&nbsp;&nbsp;&nbsp;0x8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a05b7d35cd223526d8861934f44232284"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_DATA_MSW_OFFSET" ref="a05b7d35cd223526d8861934f44232284" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_DATA_MSW_OFFSET&nbsp;&nbsp;&nbsp;0x004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d795f07c1e9e4bfcac2859112fbbd88"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_DATA_OFFSET" ref="a3d795f07c1e9e4bfcac2859112fbbd88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_DATA_OFFSET&nbsp;&nbsp;&nbsp;0x040</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a29e4ebe4ad7fef5e1a1fe215f578d8a8"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_DATA_RO_OFFSET" ref="a29e4ebe4ad7fef5e1a1fe215f578d8a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_DATA_RO_OFFSET&nbsp;&nbsp;&nbsp;0x060</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aee82145f62455e2928a5b8fe66553a40"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_DIRM_OFFSET" ref="aee82145f62455e2928a5b8fe66553a40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_DIRM_OFFSET&nbsp;&nbsp;&nbsp;0x204</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9716887ddbdd1ac6093380b90d0eb57"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_HW_H" ref="ae9716887ddbdd1ac6093380b90d0eb57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_HW_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ba60ac847a2c6ad66240cf1a849afba"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_INTANY_OFFSET" ref="a9ba60ac847a2c6ad66240cf1a849afba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_INTANY_OFFSET&nbsp;&nbsp;&nbsp;0x224</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a457b603b9dda39af3aad037e3fb7fe89"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_INTDIS_OFFSET" ref="a457b603b9dda39af3aad037e3fb7fe89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_INTDIS_OFFSET&nbsp;&nbsp;&nbsp;0x214</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a090dab3e38b9493eb63a30c4cc9a9267"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_INTEN_OFFSET" ref="a090dab3e38b9493eb63a30c4cc9a9267" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_INTEN_OFFSET&nbsp;&nbsp;&nbsp;0x210</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a63ee987794c805429f6e0c34b62ae5b9"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_INTMASK_OFFSET" ref="a63ee987794c805429f6e0c34b62ae5b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_INTMASK_OFFSET&nbsp;&nbsp;&nbsp;0x20C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afd48f3262cc46cf828f219edcdb08920"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_INTPOL_OFFSET" ref="afd48f3262cc46cf828f219edcdb08920" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_INTPOL_OFFSET&nbsp;&nbsp;&nbsp;0x220</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6eac2572743836b91aae65e35e2b4ff2"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_INTSTS_OFFSET" ref="a6eac2572743836b91aae65e35e2b4ff2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_INTSTS_OFFSET&nbsp;&nbsp;&nbsp;0x218</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c9a16d604addea8146e2672823f1dc4"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_INTTYPE_BANK0_RESET" ref="a8c9a16d604addea8146e2672823f1dc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_INTTYPE_BANK0_RESET&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7120883729ac7440f9bbc378f21422a"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_INTTYPE_BANK1_RESET" ref="ae7120883729ac7440f9bbc378f21422a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_INTTYPE_BANK1_RESET&nbsp;&nbsp;&nbsp;0x3FFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8aa4d8c9862e1f3af162c56a42b2e5f2"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_INTTYPE_BANK2_RESET" ref="a8aa4d8c9862e1f3af162c56a42b2e5f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_INTTYPE_BANK2_RESET&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afa809c9d03d6939520e98babf4361100"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_INTTYPE_BANK3_RESET" ref="afa809c9d03d6939520e98babf4361100" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_INTTYPE_BANK3_RESET&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad50a2feb73c4055285aa11d1de90c402"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_INTTYPE_OFFSET" ref="ad50a2feb73c4055285aa11d1de90c402" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_INTTYPE_OFFSET&nbsp;&nbsp;&nbsp;0x21C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a74dfb9103ef810106a70f8355e319004"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_OUTEN_OFFSET" ref="a74dfb9103ef810106a70f8355e319004" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_OUTEN_OFFSET&nbsp;&nbsp;&nbsp;0x208</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aff08ac5be0729f046324cae2706aaf9a"></a><!-- doxytag: member="xgpiops_hw.h::XGpioPs_ReadReg" ref="aff08ac5be0729f046324cae2706aaf9a" args="(BaseAddr, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGpioPs_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddr) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This macro reads the given register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddr</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The 32-bit value of the register</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a9ba138bbcd05d5e10978166741a8184b"></a><!-- doxytag: member="xgpiops_hw.h::XGPIOPS_REG_MASK_OFFSET" ref="a9ba138bbcd05d5e10978166741a8184b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGPIOPS_REG_MASK_OFFSET&nbsp;&nbsp;&nbsp;0x40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ad586332c0958c5044450d735127337"></a><!-- doxytag: member="xgpiops_hw.h::XGpioPs_WriteReg" ref="a3ad586332c0958c5044450d735127337" args="(BaseAddr, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XGpioPs_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddr) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This macro writes to the given register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddr</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the offset of the register to be written. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a337a72dd066133cdf15e74cbbe1b5ae1"></a><!-- doxytag: member="xgpiops_hw.h::XGpioPs_ResetHw" ref="a337a72dd066133cdf15e74cbbe1b5ae1" args="(u32 BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XGpioPs_ResetHw </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddress</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
