==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'MedianFilter/median.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'STREAM' cannot be applied: Function 'conv_stream' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'STREAM' cannot be applied: Function 'conv_stream' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'bubble_sort_outer_loop' does not exist in function 'bubble_sort'.
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'conv_cols' does not exist in function 'filter'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 353.613 ; gain = 13.578 ; free physical = 11731 ; free virtual = 14925
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 353.613 ; gain = 13.578 ; free physical = 11730 ; free virtual = 14925
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 353.613 ; gain = 13.578 ; free physical = 11728 ; free virtual = 14923
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 353.613 ; gain = 13.578 ; free physical = 11729 ; free virtual = 14924
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'filter_cols' (MedianFilter/median.cpp:51) in function 'filter' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bubble_sort' (MedianFilter/median.cpp:20).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'bubble_sort_mapping' (MedianFilter/median.cpp:26) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'bubble_sort_inner_loop' (MedianFilter/median.cpp:32) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (MedianFilter/median.cpp:56) in function 'filter' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (MedianFilter/median.cpp:57) in function 'filter' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (MedianFilter/median.cpp:60) in function 'filter' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (MedianFilter/median.cpp:65) in function 'filter' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (MedianFilter/median.cpp:24) in function 'bubble_sort' completely.
INFO: [XFORM 203-501] Unrolling loop 'bubble_sort_mapping' (MedianFilter/median.cpp:26) in function 'bubble_sort' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (MedianFilter/median.cpp:31) in function 'bubble_sort' completely.
INFO: [XFORM 203-501] Unrolling loop 'bubble_sort_inner_loop' (MedianFilter/median.cpp:32) in function 'bubble_sort' completely.
INFO: [XFORM 203-102] Partitioning array 'CROP.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'CROP.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'CROP.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_array' (MedianFilter/median.cpp:47) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'crop' (MedianFilter/median.cpp:48) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'crop.0' (MedianFilter/median.cpp:48) automatically.
INFO: [XFORM 203-102] Partitioning array 'crop.1' (MedianFilter/median.cpp:48) automatically.
INFO: [XFORM 203-102] Partitioning array 'crop.2' (MedianFilter/median.cpp:48) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'filter_wrapper' (MedianFilter/median.cpp:76), detected/extracted 3 process function(s): 
	 'write_pixels_to_stream'
	 'filter'
	 'read_pixels_from_stream'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 481.613 ; gain = 141.578 ; free physical = 11708 ; free virtual = 14903
INFO: [XFORM 203-541] Flattening a loop nest 'filter_rows' (MedianFilter/median.cpp:50:45) in function 'filter'.
WARNING: [XFORM 203-631] Renaming function 'write_pixels_to_stream' to 'write_pixels_to_stre' (MedianFilter/median.cpp:5:59)
WARNING: [XFORM 203-631] Renaming function 'read_pixels_from_stream' to 'read_pixels_from_str' (MedianFilter/median.cpp:13:60)
INFO: [XFORM 203-811] Inferring bus burst write of length 357604 on port 'out_array' (MedianFilter/median.cpp:16:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 360000 on port 'in_array' (MedianFilter/median.cpp:6:32).
WARNING: [XFORM 203-631] Renaming function 'write_pixels_to_stre13' to 'write_pixels_to_stre' (MedianFilter/median.cpp:5:59)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 481.613 ; gain = 141.578 ; free physical = 11681 ; free virtual = 14876
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter_wrapper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_pixels_to_stre'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_pixels_to_stream_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.38 seconds; current allocated memory: 101.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 102.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bubble_sort'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bubble_sort'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 102.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 103.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'filter_rows_filter_cols'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 104.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 104.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_pixels_from_str'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_pixels_from_stream_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 105.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 105.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_wrapper'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 105.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 105.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_pixels_to_stre'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_pixels_to_stre'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 106.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bubble_sort'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bubble_sort'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 108.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 113.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_pixels_from_str'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_pixels_from_str'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 115.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_wrapper'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_wrapper/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_wrapper/in_array' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_wrapper/out_array' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_wrapper' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_array' and 'out_array' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_wrapper'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 116.378 MB.
INFO: [RTMG 210-278] Implementing memory 'filter_temp_array_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d1024_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d1024_A' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 481.613 ; gain = 141.578 ; free physical = 11650 ; free virtual = 14852
INFO: [SYSC 207-301] Generating SystemC RTL for filter_wrapper.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_wrapper.
INFO: [HLS 200-112] Total elapsed time: 14.26 seconds; peak allocated memory: 116.378 MB.
