/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/viterbi_v9_1_9
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap viterbi_v9_1_9 /home/feilong/Storages/fpga/000_vivado_sim_linux32/viterbi_v9_1_9
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work viterbi_v9_1_9 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/viterbi_v9_1_9/.cxl.vhdl.viterbi_v9_1_9.viterbi_v9_1_9.lin64.cmf
