// Seed: 2974479205
module module_0 (
    output wire id_0,
    output wire id_1
);
  supply1 id_3 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd56,
    parameter id_2 = 32'd15
) (
    input supply1 _id_0
    , id_4,
    output supply1 id_1,
    input tri0 _id_2
);
  logic [7:0] id_5;
  assign id_5[""] = -1;
  assign id_1 = id_2;
  logic ["" : -1  ==  -1] id_6;
  ;
  assign id_6 = id_0;
  assign id_6 = -1;
  wire id_7[1 : id_2];
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign id_1 = 1'h0 ^ id_5;
  assign id_5 = id_4;
  wire id_8;
  ;
  assign {id_5[id_0-:1'd0], id_5} = id_2;
  assign id_6 = {1{-1}};
endmodule
