--------------- Build Started: 07/17/2020 09:21:46 Project: PSoC4_ADC_with_Differential_PreAmplifier, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\jagumiel\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "D:\Users\jagumiel\Desktop\PSoC4-MCU-Analog-Designs-master\ADC\CE95272 - PSoC4 SAR ADC and Differential Amplifier\PSoC4_ADC_with_Differential_PreAmplifier.cydsn\PSoC4_ADC_with_Differential_PreAmplifier.cyprj" -d CY8C4245AXI-483 -s "D:\Users\jagumiel\Desktop\PSoC4-MCU-Analog-Designs-master\ADC\CE95272 - PSoC4 SAR ADC and Differential Amplifier\PSoC4_ADC_with_Differential_PreAmplifier.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: ADC. The actual sample rate (292 SPS) differs from the desired sample rate (300 SPS) due to the clock configuration in the DWR.
 * D:\Users\jagumiel\Desktop\PSoC4-MCU-Analog-Designs-master\ADC\CE95272 - PSoC4 SAR ADC and Differential Amplifier\PSoC4_ADC_with_Differential_PreAmplifier.cydsn\TopDesign\TopDesign.cysch (Instance:ADC)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: Input_1(0)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 07/17/2020 09:22:02 ---------------
