{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 21 03:45:26 2010 " "Info: Processing started: Thu Oct 21 03:45:26 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycle -c SingleCycle " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycle -c SingleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccontrolj2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sccontrolj2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCControlJ2 " "Info: Found entity 1: SCControlJ2" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "opcode packed SCControlJ2.v(23) " "Warning (10227): Verilog HDL Port Declaration warning at SCControlJ2.v(23): data type declaration for \"opcode\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 23 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "opcode SCControlJ2.v(20) " "Info (10499): HDL info at SCControlJ2.v(20): see declaration for object \"opcode\"" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "shamt packed SCControlJ2.v(24) " "Warning (10227): Verilog HDL Port Declaration warning at SCControlJ2.v(24): data type declaration for \"shamt\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "shamt SCControlJ2.v(20) " "Info (10499): HDL info at SCControlJ2.v(20): see declaration for object \"shamt\"" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "func packed SCControlJ2.v(25) " "Warning (10227): Verilog HDL Port Declaration warning at SCControlJ2.v(25): data type declaration for \"func\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 25 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "func SCControlJ2.v(20) " "Info (10499): HDL info at SCControlJ2.v(20): see declaration for object \"func\"" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ALUOp packed SCControlJ2.v(27) " "Warning (10227): Verilog HDL Port Declaration warning at SCControlJ2.v(27): data type declaration for \"ALUOp\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 27 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ALUOp SCControlJ2.v(21) " "Info (10499): HDL info at SCControlJ2.v(21): see declaration for object \"ALUOp\"" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCControlJ2 " "Info: Elaborating entity \"SCControlJ2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite SCControlJ2.v(30) " "Warning (10240): Verilog HDL Always Construct warning at SCControlJ2.v(30): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst SCControlJ2.v(30) " "Warning (10240): Verilog HDL Always Construct warning at SCControlJ2.v(30): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc SCControlJ2.v(30) " "Warning (10240): Verilog HDL Always Construct warning at SCControlJ2.v(30): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg SCControlJ2.v(30) " "Warning (10240): Verilog HDL Always Construct warning at SCControlJ2.v(30): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead SCControlJ2.v(30) " "Warning (10240): Verilog HDL Always Construct warning at SCControlJ2.v(30): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite SCControlJ2.v(30) " "Warning (10240): Verilog HDL Always Construct warning at SCControlJ2.v(30): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSrc SCControlJ2.v(30) " "Warning (10240): Verilog HDL Always Construct warning at SCControlJ2.v(30): inferring latch(es) for variable \"PCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp SCControlJ2.v(30) " "Warning (10240): Verilog HDL Always Construct warning at SCControlJ2.v(30): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] SCControlJ2.v(68) " "Info (10041): Inferred latch for \"ALUOp\[0\]\" at SCControlJ2.v(68)" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] SCControlJ2.v(68) " "Info (10041): Inferred latch for \"ALUOp\[1\]\" at SCControlJ2.v(68)" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] SCControlJ2.v(68) " "Info (10041): Inferred latch for \"ALUOp\[2\]\" at SCControlJ2.v(68)" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[3\] SCControlJ2.v(68) " "Info (10041): Inferred latch for \"ALUOp\[3\]\" at SCControlJ2.v(68)" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc SCControlJ2.v(68) " "Info (10041): Inferred latch for \"PCSrc\" at SCControlJ2.v(68)" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite SCControlJ2.v(68) " "Info (10041): Inferred latch for \"MemWrite\" at SCControlJ2.v(68)" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead SCControlJ2.v(68) " "Info (10041): Inferred latch for \"MemRead\" at SCControlJ2.v(68)" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg SCControlJ2.v(68) " "Info (10041): Inferred latch for \"MemtoReg\" at SCControlJ2.v(68)" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc SCControlJ2.v(68) " "Info (10041): Inferred latch for \"ALUSrc\" at SCControlJ2.v(68)" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst SCControlJ2.v(68) " "Info (10041): Inferred latch for \"RegDst\" at SCControlJ2.v(68)" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite SCControlJ2.v(68) " "Info (10041): Inferred latch for \"RegWrite\" at SCControlJ2.v(68)" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALUSrc\$latch " "Warning: Latch ALUSrc\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR opcode\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal opcode\[1\]" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MemtoReg\$latch " "Warning: Latch MemtoReg\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR opcode\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal opcode\[1\]" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RegWrite\$latch " "Warning: Latch RegWrite\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MemRead\$latch " "Warning: Latch MemRead\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR opcode\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal opcode\[1\]" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MemWrite\$latch " "Warning: Latch MemWrite\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR opcode\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal opcode\[1\]" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "PCSrc\$latch " "Warning: Latch PCSrc\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR opcode\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal opcode\[1\]" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALUOp\[0\]\$latch " "Warning: Latch ALUOp\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALUOp\[1\]\$latch " "Warning: Latch ALUOp\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALUOp\[2\]\$latch " "Warning: Latch ALUOp\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALUOp\[3\]\$latch " "Warning: Latch ALUOp\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SingleCycle " "Warning: Ignored assignments for entity \"SingleCycle\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity SingleCycle -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity SingleCycle -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity SingleCycle -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity SingleCycle -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "Warning (15610): No output dependent on input pin \"RESET\"" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK " "Warning (15610): No output dependent on input pin \"CLOCK\"" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Info: Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Info: Implemented 69 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 21 03:45:32 2010 " "Info: Processing ended: Thu Oct 21 03:45:32 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
