$date
	Sun Aug 31 12:43:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module registerBank_tb $end
$var wire 8 ! read_data [7:0] $end
$var reg 1 " clk $end
$var reg 3 # read_addr [2:0] $end
$var reg 1 $ we $end
$var reg 3 % write_addr [2:0] $end
$var reg 8 & write_data [7:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 3 ' read_addr [2:0] $end
$var wire 1 $ we $end
$var wire 3 ( write_addr [2:0] $end
$var wire 8 ) write_data [7:0] $end
$var reg 8 * read_data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
b0 )
b0 (
b0 '
b0 &
b0 %
0$
b0 #
0"
bx !
$end
#5000
1"
#10000
0"
b10101010 &
b10101010 )
b11 %
b11 (
1$
#15000
1"
#20000
b10101010 !
b10101010 *
0"
b11 #
b11 '
0$
#25000
1"
#30000
0"
b1010101 &
b1010101 )
b101 %
b101 (
#35000
1"
#40000
bx !
bx *
0"
b101 #
b101 '
#45000
1"
#50000
0"
1$
#55000
b1010101 !
b1010101 *
1"
#60000
0"
0$
#65000
1"
#70000
0"
b10100011 &
b10100011 )
1$
#75000
b10100011 !
b10100011 *
1"
#80000
0"
