
****** Vivado v2017.1_sdxop (64-bit)
  **** SW Build 1933108 on Fri Jul 14 11:54:19 MDT 2017
  **** IP Build 1908669 on Fri Jul 14 13:31:24 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /opt/Xilinx/SDx/2017.1.op/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt/Xilinx/SDx/2017.1.op/Vivado/scripts/init.tcl'
0 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipirun.tcl -notrace
Sourcing kernel info from: ./map.tcl
Creating Vivado project and starting FPGA synthesis.
Setting ip_repo_paths: /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/kernels/Filter2DKernel/Filter2DKernel/ip /opt/Xilinx/SDx/2017.1.op/bin/../data/emulation/hw_em/generic_pcie_v2_0/ip_repo /opt/Xilinx/SDx/2017.1.op/Vivado/bin/../data/emulation/hw_em/ip_repo /opt/Xilinx/SDx/2017.1.op/bin/../data/emulation/hw_em/common/ip_repo
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/kernels/Filter2DKernel/Filter2DKernel/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/opt/Xilinx/SDx/2017.1.op/data/emulation/hw_em/generic_pcie_v2_0/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/SDx/2017.1.op/Vivado/data/emulation/hw_em/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/opt/Xilinx/SDx/2017.1.op/data/emulation/hw_em/common/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDx/2017.1.op/Vivado/data/ip'.
Wrote  : </home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/dr.bd> 
INFO: Updated OCL block configuration: USER_WIDTH 0 S_DATA_WIDTH 32 S_ADDR_WIDTH 17 BOUNDARY_VERSION 2 C_BASEADDR 0x44A1E000 C_HIGHADDR 0x44A1FFFF COMPONENT_NAME xcl_design_u_ocl_region_0 EDK_IPTYPE PERIPHERAL ENABLE_ADVANCED_OPTIONS 0 ENABLE_PROFILING 1 ENABLE_SMARTCONNECT 0 HAS_BURST 0 HAS_CONTROL_CLOCK 1 HAS_INTERRUPT 0 HAS_KERNEL_CLOCK 0 HAS_KERNEL_CLOCK2 1 HAS_S_MEM 0 KERNEL_TYPE ADD_ONE KERNEL_VLNV none M00_AXIS_RX_TDATA_NUM_BYTES 8 M00_AXIS_RX_TUSER_WIDTH 8 M01_AXIS_RX_TDATA_NUM_BYTES 8 M01_AXIS_RX_TUSER_WIDTH 8 M_ADDR_WIDTH 36 M_DATA_WIDTH 512 M_HAS_REGSLICE 4 M_HAS_REGSLICE_MI 0 M_ID_WIDTH 4 NUM_KERNELS 16 NUM_MI 4 NUM_M_AXIS_RX 0 NUM_S_AXIS_TX 0 REGSLICE_CONFIG_DICT none S00_AXIS_TX_TDATA_NUM_BYTES 8 S00_AXIS_TX_TUSER_WIDTH 8 S01_AXIS_TX_TDATA_NUM_BYTES 8 S01_AXIS_TX_TUSER_WIDTH 8 SYNC_RESET 0 S_HAS_REGSLICE 4 S_HAS_REGSLICE_SI 0 S_MEM_ADDR_WIDTH 16 S_MEM_DATA_WIDTH 32 S_MEM_ID_WIDTH 1 TIEOFF_KERNEL_RESET 0 USE_BSCAN 0 USE_PR 0 USE_SYNTH 0
Sourcing file: /opt/Xilinx/SDx/2017.1.op/bin/../scripts/ocl/ocl_block_utils.tcl
Creating BD external ports...
Creating BD contents...
WARNING: [BD 41-1753] The name 'm_axi_interconnect_M00_AXI' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
connect_bd_intf_net /s_axi_interconnect_0/M00_AXI /Filter2DKernel_1/s_axi_control  ; # kernel_s_count=0
Updating BD port configurations...
Updating kernel resources...
Updating kernel debug resources...
WARNING: [BD 41-597] NET <KERNEL_CLK2> has no source
WARNING: [BD 41-597] NET <KERNEL_RESET2> has no source
Wrote  : </home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/dr.bd> 
Adding kernel debug resources: ports = /Filter2DKernel_1/m_axi_gmem0 /Filter2DKernel_1/m_axi_gmem1
INFO: adding xilmonitor_Filter2DKernel_1_m_axi_gmem0 for kernel debug monitoring...
WARNING: [BD 41-1753] The name 'xilmonitor_Filter2DKernel_1_m_axi_gmem0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: adding xilmonitor_Filter2DKernel_1_m_axi_gmem1 for kernel debug monitoring...
WARNING: [BD 41-1753] The name 'xilmonitor_Filter2DKernel_1_m_axi_gmem1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
Adding kernel debug resources: ports = /m_axi_interconnect_M00_AXI/M00_AXI
INFO: adding xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI for kernel debug monitoring...
WARNING: [BD 41-1753] The name 'xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
Updating addressing...
INFO: mapping /Filter2DKernel_1/s_axi_control/Reg into /S_AXI offset=0x00000000 range=0x1000 : ocl_slave_seg_Filter2DKernel_1
</M00_AXI/Reg> is being mapped into </Filter2DKernel_1/Data_m_axi_gmem0> at <0x44A00000 [ 64K ]>
</M00_AXI/Reg> is being mapped into </Filter2DKernel_1/Data_m_axi_gmem1> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-597] NET <KERNEL_CLK2> has no source
WARNING: [BD 41-597] NET <KERNEL_RESET2> has no source
Wrote  : </home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/dr.bd> 
WARNING: [BD 41-597] NET <KERNEL_CLK2> has no source
WARNING: [BD 41-597] NET <KERNEL_RESET2> has no source
Wrote  : </home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/dr.bd> 
INFO: [BD 41-1662] The design 'dr.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_M00_AXI/s00_couplers/s00_regslice/s_axi_arlock'(1) to net 's00_couplers_to_s00_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_M00_AXI/s00_couplers/s00_regslice/s_axi_awlock'(1) to net 's00_couplers_to_s00_regslice_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_M00_AXI/s01_couplers/s01_regslice/s_axi_arlock'(1) to net 's01_couplers_to_s01_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_M00_AXI/s01_couplers/s01_regslice/s_axi_awlock'(1) to net 's01_couplers_to_s01_regslice_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_M00_AXI/xbar/m_axi_bid'(1) to net 'xbar_to_m00_couplers_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_M00_AXI/xbar/m_axi_rid'(1) to net 'xbar_to_m00_couplers_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/master_bridge_0/s_axi_awid'(2) to net 'm_axi_interconnect_M00_AXI_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI/mon_axi_bid'(1) to net 'm_axi_interconnect_M00_AXI_M00_AXI_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI/mon_axi_rid'(1) to net 'm_axi_interconnect_M00_AXI_M00_AXI_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/master_bridge_0/s_axi_arid'(2) to net 'm_axi_interconnect_M00_AXI_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-166] The net:KERNEL_CLK2 is not connected to a valid source.
WARNING: [BD 41-166] The net:KERNEL_RESET2 is not connected to a valid source.
Verilog Output written to : /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v
Verilog Output written to : /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Filter2DKernel_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slave_bridge .
INFO: [BD 41-1029] Generation completed for the IP Integrator block master_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block master_bridge_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_zero_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_zero_36 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_zero_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_zero_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_zero_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_zero_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_zero_512 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_zero_64 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block master_bridge_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block master_bridge_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block m_axi_interconnect_M00_AXI/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xilmonitor_Filter2DKernel_1_m_axi_gmem0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xilmonitor_Filter2DKernel_1_m_axi_gmem1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_auto_cc_0/dr_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block s_axi_interconnect_0/s00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block m_axi_interconnect_M00_AXI/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_auto_us_1/dr_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block m_axi_interconnect_M00_AXI/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block m_axi_interconnect_M00_AXI/s01_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block m_axi_interconnect_M00_AXI/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_auto_us_0/dr_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block m_axi_interconnect_M00_AXI/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block m_axi_interconnect_M00_AXI/s00_couplers/auto_rs_w .
Exporting to file /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hw_handoff/dr.hwh
Generated Block Design Tcl file /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hw_handoff/dr_bd.tcl
Generated Hardware Definition File /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.hwdef
Wrote  : </home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/dr.bd> 
create_bd_addr_seg -range 0x1000 -offset 0x0 /sdaccel_generic_pcie_0/m_axi_ctrl /OCL_Region_0/Filter2DKernel_1/s_axi_control/Reg SEG_OCL_REGION_0_reg0
Wrote  : </home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/dr.bd> 
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sdaccel_generic_pcie_0/C0_DDR_SAXI(32) and /OCL_Region_0/master_bridge_0/m_axi(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sdaccel_generic_pcie_0/C0_DDR_SAXI(32) and /OCL_Region_0/master_bridge_0/m_axi(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sdaccel_generic_pcie_0/C1_DDR_SAXI(32) and /OCL_Region_0/master_bridge_1/m_axi(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sdaccel_generic_pcie_0/C1_DDR_SAXI(32) and /OCL_Region_0/master_bridge_1/m_axi(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sdaccel_generic_pcie_0/C2_DDR_SAXI(32) and /OCL_Region_0/master_bridge_2/m_axi(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sdaccel_generic_pcie_0/C2_DDR_SAXI(32) and /OCL_Region_0/master_bridge_2/m_axi(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sdaccel_generic_pcie_0/C3_DDR_SAXI(32) and /OCL_Region_0/master_bridge_3/m_axi(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sdaccel_generic_pcie_0/C3_DDR_SAXI(32) and /OCL_Region_0/master_bridge_3/m_axi(0)
Wrote  : </home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/dr.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/m_axi_interconnect_M00_AXI/xbar/m_axi_bid'(1) to net 'xbar_to_m00_couplers_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/m_axi_interconnect_M00_AXI/xbar/m_axi_rid'(1) to net 'xbar_to_m00_couplers_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/m_axi_interconnect_M00_AXI/s00_mmu/s_axi_arlock'(1) to net 'S00_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/m_axi_interconnect_M00_AXI/s00_mmu/s_axi_awlock'(1) to net 'S00_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/m_axi_interconnect_M00_AXI/s01_mmu/s_axi_arlock'(1) to net 'S01_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/m_axi_interconnect_M00_AXI/s01_mmu/s_axi_awlock'(1) to net 'S01_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_0/s_axi_awid'(2) to net 'm_axi_interconnect_M00_AXI_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI/mon_axi_bid'(1) to net 'm_axi_interconnect_M00_AXI_M00_AXI_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI/mon_axi_rid'(1) to net 'm_axi_interconnect_M00_AXI_M00_AXI_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_0/s_axi_arid'(2) to net 'm_axi_interconnect_M00_AXI_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_1/m_axi_bid'(4) to net 'M01_AXI_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_1/m_axi_rid'(4) to net 'M01_AXI_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_2/m_axi_bid'(4) to net 'M02_AXI_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_2/m_axi_rid'(4) to net 'M02_AXI_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_3/m_axi_bid'(4) to net 'M03_AXI_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_3/m_axi_rid'(4) to net 'M03_AXI_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sdaccel_generic_pcie_0/c1_ddr_saxi_awid'(5) to net 'OCL_REGION_0_M01_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sdaccel_generic_pcie_0/c1_ddr_saxi_arid'(5) to net 'OCL_REGION_0_M01_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sdaccel_generic_pcie_0/c2_ddr_saxi_awid'(5) to net 'OCL_REGION_0_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sdaccel_generic_pcie_0/c2_ddr_saxi_arid'(5) to net 'OCL_REGION_0_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sdaccel_generic_pcie_0/c3_ddr_saxi_awid'(5) to net 'OCL_REGION_0_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sdaccel_generic_pcie_0/c3_ddr_saxi_arid'(5) to net 'OCL_REGION_0_M03_AXI_ARID'(4) - Only lower order bits will be connected.
Verilog Output written to : /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v
Verilog Output written to : /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/Filter2DKernel_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/slave_bridge .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/master_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/master_bridge_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_36 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_512 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_64 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/master_bridge_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/master_bridge_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xilmonitor_Filter2DKernel_1_m_axi_gmem0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xilmonitor_Filter2DKernel_1_m_axi_gmem1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sdaccel_generic_pcie_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block systemc_synchronizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c0_ui_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_control_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block kernel_clk2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/s_axi_interconnect_0/s00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s01_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s00_couplers/auto_rs_w .
Exporting to file /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hw_handoff/dr.hwh
Generated Block Design Tcl file /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hw_handoff/dr_bd.tcl
Generated Hardware Definition File /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1454.730 ; gain = 48.195 ; free physical = 116183 ; free virtual = 155816
INFO: [BD 41-1662] The design 'dr.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/m_axi_interconnect_M00_AXI/xbar/m_axi_bid'(1) to net 'xbar_to_m00_couplers_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/m_axi_interconnect_M00_AXI/xbar/m_axi_rid'(1) to net 'xbar_to_m00_couplers_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/m_axi_interconnect_M00_AXI/s00_mmu/s_axi_arlock'(1) to net 'S00_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/m_axi_interconnect_M00_AXI/s00_mmu/s_axi_awlock'(1) to net 'S00_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/m_axi_interconnect_M00_AXI/s01_mmu/s_axi_arlock'(1) to net 'S01_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/m_axi_interconnect_M00_AXI/s01_mmu/s_axi_awlock'(1) to net 'S01_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_0/s_axi_awid'(2) to net 'm_axi_interconnect_M00_AXI_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI/mon_axi_bid'(1) to net 'm_axi_interconnect_M00_AXI_M00_AXI_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI/mon_axi_rid'(1) to net 'm_axi_interconnect_M00_AXI_M00_AXI_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_0/s_axi_arid'(2) to net 'm_axi_interconnect_M00_AXI_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_1/m_axi_bid'(4) to net 'M01_AXI_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_1/m_axi_rid'(4) to net 'M01_AXI_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_2/m_axi_bid'(4) to net 'M02_AXI_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_2/m_axi_rid'(4) to net 'M02_AXI_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_3/m_axi_bid'(4) to net 'M03_AXI_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_3/m_axi_rid'(4) to net 'M03_AXI_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sdaccel_generic_pcie_0/c1_ddr_saxi_awid'(5) to net 'OCL_REGION_0_M01_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sdaccel_generic_pcie_0/c1_ddr_saxi_arid'(5) to net 'OCL_REGION_0_M01_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sdaccel_generic_pcie_0/c2_ddr_saxi_awid'(5) to net 'OCL_REGION_0_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sdaccel_generic_pcie_0/c2_ddr_saxi_arid'(5) to net 'OCL_REGION_0_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sdaccel_generic_pcie_0/c3_ddr_saxi_awid'(5) to net 'OCL_REGION_0_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sdaccel_generic_pcie_0/c3_ddr_saxi_arid'(5) to net 'OCL_REGION_0_M03_AXI_ARID'(4) - Only lower order bits will be connected.
Verilog Output written to : /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v
Verilog Output written to : /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/Filter2DKernel_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/slave_bridge .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/master_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/master_bridge_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_36 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_512 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_64 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/master_bridge_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/master_bridge_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xilmonitor_Filter2DKernel_1_m_axi_gmem0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xilmonitor_Filter2DKernel_1_m_axi_gmem1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sdaccel_generic_pcie_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block systemc_synchronizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c0_ui_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_control_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block kernel_clk2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/s_axi_interconnect_0/s00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s01_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s00_couplers/auto_rs_w .
Exporting to file /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hw_handoff/dr.hwh
Generated Block Design Tcl file /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hw_handoff/dr_bd.tcl
Generated Hardware Definition File /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source '/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/dr.bd'
INFO: [Vivado 12-5425] Xilinx recommends using the export_simulation Tcl command for generating simulation scripts to use outside of the Vivado environment. Please see 'Logic Simulation' user guide UG900 for details on how to use this command.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/SDx/2017.1.op/Vivado/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dr_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.sim/sim_1/behav/compile.sh
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-11] File '/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_sdaccel_generic_pcie_0_0/sim/cmodel/libsdaccel_generic_pcie_v2_0.so' copied to run dir:'/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.sim/sim_1/behav'
INFO: [USF-XSim-11] File '/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_sdaccel_generic_pcie_0_0/sim/cmodel/libperformance_monitor_v2_0.so' copied to run dir:'/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.sim/sim_1/behav'
INFO: [USF-XSim-11] File '/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_systemc_synchronizer_0_0/sim/cmodel/libsystemc_synchronizer.so' copied to run dir:'/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.sim/sim_1/behav'
INFO: [USF-XSim-11] File '/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_systemc_synchronizer_0_0/sim/cmodel/libxsc_main_main.so' copied to run dir:'/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.sim/sim_1/behav'
INFO: [USF-XSim-60] Script generated:/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.sim/sim_1/behav/elaborate.sh
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.sim/sim_1/behav/simulate.sh
INFO: [BD 41-1662] The design 'dr.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/m_axi_interconnect_M00_AXI/xbar/m_axi_bid'(1) to net 'xbar_to_m00_couplers_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/m_axi_interconnect_M00_AXI/xbar/m_axi_rid'(1) to net 'xbar_to_m00_couplers_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/m_axi_interconnect_M00_AXI/s00_mmu/s_axi_arlock'(1) to net 'S00_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/m_axi_interconnect_M00_AXI/s00_mmu/s_axi_awlock'(1) to net 'S00_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/m_axi_interconnect_M00_AXI/s01_mmu/s_axi_arlock'(1) to net 'S01_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/m_axi_interconnect_M00_AXI/s01_mmu/s_axi_awlock'(1) to net 'S01_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_0/s_axi_awid'(2) to net 'm_axi_interconnect_M00_AXI_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI/mon_axi_bid'(1) to net 'm_axi_interconnect_M00_AXI_M00_AXI_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI/mon_axi_rid'(1) to net 'm_axi_interconnect_M00_AXI_M00_AXI_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_0/s_axi_arid'(2) to net 'm_axi_interconnect_M00_AXI_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_1/m_axi_bid'(4) to net 'M01_AXI_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_1/m_axi_rid'(4) to net 'M01_AXI_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_2/m_axi_bid'(4) to net 'M02_AXI_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_2/m_axi_rid'(4) to net 'M02_AXI_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_3/m_axi_bid'(4) to net 'M03_AXI_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OCL_Region_0/master_bridge_3/m_axi_rid'(4) to net 'M03_AXI_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sdaccel_generic_pcie_0/c1_ddr_saxi_awid'(5) to net 'OCL_REGION_0_M01_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sdaccel_generic_pcie_0/c1_ddr_saxi_arid'(5) to net 'OCL_REGION_0_M01_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sdaccel_generic_pcie_0/c2_ddr_saxi_awid'(5) to net 'OCL_REGION_0_M02_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sdaccel_generic_pcie_0/c2_ddr_saxi_arid'(5) to net 'OCL_REGION_0_M02_AXI_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sdaccel_generic_pcie_0/c3_ddr_saxi_awid'(5) to net 'OCL_REGION_0_M03_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sdaccel_generic_pcie_0/c3_ddr_saxi_arid'(5) to net 'OCL_REGION_0_M03_AXI_ARID'(4) - Only lower order bits will be connected.
Verilog Output written to : /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v
Verilog Output written to : /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/Filter2DKernel_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/slave_bridge .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/master_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/master_bridge_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_36 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_512 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xlconstant_zero_64 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/master_bridge_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/master_bridge_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xilmonitor_Filter2DKernel_1_m_axi_gmem0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xilmonitor_Filter2DKernel_1_m_axi_gmem1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/xilmonitor_m_axi_interconnect_M00_AXI_M00_AXI .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sdaccel_generic_pcie_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block systemc_synchronizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c0_ui_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_control_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block kernel_clk2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/s_axi_interconnect_0/s00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s01_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OCL_Region_0/m_axi_interconnect_M00_AXI/s00_couplers/auto_rs_w .
Exporting to file /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hw_handoff/dr.hwh
Generated Block Design Tcl file /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hw_handoff/dr_bd.tcl
Generated Hardware Definition File /home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source '/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/dr.bd'
INFO: [Vivado 12-5425] Xilinx recommends using the export_simulation Tcl command for generating simulation scripts to use outside of the Vivado environment. Please see 'Logic Simulation' user guide UG900 for details on how to use this command.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/SDx/2017.1.op/Vivado/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'dr_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.sim/sim_1/behav/compile.sh
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-11] File '/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_sdaccel_generic_pcie_0_0/sim/cmodel/libsdaccel_generic_pcie_v2_0.so' copied to run dir:'/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.sim/sim_1/behav'
INFO: [USF-XSim-11] File '/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_sdaccel_generic_pcie_0_0/sim/cmodel/libperformance_monitor_v2_0.so' copied to run dir:'/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.sim/sim_1/behav'
INFO: [USF-XSim-11] File '/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_systemc_synchronizer_0_0/sim/cmodel/libsystemc_synchronizer.so' copied to run dir:'/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.sim/sim_1/behav'
INFO: [USF-XSim-11] File '/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_systemc_synchronizer_0_0/sim/cmodel/libxsc_main_main.so' copied to run dir:'/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.sim/sim_1/behav'
INFO: [USF-XSim-60] Script generated:/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.sim/sim_1/behav/elaborate.sh
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.sim/sim_1/behav/simulate.sh
get_bd_designs: dr
--- DEBUG: current_bd_design: dr
--- DEBUG: kernel: Filter2DKernel; type: c
--- DEBUG: get_bd_cells: /OCL_Region_0/Filter2DKernel_1
instance: /OCL_Region_0/Filter2DKernel_1
INFO: [Common 17-206] Exiting Vivado at Tue Apr 17 05:39:10 2018...
