--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14674 paths analyzed, 800 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.080ns.
--------------------------------------------------------------------------------
Slack:                  9.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_3 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.041ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_3 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.DQ      Tcko                  0.476   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_3
    SLICE_X21Y44.B1      net (fanout=6)        2.147   alu/M_ram2_read_data[3]
    SLICE_X21Y44.B       Tilo                  0.259   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X20Y53.C2      net (fanout=10)       1.582   alu/M_alu_a[3]
    SLICE_X20Y53.CMUX    Tilo                  0.430   alu/M_alu_a[4]
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1_G
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A2      net (fanout=1)        0.741   alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A       Tilo                  0.254   alu/M_alu_a[4]
                                                       alu/alu/boolean/Mmux_out_5_SW0
    SLICE_X16Y52.B5      net (fanout=1)        1.025   alu/alu/boolean/N49
    SLICE_X16Y52.BMUX    Topbb                 0.444   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_5
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.CMUX    Topac                 0.636   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X15Y49.B1      net (fanout=1)        0.545   alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]
    SLICE_X15Y49.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.041ns (2.872ns logic, 7.169ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  10.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.882ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.662 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y44.B5      net (fanout=9)        2.034   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y44.B       Tilo                  0.259   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X20Y53.C2      net (fanout=10)       1.582   alu/M_alu_a[3]
    SLICE_X20Y53.CMUX    Tilo                  0.430   alu/M_alu_a[4]
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1_G
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A2      net (fanout=1)        0.741   alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A       Tilo                  0.254   alu/M_alu_a[4]
                                                       alu/alu/boolean/Mmux_out_5_SW0
    SLICE_X16Y52.B5      net (fanout=1)        1.025   alu/alu/boolean/N49
    SLICE_X16Y52.BMUX    Topbb                 0.444   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_5
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.CMUX    Topac                 0.636   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X15Y49.B1      net (fanout=1)        0.545   alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]
    SLICE_X15Y49.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.882ns (2.826ns logic, 7.056ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  10.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_3 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.898ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_3 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.DQ      Tcko                  0.476   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_3
    SLICE_X21Y44.B1      net (fanout=6)        2.147   alu/M_ram2_read_data[3]
    SLICE_X21Y44.B       Tilo                  0.259   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X19Y51.A6      net (fanout=10)       0.970   alu/M_alu_a[3]
    SLICE_X19Y51.A       Tilo                  0.259   alu/M_alu_b[2]
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0
    SLICE_X18Y49.CX      net (fanout=1)        0.621   alu/alu/boolean/N25
    SLICE_X18Y49.CMUX    Tcxc                  0.192   alu/alu/boolean/a[15]_reduce_nor_9_o6
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X18Y49.A1      net (fanout=1)        0.761   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X18Y49.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o6
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X16Y52.C3      net (fanout=1)        0.840   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X16Y52.BMUX    Topcb                 0.455   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.CMUX    Topac                 0.636   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X15Y49.B1      net (fanout=1)        0.545   alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]
    SLICE_X15Y49.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.898ns (2.885ns logic, 7.013ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  10.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.796ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.194 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.DQ      Tcko                  0.476   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_3
    SLICE_X21Y44.B1      net (fanout=6)        2.147   alu/M_ram2_read_data[3]
    SLICE_X21Y44.B       Tilo                  0.259   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X20Y53.C2      net (fanout=10)       1.582   alu/M_alu_a[3]
    SLICE_X20Y53.CMUX    Tilo                  0.430   alu/M_alu_a[4]
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1_G
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A2      net (fanout=1)        0.741   alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A       Tilo                  0.254   alu/M_alu_a[4]
                                                       alu/alu/boolean/Mmux_out_5_SW0
    SLICE_X16Y52.B5      net (fanout=1)        1.025   alu/alu/boolean/N49
    SLICE_X16Y52.BMUX    Topbb                 0.444   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_5
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.AMUX    Topaa                 0.449   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X14Y50.B4      net (fanout=1)        0.511   alu/M_alu_out[15]_GND_6_o_add_112_OUT[0]
    SLICE_X14Y50.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.796ns (2.661ns logic, 7.135ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  10.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.739ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.662 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y44.B5      net (fanout=9)        2.034   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y44.B       Tilo                  0.259   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X19Y51.A6      net (fanout=10)       0.970   alu/M_alu_a[3]
    SLICE_X19Y51.A       Tilo                  0.259   alu/M_alu_b[2]
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0
    SLICE_X18Y49.CX      net (fanout=1)        0.621   alu/alu/boolean/N25
    SLICE_X18Y49.CMUX    Tcxc                  0.192   alu/alu/boolean/a[15]_reduce_nor_9_o6
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X18Y49.A1      net (fanout=1)        0.761   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X18Y49.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o6
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X16Y52.C3      net (fanout=1)        0.840   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X16Y52.BMUX    Topcb                 0.455   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.CMUX    Topac                 0.636   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X15Y49.B1      net (fanout=1)        0.545   alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]
    SLICE_X15Y49.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.739ns (2.839ns logic, 6.900ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  10.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_3 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.706ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.194 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_3 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.DQ      Tcko                  0.476   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_3
    SLICE_X21Y44.B1      net (fanout=6)        2.147   alu/M_ram2_read_data[3]
    SLICE_X21Y44.B       Tilo                  0.259   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X20Y53.C2      net (fanout=10)       1.582   alu/M_alu_a[3]
    SLICE_X20Y53.CMUX    Tilo                  0.430   alu/M_alu_a[4]
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1_G
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A2      net (fanout=1)        0.741   alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A       Tilo                  0.254   alu/M_alu_a[4]
                                                       alu/alu/boolean/Mmux_out_5_SW0
    SLICE_X16Y52.B5      net (fanout=1)        1.025   alu/alu/boolean/N49
    SLICE_X16Y52.BMUX    Topbb                 0.444   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_5
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.BMUX    Topab                 0.519   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X14Y50.D6      net (fanout=1)        0.351   alu/M_alu_out[15]_GND_6_o_add_112_OUT[1]
    SLICE_X14Y50.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      9.706ns (2.731ns logic, 6.975ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  10.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_3 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.681ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_3 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.DQ      Tcko                  0.476   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_3
    SLICE_X21Y44.B1      net (fanout=6)        2.147   alu/M_ram2_read_data[3]
    SLICE_X21Y44.B       Tilo                  0.259   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X20Y53.D4      net (fanout=10)       1.196   alu/M_alu_a[3]
    SLICE_X20Y53.CMUX    Topdc                 0.456   alu/M_alu_a[4]
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1_F
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A2      net (fanout=1)        0.741   alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A       Tilo                  0.254   alu/M_alu_a[4]
                                                       alu/alu/boolean/Mmux_out_5_SW0
    SLICE_X16Y52.B5      net (fanout=1)        1.025   alu/alu/boolean/N49
    SLICE_X16Y52.BMUX    Topbb                 0.444   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_5
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.CMUX    Topac                 0.636   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X15Y49.B1      net (fanout=1)        0.545   alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]
    SLICE_X15Y49.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.681ns (2.898ns logic, 6.783ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  10.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.637ns (Levels of Logic = 6)
  Clock Path Skew:      -0.047ns (0.661 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y44.B5      net (fanout=9)        2.034   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y44.B       Tilo                  0.259   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X20Y53.C2      net (fanout=10)       1.582   alu/M_alu_a[3]
    SLICE_X20Y53.CMUX    Tilo                  0.430   alu/M_alu_a[4]
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1_G
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A2      net (fanout=1)        0.741   alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A       Tilo                  0.254   alu/M_alu_a[4]
                                                       alu/alu/boolean/Mmux_out_5_SW0
    SLICE_X16Y52.B5      net (fanout=1)        1.025   alu/alu/boolean/N49
    SLICE_X16Y52.BMUX    Topbb                 0.444   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_5
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.AMUX    Topaa                 0.449   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X14Y50.B4      net (fanout=1)        0.511   alu/M_alu_out[15]_GND_6_o_add_112_OUT[0]
    SLICE_X14Y50.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.637ns (2.615ns logic, 7.022ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  10.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.653ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.194 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.DQ      Tcko                  0.476   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_3
    SLICE_X21Y44.B1      net (fanout=6)        2.147   alu/M_ram2_read_data[3]
    SLICE_X21Y44.B       Tilo                  0.259   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X19Y51.A6      net (fanout=10)       0.970   alu/M_alu_a[3]
    SLICE_X19Y51.A       Tilo                  0.259   alu/M_alu_b[2]
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0
    SLICE_X18Y49.CX      net (fanout=1)        0.621   alu/alu/boolean/N25
    SLICE_X18Y49.CMUX    Tcxc                  0.192   alu/alu/boolean/a[15]_reduce_nor_9_o6
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X18Y49.A1      net (fanout=1)        0.761   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X18Y49.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o6
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X16Y52.C3      net (fanout=1)        0.840   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X16Y52.BMUX    Topcb                 0.455   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.AMUX    Topaa                 0.449   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X14Y50.B4      net (fanout=1)        0.511   alu/M_alu_out[15]_GND_6_o_add_112_OUT[0]
    SLICE_X14Y50.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.653ns (2.674ns logic, 6.979ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  10.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.547ns (Levels of Logic = 6)
  Clock Path Skew:      -0.047ns (0.661 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y44.B5      net (fanout=9)        2.034   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y44.B       Tilo                  0.259   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X20Y53.C2      net (fanout=10)       1.582   alu/M_alu_a[3]
    SLICE_X20Y53.CMUX    Tilo                  0.430   alu/M_alu_a[4]
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1_G
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A2      net (fanout=1)        0.741   alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A       Tilo                  0.254   alu/M_alu_a[4]
                                                       alu/alu/boolean/Mmux_out_5_SW0
    SLICE_X16Y52.B5      net (fanout=1)        1.025   alu/alu/boolean/N49
    SLICE_X16Y52.BMUX    Topbb                 0.444   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_5
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.BMUX    Topab                 0.519   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X14Y50.D6      net (fanout=1)        0.351   alu/M_alu_out[15]_GND_6_o_add_112_OUT[1]
    SLICE_X14Y50.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      9.547ns (2.685ns logic, 6.862ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  10.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.522ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.662 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y44.B5      net (fanout=9)        2.034   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y44.B       Tilo                  0.259   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X20Y53.D4      net (fanout=10)       1.196   alu/M_alu_a[3]
    SLICE_X20Y53.CMUX    Topdc                 0.456   alu/M_alu_a[4]
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1_F
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A2      net (fanout=1)        0.741   alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A       Tilo                  0.254   alu/M_alu_a[4]
                                                       alu/alu/boolean/Mmux_out_5_SW0
    SLICE_X16Y52.B5      net (fanout=1)        1.025   alu/alu/boolean/N49
    SLICE_X16Y52.BMUX    Topbb                 0.444   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_5
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.CMUX    Topac                 0.636   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X15Y49.B1      net (fanout=1)        0.545   alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]
    SLICE_X15Y49.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.522ns (2.852ns logic, 6.670ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  10.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_3 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.563ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.194 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_3 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.DQ      Tcko                  0.476   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_3
    SLICE_X21Y44.B1      net (fanout=6)        2.147   alu/M_ram2_read_data[3]
    SLICE_X21Y44.B       Tilo                  0.259   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X19Y51.A6      net (fanout=10)       0.970   alu/M_alu_a[3]
    SLICE_X19Y51.A       Tilo                  0.259   alu/M_alu_b[2]
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0
    SLICE_X18Y49.CX      net (fanout=1)        0.621   alu/alu/boolean/N25
    SLICE_X18Y49.CMUX    Tcxc                  0.192   alu/alu/boolean/a[15]_reduce_nor_9_o6
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X18Y49.A1      net (fanout=1)        0.761   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X18Y49.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o6
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X16Y52.C3      net (fanout=1)        0.840   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X16Y52.BMUX    Topcb                 0.455   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.BMUX    Topab                 0.519   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X14Y50.D6      net (fanout=1)        0.351   alu/M_alu_out[15]_GND_6_o_add_112_OUT[1]
    SLICE_X14Y50.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      9.563ns (2.744ns logic, 6.819ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  10.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.494ns (Levels of Logic = 7)
  Clock Path Skew:      -0.047ns (0.661 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y44.B5      net (fanout=9)        2.034   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y44.B       Tilo                  0.259   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X19Y51.A6      net (fanout=10)       0.970   alu/M_alu_a[3]
    SLICE_X19Y51.A       Tilo                  0.259   alu/M_alu_b[2]
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0
    SLICE_X18Y49.CX      net (fanout=1)        0.621   alu/alu/boolean/N25
    SLICE_X18Y49.CMUX    Tcxc                  0.192   alu/alu/boolean/a[15]_reduce_nor_9_o6
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X18Y49.A1      net (fanout=1)        0.761   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X18Y49.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o6
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X16Y52.C3      net (fanout=1)        0.840   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X16Y52.BMUX    Topcb                 0.455   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.AMUX    Topaa                 0.449   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X14Y50.B4      net (fanout=1)        0.511   alu/M_alu_out[15]_GND_6_o_add_112_OUT[0]
    SLICE_X14Y50.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.494ns (2.628ns logic, 6.866ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  10.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.472ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.662 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X8Y44.C2       net (fanout=10)       1.994   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X8Y44.C        Tilo                  0.255   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X20Y53.A1      net (fanout=14)       2.387   alu/M_alu_a[1]
    SLICE_X20Y53.A       Tilo                  0.254   alu/M_alu_a[4]
                                                       alu/alu/boolean/Mmux_out_5_SW0
    SLICE_X16Y52.B5      net (fanout=1)        1.025   alu/alu/boolean/N49
    SLICE_X16Y52.BMUX    Topbb                 0.444   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_5
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.CMUX    Topac                 0.636   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X15Y49.B1      net (fanout=1)        0.545   alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]
    SLICE_X15Y49.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.472ns (2.392ns logic, 7.080ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  10.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_2 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.470ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.662 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_2 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.BQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_2
    SLICE_X23Y52.D2      net (fanout=17)       1.688   alu/M_fsm_controller_q_FSM_FFd1_2
    SLICE_X23Y52.D       Tilo                  0.259   alu/M_ram2_read_data[15]
                                                       alu/Mmux_M_alu_a31
    SLICE_X22Y52.CX      net (fanout=10)       0.779   alu/M_alu_a[13]
    SLICE_X22Y52.CMUX    Tcxc                  0.192   alu/M_ram2_read_data[11]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X14Y53.CX      net (fanout=1)        1.109   alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X14Y53.CMUX    Tcxc                  0.192   alu/M_ram2_read_data[3]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X12Y51.A3      net (fanout=1)        0.801   alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X12Y51.A       Tilo                  0.254   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X16Y52.A6      net (fanout=1)        0.627   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y52.BMUX    Topab                 0.456   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.CMUX    Topac                 0.636   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X15Y49.B1      net (fanout=1)        0.545   alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]
    SLICE_X15Y49.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.470ns (2.792ns logic, 6.678ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  10.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.445ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.662 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y52.B6      net (fanout=9)        1.351   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y52.B       Tilo                  0.235   alu/M_ram2_read_data[11]
                                                       alu/Mmux_M_alu_a51
    SLICE_X22Y52.D2      net (fanout=15)       0.905   alu/M_alu_a[11]
    SLICE_X22Y52.CMUX    Topdc                 0.402   alu/M_ram2_read_data[11]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X14Y53.CX      net (fanout=1)        1.109   alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X14Y53.CMUX    Tcxc                  0.192   alu/M_ram2_read_data[3]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X12Y51.A3      net (fanout=1)        0.801   alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X12Y51.A       Tilo                  0.254   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X16Y52.A6      net (fanout=1)        0.627   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y52.BMUX    Topab                 0.456   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.CMUX    Topac                 0.636   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X15Y49.B1      net (fanout=1)        0.545   alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]
    SLICE_X15Y49.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (2.978ns logic, 6.467ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  10.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.404ns (Levels of Logic = 7)
  Clock Path Skew:      -0.047ns (0.661 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y44.B5      net (fanout=9)        2.034   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y44.B       Tilo                  0.259   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X19Y51.A6      net (fanout=10)       0.970   alu/M_alu_a[3]
    SLICE_X19Y51.A       Tilo                  0.259   alu/M_alu_b[2]
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0
    SLICE_X18Y49.CX      net (fanout=1)        0.621   alu/alu/boolean/N25
    SLICE_X18Y49.CMUX    Tcxc                  0.192   alu/alu/boolean/a[15]_reduce_nor_9_o6
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X18Y49.A1      net (fanout=1)        0.761   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X18Y49.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o6
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X16Y52.C3      net (fanout=1)        0.840   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X16Y52.BMUX    Topcb                 0.455   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.BMUX    Topab                 0.519   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X14Y50.D6      net (fanout=1)        0.351   alu/M_alu_out[15]_GND_6_o_add_112_OUT[1]
    SLICE_X14Y50.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      9.404ns (2.698ns logic, 6.706ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  10.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.436ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.194 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.DQ      Tcko                  0.476   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_3
    SLICE_X21Y44.B1      net (fanout=6)        2.147   alu/M_ram2_read_data[3]
    SLICE_X21Y44.B       Tilo                  0.259   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X20Y53.D4      net (fanout=10)       1.196   alu/M_alu_a[3]
    SLICE_X20Y53.CMUX    Topdc                 0.456   alu/M_alu_a[4]
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1_F
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A2      net (fanout=1)        0.741   alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A       Tilo                  0.254   alu/M_alu_a[4]
                                                       alu/alu/boolean/Mmux_out_5_SW0
    SLICE_X16Y52.B5      net (fanout=1)        1.025   alu/alu/boolean/N49
    SLICE_X16Y52.BMUX    Topbb                 0.444   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_5
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.AMUX    Topaa                 0.449   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X14Y50.B4      net (fanout=1)        0.511   alu/M_alu_out[15]_GND_6_o_add_112_OUT[0]
    SLICE_X14Y50.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.436ns (2.687ns logic, 6.749ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  10.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.354ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.662 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X19Y51.B6      net (fanout=9)        1.210   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X19Y51.B       Tilo                  0.259   alu/M_alu_b[2]
                                                       alu/Mmux_M_alu_b141
    SLICE_X20Y49.D2      net (fanout=26)       1.448   alu/M_alu_b[2]
    SLICE_X20Y49.CMUX    Topdc                 0.456   alu/M_ram1_read_data[5]
                                                       alu/alu/boolean/out12_F
                                                       alu/alu/boolean/out12
    SLICE_X15Y52.C1      net (fanout=3)        1.591   alu/alu/boolean/out11
    SLICE_X15Y52.C       Tilo                  0.259   alu/alu/boolean/GND_19_o_b[15]_and_12_OUT[0]
                                                       alu/alu/boolean/a[15]_GND_19_o_and_10_OUT<0>1
    SLICE_X16Y52.A3      net (fanout=1)        0.562   alu/alu/boolean/a[15]_GND_19_o_and_10_OUT[0]
    SLICE_X16Y52.BMUX    Topab                 0.456   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.CMUX    Topac                 0.636   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X15Y49.B1      net (fanout=1)        0.545   alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]
    SLICE_X15Y49.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.354ns (2.869ns logic, 6.485ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  10.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.322ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.662 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y52.A5      net (fanout=9)        1.391   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y52.A       Tilo                  0.259   alu/M_alu_b[11]
                                                       alu/Mmux_M_alu_b51
    SLICE_X19Y51.A1      net (fanout=6)        1.196   alu/M_alu_b[11]
    SLICE_X19Y51.A       Tilo                  0.259   alu/M_alu_b[2]
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0
    SLICE_X18Y49.CX      net (fanout=1)        0.621   alu/alu/boolean/N25
    SLICE_X18Y49.CMUX    Tcxc                  0.192   alu/alu/boolean/a[15]_reduce_nor_9_o6
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X18Y49.A1      net (fanout=1)        0.761   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X18Y49.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o6
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X16Y52.C3      net (fanout=1)        0.840   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X16Y52.BMUX    Topcb                 0.455   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.CMUX    Topac                 0.636   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X15Y49.B1      net (fanout=1)        0.545   alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]
    SLICE_X15Y49.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.322ns (2.839ns logic, 6.483ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  10.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.314ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.662 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X23Y48.B4      net (fanout=10)       1.612   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X23Y48.B       Tilo                  0.259   alu/Mmux_out12
                                                       alu/Mmux_M_alu_a71
    SLICE_X18Y53.D2      net (fanout=14)       1.622   alu/M_alu_a[9]
    SLICE_X18Y53.CMUX    Topdc                 0.402   alu/M_alu_a[2]
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o3_F
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o3
    SLICE_X20Y53.A6      net (fanout=1)        0.583   alu/alu/boolean/a[15]_reduce_nor_5_o3
    SLICE_X20Y53.A       Tilo                  0.254   alu/M_alu_a[4]
                                                       alu/alu/boolean/Mmux_out_5_SW0
    SLICE_X16Y52.B5      net (fanout=1)        1.025   alu/alu/boolean/N49
    SLICE_X16Y52.BMUX    Topbb                 0.444   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_5
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.CMUX    Topac                 0.636   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X15Y49.B1      net (fanout=1)        0.545   alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]
    SLICE_X15Y49.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.314ns (2.798ns logic, 6.516ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  10.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_3 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.346ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.194 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_3 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.DQ      Tcko                  0.476   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_3
    SLICE_X21Y44.B1      net (fanout=6)        2.147   alu/M_ram2_read_data[3]
    SLICE_X21Y44.B       Tilo                  0.259   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X20Y53.D4      net (fanout=10)       1.196   alu/M_alu_a[3]
    SLICE_X20Y53.CMUX    Topdc                 0.456   alu/M_alu_a[4]
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1_F
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A2      net (fanout=1)        0.741   alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A       Tilo                  0.254   alu/M_alu_a[4]
                                                       alu/alu/boolean/Mmux_out_5_SW0
    SLICE_X16Y52.B5      net (fanout=1)        1.025   alu/alu/boolean/N49
    SLICE_X16Y52.BMUX    Topbb                 0.444   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_5
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.BMUX    Topab                 0.519   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X14Y50.D6      net (fanout=1)        0.351   alu/M_alu_out[15]_GND_6_o_add_112_OUT[1]
    SLICE_X14Y50.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      9.346ns (2.757ns logic, 6.589ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  10.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.277ns (Levels of Logic = 6)
  Clock Path Skew:      -0.047ns (0.661 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y44.B5      net (fanout=9)        2.034   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y44.B       Tilo                  0.259   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X20Y53.D4      net (fanout=10)       1.196   alu/M_alu_a[3]
    SLICE_X20Y53.CMUX    Topdc                 0.456   alu/M_alu_a[4]
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1_F
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A2      net (fanout=1)        0.741   alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A       Tilo                  0.254   alu/M_alu_a[4]
                                                       alu/alu/boolean/Mmux_out_5_SW0
    SLICE_X16Y52.B5      net (fanout=1)        1.025   alu/alu/boolean/N49
    SLICE_X16Y52.BMUX    Topbb                 0.444   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_5
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.AMUX    Topaa                 0.449   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X14Y50.B4      net (fanout=1)        0.511   alu/M_alu_out[15]_GND_6_o_add_112_OUT[0]
    SLICE_X14Y50.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.277ns (2.641ns logic, 6.636ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  10.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.227ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.661 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X8Y44.C2       net (fanout=10)       1.994   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X8Y44.C        Tilo                  0.255   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X20Y53.A1      net (fanout=14)       2.387   alu/M_alu_a[1]
    SLICE_X20Y53.A       Tilo                  0.254   alu/M_alu_a[4]
                                                       alu/alu/boolean/Mmux_out_5_SW0
    SLICE_X16Y52.B5      net (fanout=1)        1.025   alu/alu/boolean/N49
    SLICE_X16Y52.BMUX    Topbb                 0.444   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_5
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.AMUX    Topaa                 0.449   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X14Y50.B4      net (fanout=1)        0.511   alu/M_alu_out[15]_GND_6_o_add_112_OUT[0]
    SLICE_X14Y50.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.227ns (2.181ns logic, 7.046ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  10.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_2 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.225ns (Levels of Logic = 7)
  Clock Path Skew:      -0.047ns (0.661 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_2 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.BQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_2
    SLICE_X23Y52.D2      net (fanout=17)       1.688   alu/M_fsm_controller_q_FSM_FFd1_2
    SLICE_X23Y52.D       Tilo                  0.259   alu/M_ram2_read_data[15]
                                                       alu/Mmux_M_alu_a31
    SLICE_X22Y52.CX      net (fanout=10)       0.779   alu/M_alu_a[13]
    SLICE_X22Y52.CMUX    Tcxc                  0.192   alu/M_ram2_read_data[11]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X14Y53.CX      net (fanout=1)        1.109   alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X14Y53.CMUX    Tcxc                  0.192   alu/M_ram2_read_data[3]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X12Y51.A3      net (fanout=1)        0.801   alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X12Y51.A       Tilo                  0.254   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X16Y52.A6      net (fanout=1)        0.627   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y52.BMUX    Topab                 0.456   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.AMUX    Topaa                 0.449   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X14Y50.B4      net (fanout=1)        0.511   alu/M_alu_out[15]_GND_6_o_add_112_OUT[0]
    SLICE_X14Y50.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.225ns (2.581ns logic, 6.644ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  10.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.200ns (Levels of Logic = 7)
  Clock Path Skew:      -0.047ns (0.661 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y52.B6      net (fanout=9)        1.351   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y52.B       Tilo                  0.235   alu/M_ram2_read_data[11]
                                                       alu/Mmux_M_alu_a51
    SLICE_X22Y52.D2      net (fanout=15)       0.905   alu/M_alu_a[11]
    SLICE_X22Y52.CMUX    Topdc                 0.402   alu/M_ram2_read_data[11]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X14Y53.CX      net (fanout=1)        1.109   alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X14Y53.CMUX    Tcxc                  0.192   alu/M_ram2_read_data[3]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X12Y51.A3      net (fanout=1)        0.801   alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X12Y51.A       Tilo                  0.254   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X16Y52.A6      net (fanout=1)        0.627   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y52.BMUX    Topab                 0.456   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.AMUX    Topaa                 0.449   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X14Y50.B4      net (fanout=1)        0.511   alu/M_alu_out[15]_GND_6_o_add_112_OUT[0]
    SLICE_X14Y50.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.200ns (2.767ns logic, 6.433ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  10.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.195ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.662 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y52.B6      net (fanout=9)        1.351   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y52.B       Tilo                  0.235   alu/M_ram2_read_data[11]
                                                       alu/Mmux_M_alu_a51
    SLICE_X19Y51.A4      net (fanout=15)       1.133   alu/M_alu_a[11]
    SLICE_X19Y51.A       Tilo                  0.259   alu/M_alu_b[2]
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3_SW0
    SLICE_X18Y49.CX      net (fanout=1)        0.621   alu/alu/boolean/N25
    SLICE_X18Y49.CMUX    Tcxc                  0.192   alu/alu/boolean/a[15]_reduce_nor_9_o6
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X18Y49.A1      net (fanout=1)        0.761   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X18Y49.A       Tilo                  0.235   alu/alu/boolean/a[15]_reduce_nor_9_o6
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X16Y52.C3      net (fanout=1)        0.840   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X16Y52.BMUX    Topcb                 0.455   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.CMUX    Topac                 0.636   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X15Y49.B1      net (fanout=1)        0.545   alu/M_alu_out[15]_GND_6_o_add_112_OUT[2]
    SLICE_X15Y49.CLK     Tas                   0.373   alu/result/ram_0[2]
                                                       alu/Mmux_M_result_write_data141
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                      9.195ns (2.815ns logic, 6.380ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  10.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.187ns (Levels of Logic = 6)
  Clock Path Skew:      -0.047ns (0.661 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y44.B5      net (fanout=9)        2.034   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X21Y44.B       Tilo                  0.259   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X20Y53.D4      net (fanout=10)       1.196   alu/M_alu_a[3]
    SLICE_X20Y53.CMUX    Topdc                 0.456   alu/M_alu_a[4]
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1_F
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A2      net (fanout=1)        0.741   alu/alu/boolean/a[15]_reduce_nor_5_o1
    SLICE_X20Y53.A       Tilo                  0.254   alu/M_alu_a[4]
                                                       alu/alu/boolean/Mmux_out_5_SW0
    SLICE_X16Y52.B5      net (fanout=1)        1.025   alu/alu/boolean/N49
    SLICE_X16Y52.BMUX    Topbb                 0.444   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_5
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.BMUX    Topab                 0.519   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X14Y50.D6      net (fanout=1)        0.351   alu/M_alu_out[15]_GND_6_o_add_112_OUT[1]
    SLICE_X14Y50.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      9.187ns (2.711ns logic, 6.476ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  10.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.137ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.661 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.CQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X8Y44.C2       net (fanout=10)       1.994   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X8Y44.C        Tilo                  0.255   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_a15
    SLICE_X20Y53.A1      net (fanout=14)       2.387   alu/M_alu_a[1]
    SLICE_X20Y53.A       Tilo                  0.254   alu/M_alu_a[4]
                                                       alu/alu/boolean/Mmux_out_5_SW0
    SLICE_X16Y52.B5      net (fanout=1)        1.025   alu/alu/boolean/N49
    SLICE_X16Y52.BMUX    Topbb                 0.444   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_5
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.BMUX    Topab                 0.519   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X14Y50.D6      net (fanout=1)        0.351   alu/M_alu_out[15]_GND_6_o_add_112_OUT[1]
    SLICE_X14Y50.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      9.137ns (2.251ns logic, 6.886ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  10.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_2 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.135ns (Levels of Logic = 7)
  Clock Path Skew:      -0.047ns (0.661 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_2 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.BQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_2
    SLICE_X23Y52.D2      net (fanout=17)       1.688   alu/M_fsm_controller_q_FSM_FFd1_2
    SLICE_X23Y52.D       Tilo                  0.259   alu/M_ram2_read_data[15]
                                                       alu/Mmux_M_alu_a31
    SLICE_X22Y52.CX      net (fanout=10)       0.779   alu/M_alu_a[13]
    SLICE_X22Y52.CMUX    Tcxc                  0.192   alu/M_ram2_read_data[11]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X14Y53.CX      net (fanout=1)        1.109   alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X14Y53.CMUX    Tcxc                  0.192   alu/M_ram2_read_data[3]
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X12Y51.A3      net (fanout=1)        0.801   alu/alu/boolean/a[15]_reduce_nor_7_o2
    SLICE_X12Y51.A       Tilo                  0.254   alu/alu/boolean/a[15]_reduce_nor_7_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X16Y52.A6      net (fanout=1)        0.627   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y52.BMUX    Topab                 0.456   alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A2      net (fanout=2)        1.129   alu/M_boolean_out[0]
    SLICE_X14Y49.BMUX    Topab                 0.519   alu/Mmux_out261
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_lut<0>
                                                       alu/Madd_M_alu_out[15]_GND_6_o_add_112_OUT_xor<2>
    SLICE_X14Y50.D6      net (fanout=1)        0.351   alu/M_alu_out[15]_GND_6_o_add_112_OUT[1]
    SLICE_X14Y50.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      9.135ns (2.651ns logic, 6.484ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: toggle_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: start_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: next_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.080|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14674 paths, 0 nets, and 1491 connections

Design statistics:
   Minimum period:  10.080ns{1}   (Maximum frequency:  99.206MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 31 09:57:40 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



