digraph test {
    "Input,1,ce" [style=filled, color=yellow];
    "Input,8,din" [style=filled, color=yellow];
    "Output_Reg,8,dout" [style=filled, color=green];
    "Wire,10,_00_" [style=filled, color=orange];
    "Wire,10,_01_" [style=filled, color=orange];
    "Wire,8,_02_" [style=filled, color=orange];
    "Wire,8,_03_" [style=filled, color=orange];
    "Wire,8,_04_" [style=filled, color=orange];
    "Wire,8,_05_" [style=filled, color=orange];
    "Wire,1,_06_" [style=filled, color=orange];
    "Reg,10,add_tmp_1" [style=filled, color=orange];
    "Reg,10,add_tmp_2" [style=filled, color=orange];
    "Reg,8,din_tmp_1" [style=filled, color=orange];
    "Reg,8,din_tmp_2" [style=filled, color=orange];
    "Reg,8,din_tmp_3" [style=filled, color=orange];
    "Reg,10,sum_tmp_1" [style=filled, color=orange];
    "Reg,10,sum_tmp_2" [style=filled, color=orange];
    "Reg,10,sum_tmp_3" [style=filled, color=orange];
    "Add,Null,Add_1" [style=filled, color=pink];
    "Add,Null,Add_2" [style=filled, color=pink];
    "Eq,Null,Eq_1" [style=filled, color=pink];
    "Const,1,Constant_1'H1" [style=filled, color=grey];
    "Concat,Null,Concat_1" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_0" [style=filled, color=pink];
    "Const,Null,Constant_7" [style=filled, color=grey];
    "Concat,Null,Concat_2" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_1" [style=filled, color=pink];
    "Const,1,Constant_1'H0" [style=filled, color=grey];
    "Concat,Null,Concat_3" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_2" [style=filled, color=pink];
    "Cond,Null,Cond_1" [style=filled, color=pink];
    "Cond,Null,Cond_2" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_3" [style=filled, color=pink];
    "Const,Null,Constant_9" [style=filled, color=grey];
    "Const,Null,Constant_2" [style=filled, color=grey];
    "Cond,Null,Cond_3" [style=filled, color=pink];
    "Cond,Null,Cond_4" [style=filled, color=pink];
    "Input,1,ce" -> "Eq,Null,Eq_1" [label="1"];
    "Input,8,din" -> "Cond,Null,Cond_4" [label="2"];
    "Output_Reg,8,dout" -> "Cond,Null,Cond_2" [label="3"];
    "Wire,10,_00_" -> "Reg,10,add_tmp_1" [label="1"];
    "Wire,10,_01_" -> "Reg,10,add_tmp_2" [label="1"];
    "Wire,8,_02_" -> "Reg,8,din_tmp_1" [label="1"];
    "Wire,8,_03_" -> "Reg,8,din_tmp_2" [label="1"];
    "Wire,8,_04_" -> "Reg,8,din_tmp_3" [label="1"];
    "Wire,8,_05_" -> "Output_Reg,8,dout" [label="1"];
    "Wire,1,_06_" -> "Cond,Null,Cond_1" [label="1"];
    "Wire,1,_06_" -> "Cond,Null,Cond_2" [label="1"];
    "Wire,1,_06_" -> "Cond,Null,Cond_3" [label="1"];
    "Wire,1,_06_" -> "Cond,Null,Cond_4" [label="1"];
    "Reg,10,add_tmp_1" -> "Add,Null,Add_2" [label="1"];
    "Reg,10,add_tmp_2" -> "PartSelect,Null,PartSelect_3" [label="1"];
    "Reg,8,din_tmp_1" -> "PartSelect,Null,PartSelect_0" [label="1"];
    "Reg,8,din_tmp_1" -> "Concat,Null,Concat_1" [label="3"];
    "Reg,8,din_tmp_1" -> "Cond,Null,Cond_3" [label="2"];
    "Reg,8,din_tmp_1" -> "Cond,Null,Cond_4" [label="3"];
    "Reg,8,din_tmp_2" -> "PartSelect,Null,PartSelect_1" [label="1"];
    "Reg,8,din_tmp_2" -> "Concat,Null,Concat_2" [label="2"];
    "Reg,8,din_tmp_2" -> "Cond,Null,Cond_1" [label="2"];
    "Reg,8,din_tmp_2" -> "Cond,Null,Cond_3" [label="3"];
    "Reg,8,din_tmp_3" -> "PartSelect,Null,PartSelect_2" [label="1"];
    "Reg,8,din_tmp_3" -> "Concat,Null,Concat_3" [label="3"];
    "Reg,8,din_tmp_3" -> "Cond,Null,Cond_1" [label="3"];
    "Reg,10,sum_tmp_1" -> "Add,Null,Add_1" [label="1"];
    "Reg,10,sum_tmp_2" -> "Add,Null,Add_1" [label="2"];
    "Reg,10,sum_tmp_3" -> "Add,Null,Add_2" [label="2"];
    "Add,Null,Add_1" -> "Wire,10,_00_" [label="1"];
    "Add,Null,Add_2" -> "Wire,10,_01_" [label="1"];
    "Eq,Null,Eq_1" -> "Wire,1,_06_" [label="1"];
    "Const,1,Constant_1'H1" -> "Eq,Null,Eq_1" [label="2"];
    "Concat,Null,Concat_1" -> "Reg,10,sum_tmp_1" [label="1"];
    "PartSelect,Null,PartSelect_0" -> "Concat,Null,Concat_1" [label="1"];
    "PartSelect,Null,PartSelect_0" -> "Concat,Null,Concat_1" [label="2"];
    "Const,Null,Constant_7" -> "PartSelect,Null,PartSelect_0" [label="2"];
    "Const,Null,Constant_7" -> "PartSelect,Null,PartSelect_0" [label="3"];
    "Const,Null,Constant_7" -> "PartSelect,Null,PartSelect_1" [label="2"];
    "Const,Null,Constant_7" -> "PartSelect,Null,PartSelect_1" [label="3"];
    "Const,Null,Constant_7" -> "PartSelect,Null,PartSelect_2" [label="2"];
    "Const,Null,Constant_7" -> "PartSelect,Null,PartSelect_2" [label="3"];
    "Concat,Null,Concat_2" -> "Reg,10,sum_tmp_2" [label="1"];
    "PartSelect,Null,PartSelect_1" -> "Concat,Null,Concat_2" [label="1"];
    "Const,1,Constant_1'H0" -> "Concat,Null,Concat_2" [label="3"];
    "Concat,Null,Concat_3" -> "Reg,10,sum_tmp_3" [label="1"];
    "PartSelect,Null,PartSelect_2" -> "Concat,Null,Concat_3" [label="1"];
    "PartSelect,Null,PartSelect_2" -> "Concat,Null,Concat_3" [label="2"];
    "Cond,Null,Cond_1" -> "Wire,8,_04_" [label="1"];
    "Cond,Null,Cond_2" -> "Wire,8,_05_" [label="1"];
    "PartSelect,Null,PartSelect_3" -> "Cond,Null,Cond_2" [label="2"];
    "Const,Null,Constant_9" -> "PartSelect,Null,PartSelect_3" [label="2"];
    "Const,Null,Constant_2" -> "PartSelect,Null,PartSelect_3" [label="3"];
    "Cond,Null,Cond_3" -> "Wire,8,_03_" [label="1"];
    "Cond,Null,Cond_4" -> "Wire,8,_02_" [label="1"];
}
