// Seed: 4153375771
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout uwire id_4;
  output wire id_3;
  module_2 modCall_1 ();
  output wire id_2;
  output wire id_1;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd92
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  logic id_6;
  ;
  wire [id_2 : id_2] id_7;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_3
  );
endmodule
module module_2;
endmodule
