Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 89f8cb9552144acabdd05e2a31ca0b4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_ring_osc_top_func_synth xil_defaultlib.tb_ring_osc_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'reset_IBUF' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29690]
ERROR: [VRFC 10-3180] cannot find port 'monitor_count_OBUF[7]_inst_i_15_0' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29689]
ERROR: [VRFC 10-3180] cannot find port 'monitor_count_OBUF[7]_inst_i_15' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29688]
ERROR: [VRFC 10-3180] cannot find port 'monitor_count_OBUF[35]_inst_i_17_0' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29687]
ERROR: [VRFC 10-3180] cannot find port 'monitor_count_OBUF[35]_inst_i_17' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29686]
ERROR: [VRFC 10-3180] cannot find port 'monitor_count_OBUF[35]_inst_i_13_1' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29685]
ERROR: [VRFC 10-3180] cannot find port 'monitor_count_OBUF[35]_inst_i_13_0' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29684]
ERROR: [VRFC 10-3180] cannot find port 'monitor_count_OBUF[35]_inst_i_13' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29683]
ERROR: [VRFC 10-3180] cannot find port 'monitor_count_OBUF[35]_inst_i_1' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29682]
ERROR: [VRFC 10-3180] cannot find port 'monitor_count_OBUF[31]_inst_i_15_0' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29681]
ERROR: [VRFC 10-3180] cannot find port 'monitor_count_OBUF[31]_inst_i_15' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29680]
ERROR: [VRFC 10-3180] cannot find port 'monitor_count_OBUF[27]_inst_i_15_0' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29679]
ERROR: [VRFC 10-3180] cannot find port 'monitor_count_OBUF[27]_inst_i_15' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29678]
ERROR: [VRFC 10-3180] cannot find port 'monitor_count_OBUF[23]_inst_i_15_0' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29677]
ERROR: [VRFC 10-3180] cannot find port 'monitor_count_OBUF[23]_inst_i_15' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29676]
ERROR: [VRFC 10-3180] cannot find port 'monitor_count_OBUF[19]_inst_i_15_0' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29675]
ERROR: [VRFC 10-3180] cannot find port 'monitor_count_OBUF[19]_inst_i_15' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29674]
ERROR: [VRFC 10-3180] cannot find port 'monitor_count_OBUF[15]_inst_i_15_0' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29673]
ERROR: [VRFC 10-3180] cannot find port 'monitor_count_OBUF[15]_inst_i_15' on this module [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/func/xsim/tb_ring_osc_top_func_synth.v:29672]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
