#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC_Bypass */
ADC_Bypass__0__DR EQU CYREG_GPIO_PRT1_DR
ADC_Bypass__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ADC_Bypass__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ADC_Bypass__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ADC_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_Bypass__0__HSIOM_SHIFT EQU 28
ADC_Bypass__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Bypass__0__INTR EQU CYREG_GPIO_PRT1_INTR
ADC_Bypass__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Bypass__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ADC_Bypass__0__MASK EQU 0x80
ADC_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__0__PC EQU CYREG_GPIO_PRT1_PC
ADC_Bypass__0__PC2 EQU CYREG_GPIO_PRT1_PC2
ADC_Bypass__0__PORT EQU 1
ADC_Bypass__0__PS EQU CYREG_GPIO_PRT1_PS
ADC_Bypass__0__SHIFT EQU 7
ADC_Bypass__DR EQU CYREG_GPIO_PRT1_DR
ADC_Bypass__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ADC_Bypass__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ADC_Bypass__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ADC_Bypass__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Bypass__INTR EQU CYREG_GPIO_PRT1_INTR
ADC_Bypass__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ADC_Bypass__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ADC_Bypass__MASK EQU 0x80
ADC_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__PC EQU CYREG_GPIO_PRT1_PC
ADC_Bypass__PC2 EQU CYREG_GPIO_PRT1_PC2
ADC_Bypass__PORT EQU 1
ADC_Bypass__PS EQU CYREG_GPIO_PRT1_PS
ADC_Bypass__SHIFT EQU 7

/* ADC_cy_psoc4_sar */
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_cy_psoc4_sarmux_8 */
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_3_PIN EQU 3
ADC_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

/* ADC_intClock */
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_intClock__DIV_ID EQU 0x00000040
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
ADC_intClock__PA_DIV_ID EQU 0x000000FF

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x10000
ADC_IRQ__INTC_NUMBER EQU 16
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* TDOA_TimerUDB */
TDOA_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
TDOA_TimerUDB_rstSts_stsreg__0__POS EQU 0
TDOA_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
TDOA_TimerUDB_rstSts_stsreg__2__POS EQU 2
TDOA_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
TDOA_TimerUDB_rstSts_stsreg__3__POS EQU 3
TDOA_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
TDOA_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK3
TDOA_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
TDOA_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST3
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL0
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
TDOA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK0
TDOA_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
TDOA_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
TDOA_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
TDOA_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
TDOA_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
TDOA_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
TDOA_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
TDOA_TimerUDB_sT32_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
TDOA_TimerUDB_sT32_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
TDOA_TimerUDB_sT32_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
TDOA_TimerUDB_sT32_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
TDOA_TimerUDB_sT32_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
TDOA_TimerUDB_sT32_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
TDOA_TimerUDB_sT32_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
TDOA_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
TDOA_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A00
TDOA_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A10
TDOA_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
TDOA_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D00
TDOA_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D10
TDOA_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
TDOA_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
TDOA_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F00
TDOA_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F10
TDOA_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
TDOA_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
TDOA_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A01
TDOA_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A11
TDOA_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D01
TDOA_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D11
TDOA_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
TDOA_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F01
TDOA_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F11
TDOA_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A1
TDOA_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A01
TDOA_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A11
TDOA_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D1
TDOA_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D01
TDOA_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D11
TDOA_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
TDOA_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F1
TDOA_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F01
TDOA_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F11
TDOA_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_UDB_W16_A02
TDOA_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_UDB_W16_A12
TDOA_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_UDB_W16_D02
TDOA_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_UDB_W16_D12
TDOA_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
TDOA_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_UDB_W16_F02
TDOA_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_UDB_W16_F12
TDOA_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_UDB_CAT16_A2
TDOA_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_UDB_W8_A02
TDOA_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_UDB_W8_A12
TDOA_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_UDB_CAT16_D2
TDOA_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_UDB_W8_D02
TDOA_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_UDB_W8_D12
TDOA_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
TDOA_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_UDB_CAT16_F2
TDOA_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_UDB_W8_F02
TDOA_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_UDB_W8_F12
TDOA_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_UDB_CAT16_A3
TDOA_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_UDB_W8_A03
TDOA_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_UDB_W8_A13
TDOA_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_UDB_CAT16_D3
TDOA_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_UDB_W8_D03
TDOA_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_UDB_W8_D13
TDOA_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
TDOA_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_UDB_CAT16_F3
TDOA_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_UDB_W8_F03
TDOA_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_UDB_W8_F13

/* UART_rx */
UART_rx__0__DR EQU CYREG_GPIO_PRT3_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT3_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_rx__0__MASK EQU 0x01
UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_rx__0__PC EQU CYREG_GPIO_PRT3_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_rx__0__PORT EQU 3
UART_rx__0__PS EQU CYREG_GPIO_PRT3_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_GPIO_PRT3_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT3_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_rx__MASK EQU 0x01
UART_rx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_rx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_rx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_rx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_rx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_rx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_rx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_rx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_rx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_rx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_rx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_rx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_rx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_rx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_rx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_rx__PC EQU CYREG_GPIO_PRT3_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_rx__PORT EQU 3
UART_rx__PS EQU CYREG_GPIO_PRT3_PS
UART_rx__SHIFT EQU 0

/* UART_SCB */
UART_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* UART_SCBCLK */
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
UART_SCBCLK__DIV_ID EQU 0x00000041
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* UART_tx */
UART_tx__0__DR EQU CYREG_GPIO_PRT3_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT3_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 2
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_tx__0__PC EQU CYREG_GPIO_PRT3_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_tx__0__PORT EQU 3
UART_tx__0__PS EQU CYREG_GPIO_PRT3_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT3_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT3_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_tx__MASK EQU 0x02
UART_tx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_tx__PC EQU CYREG_GPIO_PRT3_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_tx__PORT EQU 3
UART_tx__PS EQU CYREG_GPIO_PRT3_PS
UART_tx__SHIFT EQU 1

/* Pin_Debug1 */
Pin_Debug1__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Debug1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Debug1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Debug1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Debug1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Debug1__0__HSIOM_MASK EQU 0x0000000F
Pin_Debug1__0__HSIOM_SHIFT EQU 0
Pin_Debug1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Debug1__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Debug1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Debug1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Debug1__0__MASK EQU 0x01
Pin_Debug1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Debug1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Debug1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Debug1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Debug1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Debug1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Debug1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Debug1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Debug1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Debug1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Debug1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Debug1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Debug1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Debug1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Debug1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Debug1__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Debug1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Debug1__0__PORT EQU 1
Pin_Debug1__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Debug1__0__SHIFT EQU 0
Pin_Debug1__DR EQU CYREG_GPIO_PRT1_DR
Pin_Debug1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Debug1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Debug1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Debug1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Debug1__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Debug1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Debug1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Debug1__MASK EQU 0x01
Pin_Debug1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Debug1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Debug1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Debug1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Debug1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Debug1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Debug1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Debug1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Debug1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Debug1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Debug1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Debug1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Debug1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Debug1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Debug1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Debug1__PC EQU CYREG_GPIO_PRT1_PC
Pin_Debug1__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Debug1__PORT EQU 1
Pin_Debug1__PS EQU CYREG_GPIO_PRT1_PS
Pin_Debug1__SHIFT EQU 0

/* Pin_Debug2 */
Pin_Debug2__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Debug2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Debug2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Debug2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Debug2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Debug2__0__HSIOM_MASK EQU 0x000000F0
Pin_Debug2__0__HSIOM_SHIFT EQU 4
Pin_Debug2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Debug2__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Debug2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Debug2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Debug2__0__MASK EQU 0x02
Pin_Debug2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Debug2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Debug2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Debug2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Debug2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Debug2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Debug2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Debug2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Debug2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Debug2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Debug2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Debug2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Debug2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Debug2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Debug2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Debug2__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Debug2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Debug2__0__PORT EQU 1
Pin_Debug2__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Debug2__0__SHIFT EQU 1
Pin_Debug2__DR EQU CYREG_GPIO_PRT1_DR
Pin_Debug2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Debug2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Debug2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Debug2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Debug2__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Debug2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Debug2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Debug2__MASK EQU 0x02
Pin_Debug2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Debug2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Debug2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Debug2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Debug2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Debug2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Debug2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Debug2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Debug2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Debug2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Debug2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Debug2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Debug2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Debug2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Debug2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Debug2__PC EQU CYREG_GPIO_PRT1_PC
Pin_Debug2__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Debug2__PORT EQU 1
Pin_Debug2__PS EQU CYREG_GPIO_PRT1_PS
Pin_Debug2__SHIFT EQU 1

/* Pin_Debug3 */
Pin_Debug3__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Debug3__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Debug3__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Debug3__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Debug3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Debug3__0__HSIOM_MASK EQU 0x00000F00
Pin_Debug3__0__HSIOM_SHIFT EQU 8
Pin_Debug3__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Debug3__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Debug3__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Debug3__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Debug3__0__MASK EQU 0x04
Pin_Debug3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Debug3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Debug3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Debug3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Debug3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Debug3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Debug3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Debug3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Debug3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Debug3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Debug3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Debug3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Debug3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Debug3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Debug3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Debug3__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Debug3__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Debug3__0__PORT EQU 1
Pin_Debug3__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Debug3__0__SHIFT EQU 2
Pin_Debug3__DR EQU CYREG_GPIO_PRT1_DR
Pin_Debug3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Debug3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Debug3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Debug3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Debug3__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Debug3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Debug3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Debug3__MASK EQU 0x04
Pin_Debug3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Debug3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Debug3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Debug3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Debug3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Debug3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Debug3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Debug3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Debug3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Debug3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Debug3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Debug3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Debug3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Debug3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Debug3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Debug3__PC EQU CYREG_GPIO_PRT1_PC
Pin_Debug3__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Debug3__PORT EQU 1
Pin_Debug3__PS EQU CYREG_GPIO_PRT1_PS
Pin_Debug3__SHIFT EQU 2

/* Pin_Debug4 */
Pin_Debug4__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Debug4__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Debug4__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Debug4__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Debug4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Debug4__0__HSIOM_MASK EQU 0x0000F000
Pin_Debug4__0__HSIOM_SHIFT EQU 12
Pin_Debug4__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Debug4__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Debug4__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Debug4__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Debug4__0__MASK EQU 0x08
Pin_Debug4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Debug4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Debug4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Debug4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Debug4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Debug4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Debug4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Debug4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Debug4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Debug4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Debug4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Debug4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Debug4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Debug4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Debug4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Debug4__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Debug4__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Debug4__0__PORT EQU 1
Pin_Debug4__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Debug4__0__SHIFT EQU 3
Pin_Debug4__DR EQU CYREG_GPIO_PRT1_DR
Pin_Debug4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Debug4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Debug4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Debug4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Debug4__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Debug4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Debug4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Debug4__MASK EQU 0x08
Pin_Debug4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Debug4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Debug4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Debug4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Debug4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Debug4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Debug4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Debug4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Debug4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Debug4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Debug4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Debug4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Debug4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Debug4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Debug4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Debug4__PC EQU CYREG_GPIO_PRT1_PC
Pin_Debug4__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Debug4__PORT EQU 1
Pin_Debug4__PS EQU CYREG_GPIO_PRT1_PS
Pin_Debug4__SHIFT EQU 3

/* Pin_Sensor_1 */
Pin_Sensor_1__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_Sensor_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Sensor_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Sensor_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Sensor_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_Sensor_1__0__HSIOM_MASK EQU 0x0000000F
Pin_Sensor_1__0__HSIOM_SHIFT EQU 0
Pin_Sensor_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Sensor_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Sensor_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Sensor_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Sensor_1__0__MASK EQU 0x01
Pin_Sensor_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Sensor_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Sensor_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Sensor_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Sensor_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Sensor_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Sensor_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Sensor_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Sensor_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Sensor_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Sensor_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Sensor_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Sensor_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Sensor_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Sensor_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Sensor_1__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_Sensor_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Sensor_1__0__PORT EQU 2
Pin_Sensor_1__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_Sensor_1__0__SHIFT EQU 0
Pin_Sensor_1__DR EQU CYREG_GPIO_PRT2_DR
Pin_Sensor_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Sensor_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Sensor_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Sensor_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Sensor_1__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Sensor_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Sensor_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Sensor_1__MASK EQU 0x01
Pin_Sensor_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Sensor_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Sensor_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Sensor_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Sensor_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Sensor_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Sensor_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Sensor_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Sensor_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Sensor_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Sensor_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Sensor_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Sensor_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Sensor_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Sensor_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Sensor_1__PC EQU CYREG_GPIO_PRT2_PC
Pin_Sensor_1__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Sensor_1__PORT EQU 2
Pin_Sensor_1__PS EQU CYREG_GPIO_PRT2_PS
Pin_Sensor_1__SHIFT EQU 0

/* Pin_Sensor_2 */
Pin_Sensor_2__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_Sensor_2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Sensor_2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Sensor_2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Sensor_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_Sensor_2__0__HSIOM_MASK EQU 0x000000F0
Pin_Sensor_2__0__HSIOM_SHIFT EQU 4
Pin_Sensor_2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Sensor_2__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Sensor_2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Sensor_2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Sensor_2__0__MASK EQU 0x02
Pin_Sensor_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Sensor_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Sensor_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Sensor_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Sensor_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Sensor_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Sensor_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Sensor_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Sensor_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Sensor_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Sensor_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Sensor_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Sensor_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Sensor_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Sensor_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Sensor_2__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_Sensor_2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Sensor_2__0__PORT EQU 2
Pin_Sensor_2__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_Sensor_2__0__SHIFT EQU 1
Pin_Sensor_2__DR EQU CYREG_GPIO_PRT2_DR
Pin_Sensor_2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Sensor_2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Sensor_2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Sensor_2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Sensor_2__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Sensor_2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Sensor_2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Sensor_2__MASK EQU 0x02
Pin_Sensor_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Sensor_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Sensor_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Sensor_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Sensor_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Sensor_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Sensor_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Sensor_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Sensor_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Sensor_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Sensor_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Sensor_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Sensor_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Sensor_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Sensor_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Sensor_2__PC EQU CYREG_GPIO_PRT2_PC
Pin_Sensor_2__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Sensor_2__PORT EQU 2
Pin_Sensor_2__PS EQU CYREG_GPIO_PRT2_PS
Pin_Sensor_2__SHIFT EQU 1

/* Pin_Sensor_3 */
Pin_Sensor_3__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_Sensor_3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Sensor_3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Sensor_3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Sensor_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_Sensor_3__0__HSIOM_MASK EQU 0x00000F00
Pin_Sensor_3__0__HSIOM_SHIFT EQU 8
Pin_Sensor_3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Sensor_3__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Sensor_3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Sensor_3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Sensor_3__0__MASK EQU 0x04
Pin_Sensor_3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Sensor_3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Sensor_3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Sensor_3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Sensor_3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Sensor_3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Sensor_3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Sensor_3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Sensor_3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Sensor_3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Sensor_3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Sensor_3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Sensor_3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Sensor_3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Sensor_3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Sensor_3__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_Sensor_3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Sensor_3__0__PORT EQU 2
Pin_Sensor_3__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_Sensor_3__0__SHIFT EQU 2
Pin_Sensor_3__DR EQU CYREG_GPIO_PRT2_DR
Pin_Sensor_3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Sensor_3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Sensor_3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Sensor_3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Sensor_3__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Sensor_3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Sensor_3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Sensor_3__MASK EQU 0x04
Pin_Sensor_3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Sensor_3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Sensor_3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Sensor_3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Sensor_3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Sensor_3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Sensor_3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Sensor_3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Sensor_3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Sensor_3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Sensor_3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Sensor_3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Sensor_3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Sensor_3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Sensor_3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Sensor_3__PC EQU CYREG_GPIO_PRT2_PC
Pin_Sensor_3__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Sensor_3__PORT EQU 2
Pin_Sensor_3__PS EQU CYREG_GPIO_PRT2_PS
Pin_Sensor_3__SHIFT EQU 2

/* Pin_Sensor_4 */
Pin_Sensor_4__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_Sensor_4__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Sensor_4__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Sensor_4__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Sensor_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_Sensor_4__0__HSIOM_MASK EQU 0x0000F000
Pin_Sensor_4__0__HSIOM_SHIFT EQU 12
Pin_Sensor_4__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Sensor_4__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Sensor_4__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Sensor_4__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Sensor_4__0__MASK EQU 0x08
Pin_Sensor_4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Sensor_4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Sensor_4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Sensor_4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Sensor_4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Sensor_4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Sensor_4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Sensor_4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Sensor_4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Sensor_4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Sensor_4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Sensor_4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Sensor_4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Sensor_4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Sensor_4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Sensor_4__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_Sensor_4__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Sensor_4__0__PORT EQU 2
Pin_Sensor_4__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_Sensor_4__0__SHIFT EQU 3
Pin_Sensor_4__DR EQU CYREG_GPIO_PRT2_DR
Pin_Sensor_4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Sensor_4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Sensor_4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Sensor_4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Sensor_4__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Sensor_4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Sensor_4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Sensor_4__MASK EQU 0x08
Pin_Sensor_4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Sensor_4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Sensor_4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Sensor_4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Sensor_4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Sensor_4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Sensor_4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Sensor_4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Sensor_4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Sensor_4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Sensor_4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Sensor_4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Sensor_4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Sensor_4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Sensor_4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Sensor_4__PC EQU CYREG_GPIO_PRT2_PC
Pin_Sensor_4__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Sensor_4__PORT EQU 2
Pin_Sensor_4__PS EQU CYREG_GPIO_PRT2_PS
Pin_Sensor_4__SHIFT EQU 3

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
