

================================================================
== Vitis HLS Report for 'writeStream_bool_s'
================================================================
* Date:           Sat Nov 13 15:33:03 2021

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ModelComposerDesign_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k325t-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.180 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    19203|    19203|  96.015 us|  96.015 us|  19203|  19203|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_390_1_VITIS_LOOP_391_2  |    19201|    19201|         3|          1|          1|  19200|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      42|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      54|    -|
|Register         |        -|    -|      20|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      20|      96|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      890|  840|  407600|  203800|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln390_fu_71_p2                |         +|   0|  0|  22|          15|           1|
    |ap_condition_102                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln390_fu_65_p2               |      icmp|   0|  0|  12|          15|          15|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  42|          34|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Edge_out_TDATA_blk_n                     |   9|          2|    1|          2|
    |ModelComposerDesign_core_Edge_out_blk_n  |   9|          2|    1|          2|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|   15|         30|
    |indvar_flatten_fu_40                     |   9|          2|   15|         30|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  54|         12|   34|         68|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_40              |  15|   0|   15|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  20|   0|   20|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|                  writeStream<bool>|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|                  writeStream<bool>|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|                  writeStream<bool>|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|                  writeStream<bool>|  return value|
|ap_continue                                |   in|    1|  ap_ctrl_hs|                  writeStream<bool>|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|                  writeStream<bool>|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|                  writeStream<bool>|  return value|
|ModelComposerDesign_core_Edge_out_dout     |   in|    1|     ap_fifo|  ModelComposerDesign_core_Edge_out|       pointer|
|ModelComposerDesign_core_Edge_out_empty_n  |   in|    1|     ap_fifo|  ModelComposerDesign_core_Edge_out|       pointer|
|ModelComposerDesign_core_Edge_out_read     |  out|    1|     ap_fifo|  ModelComposerDesign_core_Edge_out|       pointer|
|Edge_out_TREADY                            |   in|    1|        axis|                           Edge_out|       pointer|
|Edge_out_TDATA                             |  out|    8|        axis|                           Edge_out|       pointer|
|Edge_out_TVALID                            |  out|    1|        axis|                           Edge_out|       pointer|
+-------------------------------------------+-----+-----+------------+-----------------------------------+--------------+

