# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Dec 30 2018 20:03:52

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.593925 : 0.623685 : 0.656513 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.176
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for counter|i_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (counter|i_CLK:R vs. counter|i_CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_RST
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: i_COUNTER[0]
			6.2.2::Path details for port: i_COUNTER[1]
			6.2.3::Path details for port: i_COUNTER[2]
			6.2.4::Path details for port: i_COUNTER[3]
			6.2.5::Path details for port: i_COUNTER[4]
			6.2.6::Path details for port: i_COUNTER[5]
			6.2.7::Path details for port: i_COUNTER[6]
			6.2.8::Path details for port: i_OVER_RUN
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_RST
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: i_COUNTER[0]
			6.5.2::Path details for port: i_COUNTER[1]
			6.5.3::Path details for port: i_COUNTER[2]
			6.5.4::Path details for port: i_COUNTER[3]
			6.5.5::Path details for port: i_COUNTER[4]
			6.5.6::Path details for port: i_COUNTER[5]
			6.5.7::Path details for port: i_COUNTER[6]
			6.5.8::Path details for port: i_OVER_RUN
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: counter|i_CLK  | Frequency: 377.96 MHz  | Target: 200.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
counter|i_CLK  counter|i_CLK  5000             2354        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
i_RST      i_CLK       49           counter|i_CLK:R        


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase  
------------  ----------  ------------  ---------------------  
i_COUNTER[0]  i_CLK       9455          counter|i_CLK:R        
i_COUNTER[1]  i_CLK       9173          counter|i_CLK:R        
i_COUNTER[2]  i_CLK       9127          counter|i_CLK:R        
i_COUNTER[3]  i_CLK       9173          counter|i_CLK:R        
i_COUNTER[4]  i_CLK       9114          counter|i_CLK:R        
i_COUNTER[5]  i_CLK       9173          counter|i_CLK:R        
i_COUNTER[6]  i_CLK       8969          counter|i_CLK:R        
i_OVER_RUN    i_CLK       8785          counter|i_CLK:R        


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
i_RST      i_CLK       1170        counter|i_CLK:R        


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase  
------------  ----------  --------------------  ---------------------  
i_COUNTER[0]  i_CLK       9045                  counter|i_CLK:R        
i_COUNTER[1]  i_CLK       8756                  counter|i_CLK:R        
i_COUNTER[2]  i_CLK       8703                  counter|i_CLK:R        
i_COUNTER[3]  i_CLK       8749                  counter|i_CLK:R        
i_COUNTER[4]  i_CLK       8710                  counter|i_CLK:R        
i_COUNTER[5]  i_CLK       8749                  counter|i_CLK:R        
i_COUNTER[6]  i_CLK       8565                  counter|i_CLK:R        
i_OVER_RUN    i_CLK       8382                  counter|i_CLK:R        


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for counter|i_CLK
*******************************************
Clock: counter|i_CLK
Frequency: 377.96 MHz | Target: 200.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_28_3/lcout
Path End         : r_counter_6_LC_1_28_6/ce
Capture Clock    : r_counter_6_LC_1_28_6/clk
Setup Constraint : 5000p
Path slack       : 2355p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   7687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               2140
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5332
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_28_3/lcout          LogicCell40_SEQ_MODE_1010    506              3192   2354  RISE       3
I__94/I                              LocalMux                       0              3192   2354  RISE       1
I__94/O                              LocalMux                     309              3501   2354  RISE       1
I__97/I                              InMux                          0              3501   2354  RISE       1
I__97/O                              InMux                        243              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/in0    LogicCell40_SEQ_MODE_0000      0              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/ltout  LogicCell40_SEQ_MODE_0000    361              4105   2354  FALL       1
I__41/I                              CascadeMux                     0              4105   2354  FALL       1
I__41/O                              CascadeMux                     0              4105   2354  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/in2    LogicCell40_SEQ_MODE_0000      0              4105   2354  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/lcout  LogicCell40_SEQ_MODE_0000    355              4459   2354  RISE       7
I__27/I                              LocalMux                       0              4459   2354  RISE       1
I__27/O                              LocalMux                     309              4768   2354  RISE       1
I__28/I                              CEMux                          0              4768   2354  RISE       1
I__28/O                              CEMux                        565              5332   2354  RISE       1
r_counter_6_LC_1_28_6/ce             LogicCell40_SEQ_MODE_1010      0              5332   2354  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_6_LC_1_28_6/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (counter|i_CLK:R vs. counter|i_CLK:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_28_3/lcout
Path End         : r_counter_6_LC_1_28_6/ce
Capture Clock    : r_counter_6_LC_1_28_6/clk
Setup Constraint : 5000p
Path slack       : 2355p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   7687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               2140
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5332
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_28_3/lcout          LogicCell40_SEQ_MODE_1010    506              3192   2354  RISE       3
I__94/I                              LocalMux                       0              3192   2354  RISE       1
I__94/O                              LocalMux                     309              3501   2354  RISE       1
I__97/I                              InMux                          0              3501   2354  RISE       1
I__97/O                              InMux                        243              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/in0    LogicCell40_SEQ_MODE_0000      0              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/ltout  LogicCell40_SEQ_MODE_0000    361              4105   2354  FALL       1
I__41/I                              CascadeMux                     0              4105   2354  FALL       1
I__41/O                              CascadeMux                     0              4105   2354  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/in2    LogicCell40_SEQ_MODE_0000      0              4105   2354  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/lcout  LogicCell40_SEQ_MODE_0000    355              4459   2354  RISE       7
I__27/I                              LocalMux                       0              4459   2354  RISE       1
I__27/O                              LocalMux                     309              4768   2354  RISE       1
I__28/I                              CEMux                          0              4768   2354  RISE       1
I__28/O                              CEMux                        565              5332   2354  RISE       1
r_counter_6_LC_1_28_6/ce             LogicCell40_SEQ_MODE_1010      0              5332   2354  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_6_LC_1_28_6/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_RST     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_RST
Clock Port        : i_CLK
Clock Reference   : counter|i_CLK:R
Setup Time        : 49


Data Path Delay                2736
+ Setup Time                      0
- Capture Clock Path Delay    -2687
---------------------------- ------
Setup to Clock                   49

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
i_RST                           counter                    0      0                  RISE  1       
i_RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_RST_ibuf_iopad/DOUT           IO_PAD                     760    760                RISE  1       
i_RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
i_RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     578    1338               RISE  1       
I__104/I                        Odrv4                      0      1338               RISE  1       
I__104/O                        Odrv4                      328    1666               RISE  1       
I__106/I                        Span4Mux_v                 0      1666               RISE  1       
I__106/O                        Span4Mux_v                 328    1994               RISE  1       
I__107/I                        LocalMux                   0      1994               RISE  1       
I__107/O                        LocalMux                   309    2303               RISE  1       
I__108/I                        SRMux                      0      2303               RISE  1       
I__108/O                        SRMux                      433    2736               RISE  1       
r_counter_6_LC_1_28_6/sr        LogicCell40_SEQ_MODE_1010  0      2736               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_CLK                                               counter                    0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__109/I                                            gio2CtrlBuf                0      2253               RISE  1       
I__109/O                                            gio2CtrlBuf                0      2253               RISE  1       
I__110/I                                            GlobalMux                  0      2253               RISE  1       
I__110/O                                            GlobalMux                  144    2398               RISE  1       
I__111/I                                            ClkMux                     0      2398               RISE  1       
I__111/O                                            ClkMux                     289    2687               RISE  1       
r_counter_6_LC_1_28_6/clk                           LogicCell40_SEQ_MODE_1010  0      2687               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: i_COUNTER[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : i_COUNTER[0]
Clock Port         : i_CLK
Clock Reference    : counter|i_CLK:R
Clock to Out Delay : 9455


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6263
---------------------------- ------
Clock To Out Delay             9455

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_CLK                                               counter                    0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__109/I                                            gio2CtrlBuf                0      2253               RISE  1       
I__109/O                                            gio2CtrlBuf                0      2253               RISE  1       
I__110/I                                            GlobalMux                  0      2253               RISE  1       
I__110/O                                            GlobalMux                  144    2398               RISE  1       
I__111/I                                            ClkMux                     0      2398               RISE  1       
I__111/O                                            ClkMux                     289    2687               RISE  1       
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010  0      2687               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_0_LC_1_28_0/lcout            LogicCell40_SEQ_MODE_1010  506    3192               RISE  4       
I__32/I                                Odrv4                      0      3192               RISE  1       
I__32/O                                Odrv4                      328    3520               RISE  1       
I__36/I                                Span4Mux_v                 0      3520               RISE  1       
I__36/O                                Span4Mux_v                 328    3849               RISE  1       
I__37/I                                Span4Mux_h                 0      3849               RISE  1       
I__37/O                                Span4Mux_h                 282    4131               RISE  1       
I__38/I                                Span4Mux_s0_v              0      4131               RISE  1       
I__38/O                                Span4Mux_s0_v              190    4321               RISE  1       
I__39/I                                LocalMux                   0      4321               RISE  1       
I__39/O                                LocalMux                   309    4630               RISE  1       
I__40/I                                IoInMux                    0      4630               RISE  1       
I__40/O                                IoInMux                    243    4873               RISE  1       
i_COUNTER_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4873               RISE  1       
i_COUNTER_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6967               FALL  1       
i_COUNTER_obuf_0_iopad/DIN             IO_PAD                     0      6967               FALL  1       
i_COUNTER_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2488   9455               FALL  1       
i_COUNTER[0]                           counter                    0      9455               FALL  1       

6.2.2::Path details for port: i_COUNTER[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : i_COUNTER[1]
Clock Port         : i_CLK
Clock Reference    : counter|i_CLK:R
Clock to Out Delay : 9173


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5981
---------------------------- ------
Clock To Out Delay             9173

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_CLK                                               counter                    0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__109/I                                            gio2CtrlBuf                0      2253               RISE  1       
I__109/O                                            gio2CtrlBuf                0      2253               RISE  1       
I__110/I                                            GlobalMux                  0      2253               RISE  1       
I__110/O                                            GlobalMux                  144    2398               RISE  1       
I__111/I                                            ClkMux                     0      2398               RISE  1       
I__111/O                                            ClkMux                     289    2687               RISE  1       
r_counter_1_LC_1_28_1/clk                           LogicCell40_SEQ_MODE_1010  0      2687               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_1_LC_1_28_1/lcout            LogicCell40_SEQ_MODE_1010  506    3192               RISE  4       
I__45/I                                Odrv4                      0      3192               RISE  1       
I__45/O                                Odrv4                      328    3520               RISE  1       
I__49/I                                Span4Mux_h                 0      3520               RISE  1       
I__49/O                                Span4Mux_h                 282    3803               RISE  1       
I__50/I                                Span4Mux_s2_v              0      3803               RISE  1       
I__50/O                                Span4Mux_s2_v              236    4039               RISE  1       
I__51/I                                LocalMux                   0      4039               RISE  1       
I__51/O                                LocalMux                   309    4348               RISE  1       
I__52/I                                IoInMux                    0      4348               RISE  1       
I__52/O                                IoInMux                    243    4590               RISE  1       
i_COUNTER_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4590               RISE  1       
i_COUNTER_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6685               FALL  1       
i_COUNTER_obuf_1_iopad/DIN             IO_PAD                     0      6685               FALL  1       
i_COUNTER_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2488   9173               FALL  1       
i_COUNTER[1]                           counter                    0      9173               FALL  1       

6.2.3::Path details for port: i_COUNTER[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : i_COUNTER[2]
Clock Port         : i_CLK
Clock Reference    : counter|i_CLK:R
Clock to Out Delay : 9127


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5935
---------------------------- ------
Clock To Out Delay             9127

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_CLK                                               counter                    0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__109/I                                            gio2CtrlBuf                0      2253               RISE  1       
I__109/O                                            gio2CtrlBuf                0      2253               RISE  1       
I__110/I                                            GlobalMux                  0      2253               RISE  1       
I__110/O                                            GlobalMux                  144    2398               RISE  1       
I__111/I                                            ClkMux                     0      2398               RISE  1       
I__111/O                                            ClkMux                     289    2687               RISE  1       
r_counter_2_LC_1_28_2/clk                           LogicCell40_SEQ_MODE_1010  0      2687               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_2_LC_1_28_2/lcout            LogicCell40_SEQ_MODE_1010  506    3192               RISE  3       
I__87/I                                Odrv4                      0      3192               RISE  1       
I__87/O                                Odrv4                      328    3520               RISE  1       
I__90/I                                Span4Mux_h                 0      3520               RISE  1       
I__90/O                                Span4Mux_h                 282    3803               RISE  1       
I__91/I                                Span4Mux_s1_v              0      3803               RISE  1       
I__91/O                                Span4Mux_s1_v              190    3993               RISE  1       
I__92/I                                LocalMux                   0      3993               RISE  1       
I__92/O                                LocalMux                   309    4302               RISE  1       
I__93/I                                IoInMux                    0      4302               RISE  1       
I__93/O                                IoInMux                    243    4544               RISE  1       
i_COUNTER_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4544               RISE  1       
i_COUNTER_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6639               FALL  1       
i_COUNTER_obuf_2_iopad/DIN             IO_PAD                     0      6639               FALL  1       
i_COUNTER_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2488   9127               FALL  1       
i_COUNTER[2]                           counter                    0      9127               FALL  1       

6.2.4::Path details for port: i_COUNTER[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : i_COUNTER[3]
Clock Port         : i_CLK
Clock Reference    : counter|i_CLK:R
Clock to Out Delay : 9173


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5981
---------------------------- ------
Clock To Out Delay             9173

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_CLK                                               counter                    0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__109/I                                            gio2CtrlBuf                0      2253               RISE  1       
I__109/O                                            gio2CtrlBuf                0      2253               RISE  1       
I__110/I                                            GlobalMux                  0      2253               RISE  1       
I__110/O                                            GlobalMux                  144    2398               RISE  1       
I__111/I                                            ClkMux                     0      2398               RISE  1       
I__111/O                                            ClkMux                     289    2687               RISE  1       
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010  0      2687               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_3_LC_1_28_3/lcout            LogicCell40_SEQ_MODE_1010  506    3192               RISE  3       
I__96/I                                Odrv4                      0      3192               RISE  1       
I__96/O                                Odrv4                      328    3520               RISE  1       
I__99/I                                Span4Mux_v                 0      3520               RISE  1       
I__99/O                                Span4Mux_v                 328    3849               RISE  1       
I__100/I                               Span4Mux_s0_v              0      3849               RISE  1       
I__100/O                               Span4Mux_s0_v              190    4039               RISE  1       
I__101/I                               LocalMux                   0      4039               RISE  1       
I__101/O                               LocalMux                   309    4348               RISE  1       
I__102/I                               IoInMux                    0      4348               RISE  1       
I__102/O                               IoInMux                    243    4590               RISE  1       
i_COUNTER_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4590               RISE  1       
i_COUNTER_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6685               FALL  1       
i_COUNTER_obuf_3_iopad/DIN             IO_PAD                     0      6685               FALL  1       
i_COUNTER_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2488   9173               FALL  1       
i_COUNTER[3]                           counter                    0      9173               FALL  1       

6.2.5::Path details for port: i_COUNTER[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : i_COUNTER[4]
Clock Port         : i_CLK
Clock Reference    : counter|i_CLK:R
Clock to Out Delay : 9114


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5922
---------------------------- ------
Clock To Out Delay             9114

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_CLK                                               counter                    0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__109/I                                            gio2CtrlBuf                0      2253               RISE  1       
I__109/O                                            gio2CtrlBuf                0      2253               RISE  1       
I__110/I                                            GlobalMux                  0      2253               RISE  1       
I__110/O                                            GlobalMux                  144    2398               RISE  1       
I__111/I                                            ClkMux                     0      2398               RISE  1       
I__111/O                                            ClkMux                     289    2687               RISE  1       
r_counter_4_LC_1_28_4/clk                           LogicCell40_SEQ_MODE_1010  0      2687               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_4_LC_1_28_4/lcout            LogicCell40_SEQ_MODE_1010  506    3192               RISE  3       
I__77/I                                Odrv4                      0      3192               RISE  1       
I__77/O                                Odrv4                      328    3520               RISE  1       
I__80/I                                Span4Mux_s1_v              0      3520               RISE  1       
I__80/O                                Span4Mux_s1_v              190    3711               RISE  1       
I__82/I                                IoSpan4Mux                 0      3711               RISE  1       
I__82/O                                IoSpan4Mux                 269    3980               RISE  1       
I__83/I                                LocalMux                   0      3980               RISE  1       
I__83/O                                LocalMux                   309    4288               RISE  1       
I__84/I                                IoInMux                    0      4288               RISE  1       
I__84/O                                IoInMux                    243    4531               RISE  1       
i_COUNTER_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4531               RISE  1       
i_COUNTER_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6626               FALL  1       
i_COUNTER_obuf_4_iopad/DIN             IO_PAD                     0      6626               FALL  1       
i_COUNTER_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2488   9114               FALL  1       
i_COUNTER[4]                           counter                    0      9114               FALL  1       

6.2.6::Path details for port: i_COUNTER[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : i_COUNTER[5]
Clock Port         : i_CLK
Clock Reference    : counter|i_CLK:R
Clock to Out Delay : 9173


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5981
---------------------------- ------
Clock To Out Delay             9173

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_CLK                                               counter                    0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__109/I                                            gio2CtrlBuf                0      2253               RISE  1       
I__109/O                                            gio2CtrlBuf                0      2253               RISE  1       
I__110/I                                            GlobalMux                  0      2253               RISE  1       
I__110/O                                            GlobalMux                  144    2398               RISE  1       
I__111/I                                            ClkMux                     0      2398               RISE  1       
I__111/O                                            ClkMux                     289    2687               RISE  1       
r_counter_5_LC_1_28_5/clk                           LogicCell40_SEQ_MODE_1010  0      2687               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_5_LC_1_28_5/lcout            LogicCell40_SEQ_MODE_1010  506    3192               RISE  4       
I__56/I                                Odrv4                      0      3192               RISE  1       
I__56/O                                Odrv4                      328    3520               RISE  1       
I__60/I                                Span4Mux_v                 0      3520               RISE  1       
I__60/O                                Span4Mux_v                 328    3849               RISE  1       
I__62/I                                Span4Mux_s0_v              0      3849               RISE  1       
I__62/O                                Span4Mux_s0_v              190    4039               RISE  1       
I__63/I                                LocalMux                   0      4039               RISE  1       
I__63/O                                LocalMux                   309    4348               RISE  1       
I__64/I                                IoInMux                    0      4348               RISE  1       
I__64/O                                IoInMux                    243    4590               RISE  1       
i_COUNTER_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4590               RISE  1       
i_COUNTER_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6685               FALL  1       
i_COUNTER_obuf_5_iopad/DIN             IO_PAD                     0      6685               FALL  1       
i_COUNTER_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2488   9173               FALL  1       
i_COUNTER[5]                           counter                    0      9173               FALL  1       

6.2.7::Path details for port: i_COUNTER[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : i_COUNTER[6]
Clock Port         : i_CLK
Clock Reference    : counter|i_CLK:R
Clock to Out Delay : 8969


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5777
---------------------------- ------
Clock To Out Delay             8969

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_CLK                                               counter                    0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__109/I                                            gio2CtrlBuf                0      2253               RISE  1       
I__109/O                                            gio2CtrlBuf                0      2253               RISE  1       
I__110/I                                            GlobalMux                  0      2253               RISE  1       
I__110/O                                            GlobalMux                  144    2398               RISE  1       
I__111/I                                            ClkMux                     0      2398               RISE  1       
I__111/O                                            ClkMux                     289    2687               RISE  1       
r_counter_6_LC_1_28_6/clk                           LogicCell40_SEQ_MODE_1010  0      2687               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_6_LC_1_28_6/lcout            LogicCell40_SEQ_MODE_1010  506    3192               FALL  3       
I__69/I                                Odrv12                     0      3192               FALL  1       
I__69/O                                Odrv12                     506    3698               FALL  1       
I__72/I                                Span12Mux_s4_v             0      3698               FALL  1       
I__72/O                                Span12Mux_s4_v             197    3895               FALL  1       
I__73/I                                LocalMux                   0      3895               FALL  1       
I__73/O                                LocalMux                   289    4183               FALL  1       
I__74/I                                IoInMux                    0      4183               FALL  1       
I__74/O                                IoInMux                    204    4387               FALL  1       
i_COUNTER_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4387               FALL  1       
i_COUNTER_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6481               FALL  1       
i_COUNTER_obuf_6_iopad/DIN             IO_PAD                     0      6481               FALL  1       
i_COUNTER_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2488   8969               FALL  1       
i_COUNTER[6]                           counter                    0      8969               FALL  1       

6.2.8::Path details for port: i_OVER_RUN
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : i_OVER_RUN
Clock Port         : i_CLK
Clock Reference    : counter|i_CLK:R
Clock to Out Delay : 8785


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5593
---------------------------- ------
Clock To Out Delay             8785

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_CLK                                               counter                    0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__109/I                                            gio2CtrlBuf                0      2253               RISE  1       
I__109/O                                            gio2CtrlBuf                0      2253               RISE  1       
I__110/I                                            GlobalMux                  0      2253               RISE  1       
I__110/O                                            GlobalMux                  144    2398               RISE  1       
I__112/I                                            ClkMux                     0      2398               RISE  1       
I__112/O                                            ClkMux                     289    2687               RISE  1       
r_over_run_LC_1_29_4/clk                            LogicCell40_SEQ_MODE_1010  0      2687               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_over_run_LC_1_29_4/lcout            LogicCell40_SEQ_MODE_1010  506    3192               RISE  1       
I__113/I                              Odrv12                     0      3192               RISE  1       
I__113/O                              Odrv12                     460    3652               RISE  1       
I__114/I                              LocalMux                   0      3652               RISE  1       
I__114/O                              LocalMux                   309    3960               RISE  1       
I__115/I                              IoInMux                    0      3960               RISE  1       
I__115/O                              IoInMux                    243    4203               RISE  1       
i_OVER_RUN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4203               RISE  1       
i_OVER_RUN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6297               FALL  1       
i_OVER_RUN_obuf_iopad/DIN             IO_PAD                     0      6297               FALL  1       
i_OVER_RUN_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   8785               FALL  1       
i_OVER_RUN                            counter                    0      8785               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_RST     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_RST
Clock Port        : i_CLK
Clock Reference   : counter|i_CLK:R
Hold Time         : 1170


Capture Clock Path Delay       2687
+ Hold  Time                      0
- Data Path Delay             -1517
---------------------------- ------
Hold Time                      1170

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
i_RST                           counter                    0      0                  FALL  1       
i_RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_RST_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     433    893                FALL  1       
I__103/I                        LocalMux                   0      893                FALL  1       
I__103/O                        LocalMux                   289    1182               FALL  1       
I__105/I                        SRMux                      0      1182               FALL  1       
I__105/O                        SRMux                      335    1517               FALL  1       
r_over_run_LC_1_29_4/sr         LogicCell40_SEQ_MODE_1010  0      1517               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_CLK                                               counter                    0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__109/I                                            gio2CtrlBuf                0      2253               RISE  1       
I__109/O                                            gio2CtrlBuf                0      2253               RISE  1       
I__110/I                                            GlobalMux                  0      2253               RISE  1       
I__110/O                                            GlobalMux                  144    2398               RISE  1       
I__112/I                                            ClkMux                     0      2398               RISE  1       
I__112/O                                            ClkMux                     289    2687               RISE  1       
r_over_run_LC_1_29_4/clk                            LogicCell40_SEQ_MODE_1010  0      2687               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: i_COUNTER[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : i_COUNTER[0]
Clock Port         : i_CLK
Clock Reference    : counter|i_CLK:R
Clock to Out Delay : 9045


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5853
---------------------------- ------
Clock To Out Delay             9045

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_CLK                                               counter                    0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__109/I                                            gio2CtrlBuf                0      2253               RISE  1       
I__109/O                                            gio2CtrlBuf                0      2253               RISE  1       
I__110/I                                            GlobalMux                  0      2253               RISE  1       
I__110/O                                            GlobalMux                  144    2398               RISE  1       
I__111/I                                            ClkMux                     0      2398               RISE  1       
I__111/O                                            ClkMux                     289    2687               RISE  1       
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010  0      2687               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_0_LC_1_28_0/lcout            LogicCell40_SEQ_MODE_1010  506    3192               FALL  4       
I__32/I                                Odrv4                      0      3192               FALL  1       
I__32/O                                Odrv4                      348    3540               FALL  1       
I__36/I                                Span4Mux_v                 0      3540               FALL  1       
I__36/O                                Span4Mux_v                 348    3888               FALL  1       
I__37/I                                Span4Mux_h                 0      3888               FALL  1       
I__37/O                                Span4Mux_h                 295    4183               FALL  1       
I__38/I                                Span4Mux_s0_v              0      4183               FALL  1       
I__38/O                                Span4Mux_s0_v              177    4361               FALL  1       
I__39/I                                LocalMux                   0      4361               FALL  1       
I__39/O                                LocalMux                   289    4650               FALL  1       
I__40/I                                IoInMux                    0      4650               FALL  1       
I__40/O                                IoInMux                    204    4853               FALL  1       
i_COUNTER_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4853               FALL  1       
i_COUNTER_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6731               RISE  1       
i_COUNTER_obuf_0_iopad/DIN             IO_PAD                     0      6731               RISE  1       
i_COUNTER_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2314   9045               RISE  1       
i_COUNTER[0]                           counter                    0      9045               RISE  1       

6.5.2::Path details for port: i_COUNTER[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : i_COUNTER[1]
Clock Port         : i_CLK
Clock Reference    : counter|i_CLK:R
Clock to Out Delay : 8756


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5564
---------------------------- ------
Clock To Out Delay             8756

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_CLK                                               counter                    0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__109/I                                            gio2CtrlBuf                0      2253               RISE  1       
I__109/O                                            gio2CtrlBuf                0      2253               RISE  1       
I__110/I                                            GlobalMux                  0      2253               RISE  1       
I__110/O                                            GlobalMux                  144    2398               RISE  1       
I__111/I                                            ClkMux                     0      2398               RISE  1       
I__111/O                                            ClkMux                     289    2687               RISE  1       
r_counter_1_LC_1_28_1/clk                           LogicCell40_SEQ_MODE_1010  0      2687               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_1_LC_1_28_1/lcout            LogicCell40_SEQ_MODE_1010  506    3192               FALL  4       
I__45/I                                Odrv4                      0      3192               FALL  1       
I__45/O                                Odrv4                      348    3540               FALL  1       
I__49/I                                Span4Mux_h                 0      3540               FALL  1       
I__49/O                                Span4Mux_h                 295    3835               FALL  1       
I__50/I                                Span4Mux_s2_v              0      3835               FALL  1       
I__50/O                                Span4Mux_s2_v              236    4072               FALL  1       
I__51/I                                LocalMux                   0      4072               FALL  1       
I__51/O                                LocalMux                   289    4361               FALL  1       
I__52/I                                IoInMux                    0      4361               FALL  1       
I__52/O                                IoInMux                    204    4564               FALL  1       
i_COUNTER_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4564               FALL  1       
i_COUNTER_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6442               RISE  1       
i_COUNTER_obuf_1_iopad/DIN             IO_PAD                     0      6442               RISE  1       
i_COUNTER_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2314   8756               RISE  1       
i_COUNTER[1]                           counter                    0      8756               RISE  1       

6.5.3::Path details for port: i_COUNTER[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : i_COUNTER[2]
Clock Port         : i_CLK
Clock Reference    : counter|i_CLK:R
Clock to Out Delay : 8703


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5511
---------------------------- ------
Clock To Out Delay             8703

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_CLK                                               counter                    0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__109/I                                            gio2CtrlBuf                0      2253               RISE  1       
I__109/O                                            gio2CtrlBuf                0      2253               RISE  1       
I__110/I                                            GlobalMux                  0      2253               RISE  1       
I__110/O                                            GlobalMux                  144    2398               RISE  1       
I__111/I                                            ClkMux                     0      2398               RISE  1       
I__111/O                                            ClkMux                     289    2687               RISE  1       
r_counter_2_LC_1_28_2/clk                           LogicCell40_SEQ_MODE_1010  0      2687               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_2_LC_1_28_2/lcout            LogicCell40_SEQ_MODE_1010  506    3192               FALL  3       
I__87/I                                Odrv4                      0      3192               FALL  1       
I__87/O                                Odrv4                      348    3540               FALL  1       
I__90/I                                Span4Mux_h                 0      3540               FALL  1       
I__90/O                                Span4Mux_h                 295    3835               FALL  1       
I__91/I                                Span4Mux_s1_v              0      3835               FALL  1       
I__91/O                                Span4Mux_s1_v              184    4019               FALL  1       
I__92/I                                LocalMux                   0      4019               FALL  1       
I__92/O                                LocalMux                   289    4308               FALL  1       
I__93/I                                IoInMux                    0      4308               FALL  1       
I__93/O                                IoInMux                    204    4512               FALL  1       
i_COUNTER_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4512               FALL  1       
i_COUNTER_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6389               RISE  1       
i_COUNTER_obuf_2_iopad/DIN             IO_PAD                     0      6389               RISE  1       
i_COUNTER_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2314   8703               RISE  1       
i_COUNTER[2]                           counter                    0      8703               RISE  1       

6.5.4::Path details for port: i_COUNTER[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : i_COUNTER[3]
Clock Port         : i_CLK
Clock Reference    : counter|i_CLK:R
Clock to Out Delay : 8749


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5557
---------------------------- ------
Clock To Out Delay             8749

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_CLK                                               counter                    0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__109/I                                            gio2CtrlBuf                0      2253               RISE  1       
I__109/O                                            gio2CtrlBuf                0      2253               RISE  1       
I__110/I                                            GlobalMux                  0      2253               RISE  1       
I__110/O                                            GlobalMux                  144    2398               RISE  1       
I__111/I                                            ClkMux                     0      2398               RISE  1       
I__111/O                                            ClkMux                     289    2687               RISE  1       
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010  0      2687               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_3_LC_1_28_3/lcout            LogicCell40_SEQ_MODE_1010  506    3192               FALL  3       
I__96/I                                Odrv4                      0      3192               FALL  1       
I__96/O                                Odrv4                      348    3540               FALL  1       
I__99/I                                Span4Mux_v                 0      3540               FALL  1       
I__99/O                                Span4Mux_v                 348    3888               FALL  1       
I__100/I                               Span4Mux_s0_v              0      3888               FALL  1       
I__100/O                               Span4Mux_s0_v              177    4065               FALL  1       
I__101/I                               LocalMux                   0      4065               FALL  1       
I__101/O                               LocalMux                   289    4354               FALL  1       
I__102/I                               IoInMux                    0      4354               FALL  1       
I__102/O                               IoInMux                    204    4558               FALL  1       
i_COUNTER_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4558               FALL  1       
i_COUNTER_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6435               RISE  1       
i_COUNTER_obuf_3_iopad/DIN             IO_PAD                     0      6435               RISE  1       
i_COUNTER_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2314   8749               RISE  1       
i_COUNTER[3]                           counter                    0      8749               RISE  1       

6.5.5::Path details for port: i_COUNTER[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : i_COUNTER[4]
Clock Port         : i_CLK
Clock Reference    : counter|i_CLK:R
Clock to Out Delay : 8710


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay             8710

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_CLK                                               counter                    0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__109/I                                            gio2CtrlBuf                0      2253               RISE  1       
I__109/O                                            gio2CtrlBuf                0      2253               RISE  1       
I__110/I                                            GlobalMux                  0      2253               RISE  1       
I__110/O                                            GlobalMux                  144    2398               RISE  1       
I__111/I                                            ClkMux                     0      2398               RISE  1       
I__111/O                                            ClkMux                     289    2687               RISE  1       
r_counter_4_LC_1_28_4/clk                           LogicCell40_SEQ_MODE_1010  0      2687               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_4_LC_1_28_4/lcout            LogicCell40_SEQ_MODE_1010  506    3192               FALL  3       
I__77/I                                Odrv4                      0      3192               FALL  1       
I__77/O                                Odrv4                      348    3540               FALL  1       
I__80/I                                Span4Mux_s1_v              0      3540               FALL  1       
I__80/O                                Span4Mux_s1_v              184    3724               FALL  1       
I__82/I                                IoSpan4Mux                 0      3724               FALL  1       
I__82/O                                IoSpan4Mux                 302    4026               FALL  1       
I__83/I                                LocalMux                   0      4026               FALL  1       
I__83/O                                LocalMux                   289    4315               FALL  1       
I__84/I                                IoInMux                    0      4315               FALL  1       
I__84/O                                IoInMux                    204    4518               FALL  1       
i_COUNTER_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4518               FALL  1       
i_COUNTER_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6396               RISE  1       
i_COUNTER_obuf_4_iopad/DIN             IO_PAD                     0      6396               RISE  1       
i_COUNTER_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2314   8710               RISE  1       
i_COUNTER[4]                           counter                    0      8710               RISE  1       

6.5.6::Path details for port: i_COUNTER[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : i_COUNTER[5]
Clock Port         : i_CLK
Clock Reference    : counter|i_CLK:R
Clock to Out Delay : 8749


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5557
---------------------------- ------
Clock To Out Delay             8749

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_CLK                                               counter                    0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__109/I                                            gio2CtrlBuf                0      2253               RISE  1       
I__109/O                                            gio2CtrlBuf                0      2253               RISE  1       
I__110/I                                            GlobalMux                  0      2253               RISE  1       
I__110/O                                            GlobalMux                  144    2398               RISE  1       
I__111/I                                            ClkMux                     0      2398               RISE  1       
I__111/O                                            ClkMux                     289    2687               RISE  1       
r_counter_5_LC_1_28_5/clk                           LogicCell40_SEQ_MODE_1010  0      2687               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_5_LC_1_28_5/lcout            LogicCell40_SEQ_MODE_1010  506    3192               FALL  4       
I__56/I                                Odrv4                      0      3192               FALL  1       
I__56/O                                Odrv4                      348    3540               FALL  1       
I__60/I                                Span4Mux_v                 0      3540               FALL  1       
I__60/O                                Span4Mux_v                 348    3888               FALL  1       
I__62/I                                Span4Mux_s0_v              0      3888               FALL  1       
I__62/O                                Span4Mux_s0_v              177    4065               FALL  1       
I__63/I                                LocalMux                   0      4065               FALL  1       
I__63/O                                LocalMux                   289    4354               FALL  1       
I__64/I                                IoInMux                    0      4354               FALL  1       
I__64/O                                IoInMux                    204    4558               FALL  1       
i_COUNTER_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4558               FALL  1       
i_COUNTER_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6435               RISE  1       
i_COUNTER_obuf_5_iopad/DIN             IO_PAD                     0      6435               RISE  1       
i_COUNTER_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2314   8749               RISE  1       
i_COUNTER[5]                           counter                    0      8749               RISE  1       

6.5.7::Path details for port: i_COUNTER[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : i_COUNTER[6]
Clock Port         : i_CLK
Clock Reference    : counter|i_CLK:R
Clock to Out Delay : 8565


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5373
---------------------------- ------
Clock To Out Delay             8565

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_CLK                                               counter                    0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__109/I                                            gio2CtrlBuf                0      2253               RISE  1       
I__109/O                                            gio2CtrlBuf                0      2253               RISE  1       
I__110/I                                            GlobalMux                  0      2253               RISE  1       
I__110/O                                            GlobalMux                  144    2398               RISE  1       
I__111/I                                            ClkMux                     0      2398               RISE  1       
I__111/O                                            ClkMux                     289    2687               RISE  1       
r_counter_6_LC_1_28_6/clk                           LogicCell40_SEQ_MODE_1010  0      2687               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_counter_6_LC_1_28_6/lcout            LogicCell40_SEQ_MODE_1010  506    3192               RISE  3       
I__69/I                                Odrv12                     0      3192               RISE  1       
I__69/O                                Odrv12                     460    3652               RISE  1       
I__72/I                                Span12Mux_s4_v             0      3652               RISE  1       
I__72/O                                Span12Mux_s4_v             171    3822               RISE  1       
I__73/I                                LocalMux                   0      3822               RISE  1       
I__73/O                                LocalMux                   309    4131               RISE  1       
I__74/I                                IoInMux                    0      4131               RISE  1       
I__74/O                                IoInMux                    243    4374               RISE  1       
i_COUNTER_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4374               RISE  1       
i_COUNTER_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6251               RISE  1       
i_COUNTER_obuf_6_iopad/DIN             IO_PAD                     0      6251               RISE  1       
i_COUNTER_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2314   8565               RISE  1       
i_COUNTER[6]                           counter                    0      8565               RISE  1       

6.5.8::Path details for port: i_OVER_RUN
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : i_OVER_RUN
Clock Port         : i_CLK
Clock Reference    : counter|i_CLK:R
Clock to Out Delay : 8382


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5190
---------------------------- ------
Clock To Out Delay             8382

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_CLK                                               counter                    0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__109/I                                            gio2CtrlBuf                0      2253               RISE  1       
I__109/O                                            gio2CtrlBuf                0      2253               RISE  1       
I__110/I                                            GlobalMux                  0      2253               RISE  1       
I__110/O                                            GlobalMux                  144    2398               RISE  1       
I__112/I                                            ClkMux                     0      2398               RISE  1       
I__112/O                                            ClkMux                     289    2687               RISE  1       
r_over_run_LC_1_29_4/clk                            LogicCell40_SEQ_MODE_1010  0      2687               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
r_over_run_LC_1_29_4/lcout            LogicCell40_SEQ_MODE_1010  506    3192               FALL  1       
I__113/I                              Odrv12                     0      3192               FALL  1       
I__113/O                              Odrv12                     506    3698               FALL  1       
I__114/I                              LocalMux                   0      3698               FALL  1       
I__114/O                              LocalMux                   289    3986               FALL  1       
I__115/I                              IoInMux                    0      3986               FALL  1       
I__115/O                              IoInMux                    204    4190               FALL  1       
i_OVER_RUN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4190               FALL  1       
i_OVER_RUN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6068               RISE  1       
i_OVER_RUN_obuf_iopad/DIN             IO_PAD                     0      6068               RISE  1       
i_OVER_RUN_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   8382               RISE  1       
i_OVER_RUN                            counter                    0      8382               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_28_3/lcout
Path End         : r_counter_6_LC_1_28_6/ce
Capture Clock    : r_counter_6_LC_1_28_6/clk
Setup Constraint : 5000p
Path slack       : 2355p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   7687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               2140
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5332
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_28_3/lcout          LogicCell40_SEQ_MODE_1010    506              3192   2354  RISE       3
I__94/I                              LocalMux                       0              3192   2354  RISE       1
I__94/O                              LocalMux                     309              3501   2354  RISE       1
I__97/I                              InMux                          0              3501   2354  RISE       1
I__97/O                              InMux                        243              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/in0    LogicCell40_SEQ_MODE_0000      0              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/ltout  LogicCell40_SEQ_MODE_0000    361              4105   2354  FALL       1
I__41/I                              CascadeMux                     0              4105   2354  FALL       1
I__41/O                              CascadeMux                     0              4105   2354  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/in2    LogicCell40_SEQ_MODE_0000      0              4105   2354  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/lcout  LogicCell40_SEQ_MODE_0000    355              4459   2354  RISE       7
I__27/I                              LocalMux                       0              4459   2354  RISE       1
I__27/O                              LocalMux                     309              4768   2354  RISE       1
I__28/I                              CEMux                          0              4768   2354  RISE       1
I__28/O                              CEMux                        565              5332   2354  RISE       1
r_counter_6_LC_1_28_6/ce             LogicCell40_SEQ_MODE_1010      0              5332   2354  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_6_LC_1_28_6/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_28_3/lcout
Path End         : r_counter_5_LC_1_28_5/ce
Capture Clock    : r_counter_5_LC_1_28_5/clk
Setup Constraint : 5000p
Path slack       : 2355p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   7687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               2140
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5332
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_28_3/lcout          LogicCell40_SEQ_MODE_1010    506              3192   2354  RISE       3
I__94/I                              LocalMux                       0              3192   2354  RISE       1
I__94/O                              LocalMux                     309              3501   2354  RISE       1
I__97/I                              InMux                          0              3501   2354  RISE       1
I__97/O                              InMux                        243              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/in0    LogicCell40_SEQ_MODE_0000      0              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/ltout  LogicCell40_SEQ_MODE_0000    361              4105   2354  FALL       1
I__41/I                              CascadeMux                     0              4105   2354  FALL       1
I__41/O                              CascadeMux                     0              4105   2354  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/in2    LogicCell40_SEQ_MODE_0000      0              4105   2354  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/lcout  LogicCell40_SEQ_MODE_0000    355              4459   2354  RISE       7
I__27/I                              LocalMux                       0              4459   2354  RISE       1
I__27/O                              LocalMux                     309              4768   2354  RISE       1
I__28/I                              CEMux                          0              4768   2354  RISE       1
I__28/O                              CEMux                        565              5332   2354  RISE       1
r_counter_5_LC_1_28_5/ce             LogicCell40_SEQ_MODE_1010      0              5332   2354  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_5_LC_1_28_5/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_28_3/lcout
Path End         : r_counter_4_LC_1_28_4/ce
Capture Clock    : r_counter_4_LC_1_28_4/clk
Setup Constraint : 5000p
Path slack       : 2355p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   7687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               2140
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5332
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_28_3/lcout          LogicCell40_SEQ_MODE_1010    506              3192   2354  RISE       3
I__94/I                              LocalMux                       0              3192   2354  RISE       1
I__94/O                              LocalMux                     309              3501   2354  RISE       1
I__97/I                              InMux                          0              3501   2354  RISE       1
I__97/O                              InMux                        243              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/in0    LogicCell40_SEQ_MODE_0000      0              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/ltout  LogicCell40_SEQ_MODE_0000    361              4105   2354  FALL       1
I__41/I                              CascadeMux                     0              4105   2354  FALL       1
I__41/O                              CascadeMux                     0              4105   2354  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/in2    LogicCell40_SEQ_MODE_0000      0              4105   2354  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/lcout  LogicCell40_SEQ_MODE_0000    355              4459   2354  RISE       7
I__27/I                              LocalMux                       0              4459   2354  RISE       1
I__27/O                              LocalMux                     309              4768   2354  RISE       1
I__28/I                              CEMux                          0              4768   2354  RISE       1
I__28/O                              CEMux                        565              5332   2354  RISE       1
r_counter_4_LC_1_28_4/ce             LogicCell40_SEQ_MODE_1010      0              5332   2354  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_4_LC_1_28_4/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_28_3/lcout
Path End         : r_counter_3_LC_1_28_3/ce
Capture Clock    : r_counter_3_LC_1_28_3/clk
Setup Constraint : 5000p
Path slack       : 2355p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   7687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               2140
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5332
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_28_3/lcout          LogicCell40_SEQ_MODE_1010    506              3192   2354  RISE       3
I__94/I                              LocalMux                       0              3192   2354  RISE       1
I__94/O                              LocalMux                     309              3501   2354  RISE       1
I__97/I                              InMux                          0              3501   2354  RISE       1
I__97/O                              InMux                        243              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/in0    LogicCell40_SEQ_MODE_0000      0              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/ltout  LogicCell40_SEQ_MODE_0000    361              4105   2354  FALL       1
I__41/I                              CascadeMux                     0              4105   2354  FALL       1
I__41/O                              CascadeMux                     0              4105   2354  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/in2    LogicCell40_SEQ_MODE_0000      0              4105   2354  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/lcout  LogicCell40_SEQ_MODE_0000    355              4459   2354  RISE       7
I__27/I                              LocalMux                       0              4459   2354  RISE       1
I__27/O                              LocalMux                     309              4768   2354  RISE       1
I__28/I                              CEMux                          0              4768   2354  RISE       1
I__28/O                              CEMux                        565              5332   2354  RISE       1
r_counter_3_LC_1_28_3/ce             LogicCell40_SEQ_MODE_1010      0              5332   2354  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_28_3/lcout
Path End         : r_counter_2_LC_1_28_2/ce
Capture Clock    : r_counter_2_LC_1_28_2/clk
Setup Constraint : 5000p
Path slack       : 2355p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   7687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               2140
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5332
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_28_3/lcout          LogicCell40_SEQ_MODE_1010    506              3192   2354  RISE       3
I__94/I                              LocalMux                       0              3192   2354  RISE       1
I__94/O                              LocalMux                     309              3501   2354  RISE       1
I__97/I                              InMux                          0              3501   2354  RISE       1
I__97/O                              InMux                        243              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/in0    LogicCell40_SEQ_MODE_0000      0              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/ltout  LogicCell40_SEQ_MODE_0000    361              4105   2354  FALL       1
I__41/I                              CascadeMux                     0              4105   2354  FALL       1
I__41/O                              CascadeMux                     0              4105   2354  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/in2    LogicCell40_SEQ_MODE_0000      0              4105   2354  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/lcout  LogicCell40_SEQ_MODE_0000    355              4459   2354  RISE       7
I__27/I                              LocalMux                       0              4459   2354  RISE       1
I__27/O                              LocalMux                     309              4768   2354  RISE       1
I__28/I                              CEMux                          0              4768   2354  RISE       1
I__28/O                              CEMux                        565              5332   2354  RISE       1
r_counter_2_LC_1_28_2/ce             LogicCell40_SEQ_MODE_1010      0              5332   2354  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_2_LC_1_28_2/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_28_3/lcout
Path End         : r_counter_1_LC_1_28_1/ce
Capture Clock    : r_counter_1_LC_1_28_1/clk
Setup Constraint : 5000p
Path slack       : 2355p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   7687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               2140
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5332
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_28_3/lcout          LogicCell40_SEQ_MODE_1010    506              3192   2354  RISE       3
I__94/I                              LocalMux                       0              3192   2354  RISE       1
I__94/O                              LocalMux                     309              3501   2354  RISE       1
I__97/I                              InMux                          0              3501   2354  RISE       1
I__97/O                              InMux                        243              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/in0    LogicCell40_SEQ_MODE_0000      0              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/ltout  LogicCell40_SEQ_MODE_0000    361              4105   2354  FALL       1
I__41/I                              CascadeMux                     0              4105   2354  FALL       1
I__41/O                              CascadeMux                     0              4105   2354  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/in2    LogicCell40_SEQ_MODE_0000      0              4105   2354  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/lcout  LogicCell40_SEQ_MODE_0000    355              4459   2354  RISE       7
I__27/I                              LocalMux                       0              4459   2354  RISE       1
I__27/O                              LocalMux                     309              4768   2354  RISE       1
I__28/I                              CEMux                          0              4768   2354  RISE       1
I__28/O                              CEMux                        565              5332   2354  RISE       1
r_counter_1_LC_1_28_1/ce             LogicCell40_SEQ_MODE_1010      0              5332   2354  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_1_LC_1_28_1/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_28_3/lcout
Path End         : r_counter_0_LC_1_28_0/ce
Capture Clock    : r_counter_0_LC_1_28_0/clk
Setup Constraint : 5000p
Path slack       : 2355p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   7687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               2140
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   5332
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_28_3/lcout          LogicCell40_SEQ_MODE_1010    506              3192   2354  RISE       3
I__94/I                              LocalMux                       0              3192   2354  RISE       1
I__94/O                              LocalMux                     309              3501   2354  RISE       1
I__97/I                              InMux                          0              3501   2354  RISE       1
I__97/O                              InMux                        243              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/in0    LogicCell40_SEQ_MODE_0000      0              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/ltout  LogicCell40_SEQ_MODE_0000    361              4105   2354  FALL       1
I__41/I                              CascadeMux                     0              4105   2354  FALL       1
I__41/O                              CascadeMux                     0              4105   2354  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/in2    LogicCell40_SEQ_MODE_0000      0              4105   2354  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/lcout  LogicCell40_SEQ_MODE_0000    355              4459   2354  RISE       7
I__27/I                              LocalMux                       0              4459   2354  RISE       1
I__27/O                              LocalMux                     309              4768   2354  RISE       1
I__28/I                              CEMux                          0              4768   2354  RISE       1
I__28/O                              CEMux                        565              5332   2354  RISE       1
r_counter_0_LC_1_28_0/ce             LogicCell40_SEQ_MODE_1010      0              5332   2354  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_28_3/lcout
Path End         : r_over_run_LC_1_29_4/in0
Capture Clock    : r_over_run_LC_1_29_4/clk
Setup Constraint : 5000p
Path slack       : 2532p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                     -440
----------------------------------------------   ---- 
End-of-path required time (ps)                   7247

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               1523
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4715
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_28_3/lcout          LogicCell40_SEQ_MODE_1010    506              3192   2354  RISE       3
I__94/I                              LocalMux                       0              3192   2354  RISE       1
I__94/O                              LocalMux                     309              3501   2354  RISE       1
I__97/I                              InMux                          0              3501   2354  RISE       1
I__97/O                              InMux                        243              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/in0    LogicCell40_SEQ_MODE_0000      0              3744   2354  RISE       1
r_counter_RNIJEU3_6_LC_2_28_1/lcout  LogicCell40_SEQ_MODE_0000    420              4164   2532  RISE       1
I__65/I                              LocalMux                       0              4164   2532  RISE       1
I__65/O                              LocalMux                     309              4472   2532  RISE       1
I__66/I                              InMux                          0              4472   2532  RISE       1
I__66/O                              InMux                        243              4715   2532  RISE       1
r_over_run_LC_1_29_4/in0             LogicCell40_SEQ_MODE_1010      0              4715   2532  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__112/I                                            ClkMux                         0              2398  RISE       1
I__112/O                                            ClkMux                       289              2687  RISE       1
r_over_run_LC_1_29_4/clk                            LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : r_counter_6_LC_1_28_6/in3
Capture Clock    : r_counter_6_LC_1_28_6/clk
Setup Constraint : 5000p
Path slack       : 2610p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                     -256
----------------------------------------------   ---- 
End-of-path required time (ps)                   7430

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               1628
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4820
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout     LogicCell40_SEQ_MODE_1010    506              3192   2610  RISE       4
I__29/I                         LocalMux                       0              3192   2610  RISE       1
I__29/O                         LocalMux                     309              3501   2610  RISE       1
I__33/I                         InMux                          0              3501   2610  RISE       1
I__33/O                         InMux                        243              3744   2610  RISE       1
r_counter_0_LC_1_28_0/in1       LogicCell40_SEQ_MODE_1010      0              3744   2610  RISE       1
r_counter_0_LC_1_28_0/carryout  LogicCell40_SEQ_MODE_1010    243              3986   2610  RISE       2
r_counter_1_LC_1_28_1/carryin   LogicCell40_SEQ_MODE_1010      0              3986   2610  RISE       1
r_counter_1_LC_1_28_1/carryout  LogicCell40_SEQ_MODE_1010    118              4105   2610  RISE       2
r_counter_2_LC_1_28_2/carryin   LogicCell40_SEQ_MODE_1010      0              4105   2610  RISE       1
r_counter_2_LC_1_28_2/carryout  LogicCell40_SEQ_MODE_1010    118              4223   2610  RISE       2
r_counter_3_LC_1_28_3/carryin   LogicCell40_SEQ_MODE_1010      0              4223   2610  RISE       1
r_counter_3_LC_1_28_3/carryout  LogicCell40_SEQ_MODE_1010    118              4341   2610  RISE       2
r_counter_4_LC_1_28_4/carryin   LogicCell40_SEQ_MODE_1010      0              4341   2610  RISE       1
r_counter_4_LC_1_28_4/carryout  LogicCell40_SEQ_MODE_1010    118              4459   2610  RISE       2
r_counter_5_LC_1_28_5/carryin   LogicCell40_SEQ_MODE_1010      0              4459   2610  RISE       1
r_counter_5_LC_1_28_5/carryout  LogicCell40_SEQ_MODE_1010    118              4577   2610  RISE       1
I__116/I                        InMux                          0              4577   2610  RISE       1
I__116/O                        InMux                        243              4820   2610  RISE       1
r_counter_6_LC_1_28_6/in3       LogicCell40_SEQ_MODE_1010      0              4820   2610  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_6_LC_1_28_6/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : r_counter_5_LC_1_28_5/in3
Capture Clock    : r_counter_5_LC_1_28_5/clk
Setup Constraint : 5000p
Path slack       : 2728p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                     -256
----------------------------------------------   ---- 
End-of-path required time (ps)                   7430

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               1510
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4702
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout     LogicCell40_SEQ_MODE_1010    506              3192   2610  RISE       4
I__29/I                         LocalMux                       0              3192   2610  RISE       1
I__29/O                         LocalMux                     309              3501   2610  RISE       1
I__33/I                         InMux                          0              3501   2610  RISE       1
I__33/O                         InMux                        243              3744   2610  RISE       1
r_counter_0_LC_1_28_0/in1       LogicCell40_SEQ_MODE_1010      0              3744   2610  RISE       1
r_counter_0_LC_1_28_0/carryout  LogicCell40_SEQ_MODE_1010    243              3986   2610  RISE       2
r_counter_1_LC_1_28_1/carryin   LogicCell40_SEQ_MODE_1010      0              3986   2610  RISE       1
r_counter_1_LC_1_28_1/carryout  LogicCell40_SEQ_MODE_1010    118              4105   2610  RISE       2
r_counter_2_LC_1_28_2/carryin   LogicCell40_SEQ_MODE_1010      0              4105   2610  RISE       1
r_counter_2_LC_1_28_2/carryout  LogicCell40_SEQ_MODE_1010    118              4223   2610  RISE       2
r_counter_3_LC_1_28_3/carryin   LogicCell40_SEQ_MODE_1010      0              4223   2610  RISE       1
r_counter_3_LC_1_28_3/carryout  LogicCell40_SEQ_MODE_1010    118              4341   2610  RISE       2
r_counter_4_LC_1_28_4/carryin   LogicCell40_SEQ_MODE_1010      0              4341   2610  RISE       1
r_counter_4_LC_1_28_4/carryout  LogicCell40_SEQ_MODE_1010    118              4459   2610  RISE       2
I__117/I                        InMux                          0              4459   2728  RISE       1
I__117/O                        InMux                        243              4702   2728  RISE       1
r_counter_5_LC_1_28_5/in3       LogicCell40_SEQ_MODE_1010      0              4702   2728  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_5_LC_1_28_5/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : r_counter_4_LC_1_28_4/in3
Capture Clock    : r_counter_4_LC_1_28_4/clk
Setup Constraint : 5000p
Path slack       : 2846p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                     -256
----------------------------------------------   ---- 
End-of-path required time (ps)                   7430

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               1392
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4584
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout     LogicCell40_SEQ_MODE_1010    506              3192   2610  RISE       4
I__29/I                         LocalMux                       0              3192   2610  RISE       1
I__29/O                         LocalMux                     309              3501   2610  RISE       1
I__33/I                         InMux                          0              3501   2610  RISE       1
I__33/O                         InMux                        243              3744   2610  RISE       1
r_counter_0_LC_1_28_0/in1       LogicCell40_SEQ_MODE_1010      0              3744   2610  RISE       1
r_counter_0_LC_1_28_0/carryout  LogicCell40_SEQ_MODE_1010    243              3986   2610  RISE       2
r_counter_1_LC_1_28_1/carryin   LogicCell40_SEQ_MODE_1010      0              3986   2610  RISE       1
r_counter_1_LC_1_28_1/carryout  LogicCell40_SEQ_MODE_1010    118              4105   2610  RISE       2
r_counter_2_LC_1_28_2/carryin   LogicCell40_SEQ_MODE_1010      0              4105   2610  RISE       1
r_counter_2_LC_1_28_2/carryout  LogicCell40_SEQ_MODE_1010    118              4223   2610  RISE       2
r_counter_3_LC_1_28_3/carryin   LogicCell40_SEQ_MODE_1010      0              4223   2610  RISE       1
r_counter_3_LC_1_28_3/carryout  LogicCell40_SEQ_MODE_1010    118              4341   2610  RISE       2
I__118/I                        InMux                          0              4341   2847  RISE       1
I__118/O                        InMux                        243              4584   2847  RISE       1
r_counter_4_LC_1_28_4/in3       LogicCell40_SEQ_MODE_1010      0              4584   2847  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_4_LC_1_28_4/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : r_counter_3_LC_1_28_3/in3
Capture Clock    : r_counter_3_LC_1_28_3/clk
Setup Constraint : 5000p
Path slack       : 2964p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                     -256
----------------------------------------------   ---- 
End-of-path required time (ps)                   7430

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               1274
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4466
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout     LogicCell40_SEQ_MODE_1010    506              3192   2610  RISE       4
I__29/I                         LocalMux                       0              3192   2610  RISE       1
I__29/O                         LocalMux                     309              3501   2610  RISE       1
I__33/I                         InMux                          0              3501   2610  RISE       1
I__33/O                         InMux                        243              3744   2610  RISE       1
r_counter_0_LC_1_28_0/in1       LogicCell40_SEQ_MODE_1010      0              3744   2610  RISE       1
r_counter_0_LC_1_28_0/carryout  LogicCell40_SEQ_MODE_1010    243              3986   2610  RISE       2
r_counter_1_LC_1_28_1/carryin   LogicCell40_SEQ_MODE_1010      0              3986   2610  RISE       1
r_counter_1_LC_1_28_1/carryout  LogicCell40_SEQ_MODE_1010    118              4105   2610  RISE       2
r_counter_2_LC_1_28_2/carryin   LogicCell40_SEQ_MODE_1010      0              4105   2610  RISE       1
r_counter_2_LC_1_28_2/carryout  LogicCell40_SEQ_MODE_1010    118              4223   2610  RISE       2
I__119/I                        InMux                          0              4223   2965  RISE       1
I__119/O                        InMux                        243              4466   2965  RISE       1
r_counter_3_LC_1_28_3/in3       LogicCell40_SEQ_MODE_1010      0              4466   2965  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : r_counter_2_LC_1_28_2/in3
Capture Clock    : r_counter_2_LC_1_28_2/clk
Setup Constraint : 5000p
Path slack       : 3082p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                     -256
----------------------------------------------   ---- 
End-of-path required time (ps)                   7430

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               1156
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout     LogicCell40_SEQ_MODE_1010    506              3192   2610  RISE       4
I__29/I                         LocalMux                       0              3192   2610  RISE       1
I__29/O                         LocalMux                     309              3501   2610  RISE       1
I__33/I                         InMux                          0              3501   2610  RISE       1
I__33/O                         InMux                        243              3744   2610  RISE       1
r_counter_0_LC_1_28_0/in1       LogicCell40_SEQ_MODE_1010      0              3744   2610  RISE       1
r_counter_0_LC_1_28_0/carryout  LogicCell40_SEQ_MODE_1010    243              3986   2610  RISE       2
r_counter_1_LC_1_28_1/carryin   LogicCell40_SEQ_MODE_1010      0              3986   2610  RISE       1
r_counter_1_LC_1_28_1/carryout  LogicCell40_SEQ_MODE_1010    118              4105   2610  RISE       2
I__24/I                         InMux                          0              4105   3083  RISE       1
I__24/O                         InMux                        243              4348   3083  RISE       1
r_counter_2_LC_1_28_2/in3       LogicCell40_SEQ_MODE_1010      0              4348   3083  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_2_LC_1_28_2/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : r_counter_1_LC_1_28_1/in3
Capture Clock    : r_counter_1_LC_1_28_1/clk
Setup Constraint : 5000p
Path slack       : 3201p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                     -256
----------------------------------------------   ---- 
End-of-path required time (ps)                   7430

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               1037
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4229
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout     LogicCell40_SEQ_MODE_1010    506              3192   2610  RISE       4
I__29/I                         LocalMux                       0              3192   2610  RISE       1
I__29/O                         LocalMux                     309              3501   2610  RISE       1
I__33/I                         InMux                          0              3501   2610  RISE       1
I__33/O                         InMux                        243              3744   2610  RISE       1
r_counter_0_LC_1_28_0/in1       LogicCell40_SEQ_MODE_1010      0              3744   2610  RISE       1
r_counter_0_LC_1_28_0/carryout  LogicCell40_SEQ_MODE_1010    243              3986   2610  RISE       2
I__25/I                         InMux                          0              3986   3201  RISE       1
I__25/O                         InMux                        243              4229   3201  RISE       1
r_counter_1_LC_1_28_1/in3       LogicCell40_SEQ_MODE_1010      0              4229   3201  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_1_LC_1_28_1/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_6_LC_1_28_6/lcout
Path End         : r_counter_6_LC_1_28_6/in1
Capture Clock    : r_counter_6_LC_1_28_6/clk
Setup Constraint : 5000p
Path slack       : 3568p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                     -374
----------------------------------------------   ---- 
End-of-path required time (ps)                   7312

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                552
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3744
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_6_LC_1_28_6/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_6_LC_1_28_6/lcout  LogicCell40_SEQ_MODE_1010    506              3192   2459  RISE       3
I__68/I                      LocalMux                       0              3192   3569  RISE       1
I__68/O                      LocalMux                     309              3501   3569  RISE       1
I__71/I                      InMux                          0              3501   3569  RISE       1
I__71/O                      InMux                        243              3744   3569  RISE       1
r_counter_6_LC_1_28_6/in1    LogicCell40_SEQ_MODE_1010      0              3744   3569  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_6_LC_1_28_6/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_5_LC_1_28_5/lcout
Path End         : r_counter_5_LC_1_28_5/in1
Capture Clock    : r_counter_5_LC_1_28_5/clk
Setup Constraint : 5000p
Path slack       : 3568p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                     -374
----------------------------------------------   ---- 
End-of-path required time (ps)                   7312

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                552
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3744
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_5_LC_1_28_5/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_5_LC_1_28_5/lcout  LogicCell40_SEQ_MODE_1010    506              3192   2650  RISE       4
I__53/I                      LocalMux                       0              3192   3201  RISE       1
I__53/O                      LocalMux                     309              3501   3201  RISE       1
I__57/I                      InMux                          0              3501   3201  RISE       1
I__57/O                      InMux                        243              3744   3201  RISE       1
r_counter_5_LC_1_28_5/in1    LogicCell40_SEQ_MODE_1010      0              3744   3569  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_5_LC_1_28_5/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_4_LC_1_28_4/lcout
Path End         : r_counter_4_LC_1_28_4/in1
Capture Clock    : r_counter_4_LC_1_28_4/clk
Setup Constraint : 5000p
Path slack       : 3568p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                     -374
----------------------------------------------   ---- 
End-of-path required time (ps)                   7312

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                552
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3744
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_4_LC_1_28_4/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_4_LC_1_28_4/lcout  LogicCell40_SEQ_MODE_1010    506              3192   2394  RISE       3
I__76/I                      LocalMux                       0              3192   3083  RISE       1
I__76/O                      LocalMux                     309              3501   3083  RISE       1
I__79/I                      InMux                          0              3501   3083  RISE       1
I__79/O                      InMux                        243              3744   3083  RISE       1
r_counter_4_LC_1_28_4/in1    LogicCell40_SEQ_MODE_1010      0              3744   3569  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_4_LC_1_28_4/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_2_LC_1_28_2/lcout
Path End         : r_counter_2_LC_1_28_2/in1
Capture Clock    : r_counter_2_LC_1_28_2/clk
Setup Constraint : 5000p
Path slack       : 3568p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                     -374
----------------------------------------------   ---- 
End-of-path required time (ps)                   7312

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                552
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3744
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_2_LC_1_28_2/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_2_LC_1_28_2/lcout  LogicCell40_SEQ_MODE_1010    506              3192   2361  RISE       3
I__86/I                      LocalMux                       0              3192   2847  RISE       1
I__86/O                      LocalMux                     309              3501   2847  RISE       1
I__89/I                      InMux                          0              3501   2847  RISE       1
I__89/O                      InMux                        243              3744   2847  RISE       1
r_counter_2_LC_1_28_2/in1    LogicCell40_SEQ_MODE_1010      0              3744   3569  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_2_LC_1_28_2/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_1_LC_1_28_1/lcout
Path End         : r_counter_1_LC_1_28_1/in1
Capture Clock    : r_counter_1_LC_1_28_1/clk
Setup Constraint : 5000p
Path slack       : 3568p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                     -374
----------------------------------------------   ---- 
End-of-path required time (ps)                   7312

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                552
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3744
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_1_LC_1_28_1/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_1_LC_1_28_1/lcout  LogicCell40_SEQ_MODE_1010    506              3192   2696  RISE       4
I__42/I                      LocalMux                       0              3192   2728  RISE       1
I__42/O                      LocalMux                     309              3501   2728  RISE       1
I__46/I                      InMux                          0              3501   2728  RISE       1
I__46/O                      InMux                        243              3744   2728  RISE       1
r_counter_1_LC_1_28_1/in1    LogicCell40_SEQ_MODE_1010      0              3744   3569  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_1_LC_1_28_1/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_1_LC_1_28_1/lcout
Path End         : r_over_run_LC_1_29_4/in1
Capture Clock    : r_over_run_LC_1_29_4/clk
Setup Constraint : 5000p
Path slack       : 3568p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                     -374
----------------------------------------------   ---- 
End-of-path required time (ps)                   7312

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                552
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3744
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_1_LC_1_28_1/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_1_LC_1_28_1/lcout  LogicCell40_SEQ_MODE_1010    506              3192   2696  RISE       4
I__44/I                      LocalMux                       0              3192   3569  RISE       1
I__44/O                      LocalMux                     309              3501   3569  RISE       1
I__48/I                      InMux                          0              3501   3569  RISE       1
I__48/O                      InMux                        243              3744   3569  RISE       1
r_over_run_LC_1_29_4/in1     LogicCell40_SEQ_MODE_1010      0              3744   3569  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__112/I                                            ClkMux                         0              2398  RISE       1
I__112/O                                            ClkMux                       289              2687  RISE       1
r_over_run_LC_1_29_4/clk                            LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_28_3/lcout
Path End         : r_counter_3_LC_1_28_3/in1
Capture Clock    : r_counter_3_LC_1_28_3/clk
Setup Constraint : 5000p
Path slack       : 3568p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                     -374
----------------------------------------------   ---- 
End-of-path required time (ps)                   7312

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                552
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3744
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_28_3/lcout  LogicCell40_SEQ_MODE_1010    506              3192   2354  RISE       3
I__95/I                      LocalMux                       0              3192   2965  RISE       1
I__95/O                      LocalMux                     309              3501   2965  RISE       1
I__98/I                      InMux                          0              3501   2965  RISE       1
I__98/O                      InMux                        243              3744   2965  RISE       1
r_counter_3_LC_1_28_3/in1    LogicCell40_SEQ_MODE_1010      0              3744   3569  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : r_counter_0_LC_1_28_0/in1
Capture Clock    : r_counter_0_LC_1_28_0/clk
Setup Constraint : 5000p
Path slack       : 3568p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                     -374
----------------------------------------------   ---- 
End-of-path required time (ps)                   7312

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                552
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3744
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout  LogicCell40_SEQ_MODE_1010    506              3192   2610  RISE       4
I__29/I                      LocalMux                       0              3192   2610  RISE       1
I__29/O                      LocalMux                     309              3501   2610  RISE       1
I__33/I                      InMux                          0              3501   2610  RISE       1
I__33/O                      InMux                        243              3744   2610  RISE       1
r_counter_0_LC_1_28_0/in1    LogicCell40_SEQ_MODE_1010      0              3744   3569  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_5_LC_1_28_5/lcout
Path End         : r_over_run_LC_1_29_4/in2
Capture Clock    : r_over_run_LC_1_29_4/clk
Setup Constraint : 5000p
Path slack       : 3595p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                     -348
----------------------------------------------   ---- 
End-of-path required time (ps)                   7339

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                552
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3744
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_5_LC_1_28_5/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_5_LC_1_28_5/lcout  LogicCell40_SEQ_MODE_1010    506              3192   2650  RISE       4
I__55/I                      LocalMux                       0              3192   3595  RISE       1
I__55/O                      LocalMux                     309              3501   3595  RISE       1
I__59/I                      InMux                          0              3501   3595  RISE       1
I__59/O                      InMux                        243              3744   3595  RISE       1
I__61/I                      CascadeMux                     0              3744   3595  RISE       1
I__61/O                      CascadeMux                     0              3744   3595  RISE       1
r_over_run_LC_1_29_4/in2     LogicCell40_SEQ_MODE_1010      0              3744   3595  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__112/I                                            ClkMux                         0              2398  RISE       1
I__112/O                                            ClkMux                       289              2687  RISE       1
r_over_run_LC_1_29_4/clk                            LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : r_over_run_LC_1_29_4/in3
Capture Clock    : r_over_run_LC_1_29_4/clk
Setup Constraint : 5000p
Path slack       : 3686p

Capture Clock Arrival Time (counter|i_CLK:R#2)   5000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                     -256
----------------------------------------------   ---- 
End-of-path required time (ps)                   7430

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                552
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3744
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout  LogicCell40_SEQ_MODE_1010    506              3192   2610  RISE       4
I__31/I                      LocalMux                       0              3192   3687  RISE       1
I__31/O                      LocalMux                     309              3501   3687  RISE       1
I__35/I                      InMux                          0              3501   3687  RISE       1
I__35/O                      InMux                        243              3744   3687  RISE       1
r_over_run_LC_1_29_4/in3     LogicCell40_SEQ_MODE_1010      0              3744   3687  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__112/I                                            ClkMux                         0              2398  RISE       1
I__112/O                                            ClkMux                       289              2687  RISE       1
r_over_run_LC_1_29_4/clk                            LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_RST
Path End         : r_over_run_LC_1_29_4/sr
Capture Clock    : r_over_run_LC_1_29_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (counter|i_CLK:R#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2687
- Setup Time                                      -149
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1817
---------------------------------------   ---- 
End-of-path arrival time (ps)             1817
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_RST                           counter                        0                 0   +INF  RISE       1
i_RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_RST_ibuf_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
i_RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
i_RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       433              1193   +INF  FALL       1
I__103/I                        LocalMux                       0              1193   +INF  FALL       1
I__103/O                        LocalMux                     289              1482   +INF  FALL       1
I__105/I                        SRMux                          0              1482   +INF  FALL       1
I__105/O                        SRMux                        335              1817   +INF  FALL       1
r_over_run_LC_1_29_4/sr         LogicCell40_SEQ_MODE_1010      0              1817   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__112/I                                            ClkMux                         0              2398  RISE       1
I__112/O                                            ClkMux                       289              2687  RISE       1
r_over_run_LC_1_29_4/clk                            LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_RST
Path End         : r_counter_6_LC_1_28_6/sr
Capture Clock    : r_counter_6_LC_1_28_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (counter|i_CLK:R#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2687
- Setup Time                                      -149
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2463
---------------------------------------   ---- 
End-of-path arrival time (ps)             2463
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_RST                           counter                        0                 0   +INF  FALL       1
i_RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_RST_ibuf_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
i_RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
i_RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       433              1143   +INF  FALL       1
I__104/I                        Odrv4                          0              1143   +INF  FALL       1
I__104/O                        Odrv4                        348              1491   +INF  FALL       1
I__106/I                        Span4Mux_v                     0              1491   +INF  FALL       1
I__106/O                        Span4Mux_v                   348              1839   +INF  FALL       1
I__107/I                        LocalMux                       0              1839   +INF  FALL       1
I__107/O                        LocalMux                     289              2128   +INF  FALL       1
I__108/I                        SRMux                          0              2128   +INF  FALL       1
I__108/O                        SRMux                        335              2463   +INF  FALL       1
r_counter_6_LC_1_28_6/sr        LogicCell40_SEQ_MODE_1010      0              2463   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_6_LC_1_28_6/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_over_run_LC_1_29_4/lcout
Path End         : i_OVER_RUN
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               5593
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8785
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__112/I                                            ClkMux                         0              2398  RISE       1
I__112/O                                            ClkMux                       289              2687  RISE       1
r_over_run_LC_1_29_4/clk                            LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_over_run_LC_1_29_4/lcout            LogicCell40_SEQ_MODE_1010    506              3192   +INF  RISE       1
I__113/I                              Odrv12                         0              3192   +INF  RISE       1
I__113/O                              Odrv12                       460              3652   +INF  RISE       1
I__114/I                              LocalMux                       0              3652   +INF  RISE       1
I__114/O                              LocalMux                     309              3960   +INF  RISE       1
I__115/I                              IoInMux                        0              3960   +INF  RISE       1
I__115/O                              IoInMux                      243              4203   +INF  RISE       1
i_OVER_RUN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4203   +INF  RISE       1
i_OVER_RUN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6297   +INF  FALL       1
i_OVER_RUN_obuf_iopad/DIN             IO_PAD                         0              6297   +INF  FALL       1
i_OVER_RUN_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488              8785   +INF  FALL       1
i_OVER_RUN                            counter                        0              8785   +INF  FALL       1


++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_6_LC_1_28_6/lcout
Path End         : i_COUNTER[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               5764
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8956
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_6_LC_1_28_6/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_6_LC_1_28_6/lcout            LogicCell40_SEQ_MODE_1010    506              3192   +INF  RISE       3
I__69/I                                Odrv12                         0              3192   +INF  RISE       1
I__69/O                                Odrv12                       460              3652   +INF  RISE       1
I__72/I                                Span12Mux_s4_v                 0              3652   +INF  RISE       1
I__72/O                                Span12Mux_s4_v               171              3822   +INF  RISE       1
I__73/I                                LocalMux                       0              3822   +INF  RISE       1
I__73/O                                LocalMux                     309              4131   +INF  RISE       1
I__74/I                                IoInMux                        0              4131   +INF  RISE       1
I__74/O                                IoInMux                      243              4374   +INF  RISE       1
i_COUNTER_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4374   +INF  RISE       1
i_COUNTER_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6468   +INF  FALL       1
i_COUNTER_obuf_6_iopad/DIN             IO_PAD                         0              6468   +INF  FALL       1
i_COUNTER_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2488              8956   +INF  FALL       1
i_COUNTER[6]                           counter                        0              8956   +INF  FALL       1


++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_RST
Path End         : r_counter_5_LC_1_28_5/sr
Capture Clock    : r_counter_5_LC_1_28_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (counter|i_CLK:R#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2687
- Setup Time                                      -149
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2463
---------------------------------------   ---- 
End-of-path arrival time (ps)             2463
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_RST                           counter                        0                 0   +INF  FALL       1
i_RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_RST_ibuf_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
i_RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
i_RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       433              1143   +INF  FALL       1
I__104/I                        Odrv4                          0              1143   +INF  FALL       1
I__104/O                        Odrv4                        348              1491   +INF  FALL       1
I__106/I                        Span4Mux_v                     0              1491   +INF  FALL       1
I__106/O                        Span4Mux_v                   348              1839   +INF  FALL       1
I__107/I                        LocalMux                       0              1839   +INF  FALL       1
I__107/O                        LocalMux                     289              2128   +INF  FALL       1
I__108/I                        SRMux                          0              2128   +INF  FALL       1
I__108/O                        SRMux                        335              2463   +INF  FALL       1
r_counter_5_LC_1_28_5/sr        LogicCell40_SEQ_MODE_1010      0              2463   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_5_LC_1_28_5/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_5_LC_1_28_5/lcout
Path End         : i_COUNTER[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               5981
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   9173
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_5_LC_1_28_5/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_5_LC_1_28_5/lcout            LogicCell40_SEQ_MODE_1010    506              3192   +INF  RISE       4
I__56/I                                Odrv4                          0              3192   +INF  RISE       1
I__56/O                                Odrv4                        328              3520   +INF  RISE       1
I__60/I                                Span4Mux_v                     0              3520   +INF  RISE       1
I__60/O                                Span4Mux_v                   328              3849   +INF  RISE       1
I__62/I                                Span4Mux_s0_v                  0              3849   +INF  RISE       1
I__62/O                                Span4Mux_s0_v                190              4039   +INF  RISE       1
I__63/I                                LocalMux                       0              4039   +INF  RISE       1
I__63/O                                LocalMux                     309              4348   +INF  RISE       1
I__64/I                                IoInMux                        0              4348   +INF  RISE       1
I__64/O                                IoInMux                      243              4590   +INF  RISE       1
i_COUNTER_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4590   +INF  RISE       1
i_COUNTER_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6685   +INF  FALL       1
i_COUNTER_obuf_5_iopad/DIN             IO_PAD                         0              6685   +INF  FALL       1
i_COUNTER_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2488              9173   +INF  FALL       1
i_COUNTER[5]                           counter                        0              9173   +INF  FALL       1


++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_RST
Path End         : r_counter_4_LC_1_28_4/sr
Capture Clock    : r_counter_4_LC_1_28_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (counter|i_CLK:R#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2687
- Setup Time                                      -149
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2463
---------------------------------------   ---- 
End-of-path arrival time (ps)             2463
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_RST                           counter                        0                 0   +INF  FALL       1
i_RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_RST_ibuf_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
i_RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
i_RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       433              1143   +INF  FALL       1
I__104/I                        Odrv4                          0              1143   +INF  FALL       1
I__104/O                        Odrv4                        348              1491   +INF  FALL       1
I__106/I                        Span4Mux_v                     0              1491   +INF  FALL       1
I__106/O                        Span4Mux_v                   348              1839   +INF  FALL       1
I__107/I                        LocalMux                       0              1839   +INF  FALL       1
I__107/O                        LocalMux                     289              2128   +INF  FALL       1
I__108/I                        SRMux                          0              2128   +INF  FALL       1
I__108/O                        SRMux                        335              2463   +INF  FALL       1
r_counter_4_LC_1_28_4/sr        LogicCell40_SEQ_MODE_1010      0              2463   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_4_LC_1_28_4/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_4_LC_1_28_4/lcout
Path End         : i_COUNTER[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               5922
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   9114
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_4_LC_1_28_4/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_4_LC_1_28_4/lcout            LogicCell40_SEQ_MODE_1010    506              3192   +INF  RISE       3
I__77/I                                Odrv4                          0              3192   +INF  RISE       1
I__77/O                                Odrv4                        328              3520   +INF  RISE       1
I__80/I                                Span4Mux_s1_v                  0              3520   +INF  RISE       1
I__80/O                                Span4Mux_s1_v                190              3711   +INF  RISE       1
I__82/I                                IoSpan4Mux                     0              3711   +INF  RISE       1
I__82/O                                IoSpan4Mux                   269              3980   +INF  RISE       1
I__83/I                                LocalMux                       0              3980   +INF  RISE       1
I__83/O                                LocalMux                     309              4288   +INF  RISE       1
I__84/I                                IoInMux                        0              4288   +INF  RISE       1
I__84/O                                IoInMux                      243              4531   +INF  RISE       1
i_COUNTER_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4531   +INF  RISE       1
i_COUNTER_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6626   +INF  FALL       1
i_COUNTER_obuf_4_iopad/DIN             IO_PAD                         0              6626   +INF  FALL       1
i_COUNTER_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2488              9114   +INF  FALL       1
i_COUNTER[4]                           counter                        0              9114   +INF  FALL       1


++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_RST
Path End         : r_counter_3_LC_1_28_3/sr
Capture Clock    : r_counter_3_LC_1_28_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (counter|i_CLK:R#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2687
- Setup Time                                      -149
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2463
---------------------------------------   ---- 
End-of-path arrival time (ps)             2463
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_RST                           counter                        0                 0   +INF  FALL       1
i_RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_RST_ibuf_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
i_RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
i_RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       433              1143   +INF  FALL       1
I__104/I                        Odrv4                          0              1143   +INF  FALL       1
I__104/O                        Odrv4                        348              1491   +INF  FALL       1
I__106/I                        Span4Mux_v                     0              1491   +INF  FALL       1
I__106/O                        Span4Mux_v                   348              1839   +INF  FALL       1
I__107/I                        LocalMux                       0              1839   +INF  FALL       1
I__107/O                        LocalMux                     289              2128   +INF  FALL       1
I__108/I                        SRMux                          0              2128   +INF  FALL       1
I__108/O                        SRMux                        335              2463   +INF  FALL       1
r_counter_3_LC_1_28_3/sr        LogicCell40_SEQ_MODE_1010      0              2463   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_28_3/lcout
Path End         : i_COUNTER[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               5981
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   9173
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_28_3/lcout            LogicCell40_SEQ_MODE_1010    506              3192   +INF  RISE       3
I__96/I                                Odrv4                          0              3192   +INF  RISE       1
I__96/O                                Odrv4                        328              3520   +INF  RISE       1
I__99/I                                Span4Mux_v                     0              3520   +INF  RISE       1
I__99/O                                Span4Mux_v                   328              3849   +INF  RISE       1
I__100/I                               Span4Mux_s0_v                  0              3849   +INF  RISE       1
I__100/O                               Span4Mux_s0_v                190              4039   +INF  RISE       1
I__101/I                               LocalMux                       0              4039   +INF  RISE       1
I__101/O                               LocalMux                     309              4348   +INF  RISE       1
I__102/I                               IoInMux                        0              4348   +INF  RISE       1
I__102/O                               IoInMux                      243              4590   +INF  RISE       1
i_COUNTER_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4590   +INF  RISE       1
i_COUNTER_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6685   +INF  FALL       1
i_COUNTER_obuf_3_iopad/DIN             IO_PAD                         0              6685   +INF  FALL       1
i_COUNTER_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2488              9173   +INF  FALL       1
i_COUNTER[3]                           counter                        0              9173   +INF  FALL       1


++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_RST
Path End         : r_counter_2_LC_1_28_2/sr
Capture Clock    : r_counter_2_LC_1_28_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (counter|i_CLK:R#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2687
- Setup Time                                      -149
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2463
---------------------------------------   ---- 
End-of-path arrival time (ps)             2463
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_RST                           counter                        0                 0   +INF  FALL       1
i_RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_RST_ibuf_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
i_RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
i_RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       433              1143   +INF  FALL       1
I__104/I                        Odrv4                          0              1143   +INF  FALL       1
I__104/O                        Odrv4                        348              1491   +INF  FALL       1
I__106/I                        Span4Mux_v                     0              1491   +INF  FALL       1
I__106/O                        Span4Mux_v                   348              1839   +INF  FALL       1
I__107/I                        LocalMux                       0              1839   +INF  FALL       1
I__107/O                        LocalMux                     289              2128   +INF  FALL       1
I__108/I                        SRMux                          0              2128   +INF  FALL       1
I__108/O                        SRMux                        335              2463   +INF  FALL       1
r_counter_2_LC_1_28_2/sr        LogicCell40_SEQ_MODE_1010      0              2463   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_2_LC_1_28_2/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_2_LC_1_28_2/lcout
Path End         : i_COUNTER[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               5935
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   9127
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_2_LC_1_28_2/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_2_LC_1_28_2/lcout            LogicCell40_SEQ_MODE_1010    506              3192   +INF  RISE       3
I__87/I                                Odrv4                          0              3192   +INF  RISE       1
I__87/O                                Odrv4                        328              3520   +INF  RISE       1
I__90/I                                Span4Mux_h                     0              3520   +INF  RISE       1
I__90/O                                Span4Mux_h                   282              3803   +INF  RISE       1
I__91/I                                Span4Mux_s1_v                  0              3803   +INF  RISE       1
I__91/O                                Span4Mux_s1_v                190              3993   +INF  RISE       1
I__92/I                                LocalMux                       0              3993   +INF  RISE       1
I__92/O                                LocalMux                     309              4302   +INF  RISE       1
I__93/I                                IoInMux                        0              4302   +INF  RISE       1
I__93/O                                IoInMux                      243              4544   +INF  RISE       1
i_COUNTER_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4544   +INF  RISE       1
i_COUNTER_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6639   +INF  FALL       1
i_COUNTER_obuf_2_iopad/DIN             IO_PAD                         0              6639   +INF  FALL       1
i_COUNTER_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2488              9127   +INF  FALL       1
i_COUNTER[2]                           counter                        0              9127   +INF  FALL       1


++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_RST
Path End         : r_counter_1_LC_1_28_1/sr
Capture Clock    : r_counter_1_LC_1_28_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (counter|i_CLK:R#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2687
- Setup Time                                      -149
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2463
---------------------------------------   ---- 
End-of-path arrival time (ps)             2463
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_RST                           counter                        0                 0   +INF  FALL       1
i_RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_RST_ibuf_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
i_RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
i_RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       433              1143   +INF  FALL       1
I__104/I                        Odrv4                          0              1143   +INF  FALL       1
I__104/O                        Odrv4                        348              1491   +INF  FALL       1
I__106/I                        Span4Mux_v                     0              1491   +INF  FALL       1
I__106/O                        Span4Mux_v                   348              1839   +INF  FALL       1
I__107/I                        LocalMux                       0              1839   +INF  FALL       1
I__107/O                        LocalMux                     289              2128   +INF  FALL       1
I__108/I                        SRMux                          0              2128   +INF  FALL       1
I__108/O                        SRMux                        335              2463   +INF  FALL       1
r_counter_1_LC_1_28_1/sr        LogicCell40_SEQ_MODE_1010      0              2463   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_1_LC_1_28_1/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_1_LC_1_28_1/lcout
Path End         : i_COUNTER[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               5981
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   9173
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_1_LC_1_28_1/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_1_LC_1_28_1/lcout            LogicCell40_SEQ_MODE_1010    506              3192   +INF  RISE       4
I__45/I                                Odrv4                          0              3192   +INF  RISE       1
I__45/O                                Odrv4                        328              3520   +INF  RISE       1
I__49/I                                Span4Mux_h                     0              3520   +INF  RISE       1
I__49/O                                Span4Mux_h                   282              3803   +INF  RISE       1
I__50/I                                Span4Mux_s2_v                  0              3803   +INF  RISE       1
I__50/O                                Span4Mux_s2_v                236              4039   +INF  RISE       1
I__51/I                                LocalMux                       0              4039   +INF  RISE       1
I__51/O                                LocalMux                     309              4348   +INF  RISE       1
I__52/I                                IoInMux                        0              4348   +INF  RISE       1
I__52/O                                IoInMux                      243              4590   +INF  RISE       1
i_COUNTER_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4590   +INF  RISE       1
i_COUNTER_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6685   +INF  FALL       1
i_COUNTER_obuf_1_iopad/DIN             IO_PAD                         0              6685   +INF  FALL       1
i_COUNTER_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2488              9173   +INF  FALL       1
i_COUNTER[1]                           counter                        0              9173   +INF  FALL       1


++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_RST
Path End         : r_counter_0_LC_1_28_0/sr
Capture Clock    : r_counter_0_LC_1_28_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (counter|i_CLK:R#1)    +INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2687
- Setup Time                                      -149
----------------------------------------------   ----- 
End-of-path required time (ps)                    +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2463
---------------------------------------   ---- 
End-of-path arrival time (ps)             2463
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_RST                           counter                        0                 0   +INF  FALL       1
i_RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_RST_ibuf_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
i_RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
i_RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       433              1143   +INF  FALL       1
I__104/I                        Odrv4                          0              1143   +INF  FALL       1
I__104/O                        Odrv4                        348              1491   +INF  FALL       1
I__106/I                        Span4Mux_v                     0              1491   +INF  FALL       1
I__106/O                        Span4Mux_v                   348              1839   +INF  FALL       1
I__107/I                        LocalMux                       0              1839   +INF  FALL       1
I__107/O                        LocalMux                     289              2128   +INF  FALL       1
I__108/I                        SRMux                          0              2128   +INF  FALL       1
I__108/O                        SRMux                        335              2463   +INF  FALL       1
r_counter_0_LC_1_28_0/sr        LogicCell40_SEQ_MODE_1010      0              2463   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : i_COUNTER[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               6263
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   9455
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout            LogicCell40_SEQ_MODE_1010    506              3192   +INF  RISE       4
I__32/I                                Odrv4                          0              3192   +INF  RISE       1
I__32/O                                Odrv4                        328              3520   +INF  RISE       1
I__36/I                                Span4Mux_v                     0              3520   +INF  RISE       1
I__36/O                                Span4Mux_v                   328              3849   +INF  RISE       1
I__37/I                                Span4Mux_h                     0              3849   +INF  RISE       1
I__37/O                                Span4Mux_h                   282              4131   +INF  RISE       1
I__38/I                                Span4Mux_s0_v                  0              4131   +INF  RISE       1
I__38/O                                Span4Mux_s0_v                190              4321   +INF  RISE       1
I__39/I                                LocalMux                       0              4321   +INF  RISE       1
I__39/O                                LocalMux                     309              4630   +INF  RISE       1
I__40/I                                IoInMux                        0              4630   +INF  RISE       1
I__40/O                                IoInMux                      243              4873   +INF  RISE       1
i_COUNTER_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4873   +INF  RISE       1
i_COUNTER_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6967   +INF  FALL       1
i_COUNTER_obuf_0_iopad/DIN             IO_PAD                         0              6967   +INF  FALL       1
i_COUNTER_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2488              9455   +INF  FALL       1
i_COUNTER[0]                           counter                        0              9455   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_6_LC_1_28_6/lcout
Path End         : r_counter_6_LC_1_28_6/in1
Capture Clock    : r_counter_6_LC_1_28_6/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                492
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3684
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_6_LC_1_28_6/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_6_LC_1_28_6/lcout  LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       3
I__68/I                      LocalMux                       0              3192    998  FALL       1
I__68/O                      LocalMux                     289              3481    998  FALL       1
I__71/I                      InMux                          0              3481    998  FALL       1
I__71/O                      InMux                        204              3684    998  FALL       1
r_counter_6_LC_1_28_6/in1    LogicCell40_SEQ_MODE_1010      0              3684    998  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_6_LC_1_28_6/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_5_LC_1_28_5/lcout
Path End         : r_counter_5_LC_1_28_5/in1
Capture Clock    : r_counter_5_LC_1_28_5/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                492
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3684
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_5_LC_1_28_5/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_5_LC_1_28_5/lcout  LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       4
I__53/I                      LocalMux                       0              3192    998  FALL       1
I__53/O                      LocalMux                     289              3481    998  FALL       1
I__57/I                      InMux                          0              3481    998  FALL       1
I__57/O                      InMux                        204              3684    998  FALL       1
r_counter_5_LC_1_28_5/in1    LogicCell40_SEQ_MODE_1010      0              3684    998  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_5_LC_1_28_5/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_4_LC_1_28_4/lcout
Path End         : r_counter_4_LC_1_28_4/in1
Capture Clock    : r_counter_4_LC_1_28_4/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                492
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3684
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_4_LC_1_28_4/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_4_LC_1_28_4/lcout  LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       3
I__76/I                      LocalMux                       0              3192    998  FALL       1
I__76/O                      LocalMux                     289              3481    998  FALL       1
I__79/I                      InMux                          0              3481    998  FALL       1
I__79/O                      InMux                        204              3684    998  FALL       1
r_counter_4_LC_1_28_4/in1    LogicCell40_SEQ_MODE_1010      0              3684    998  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_4_LC_1_28_4/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_28_3/lcout
Path End         : r_counter_3_LC_1_28_3/in1
Capture Clock    : r_counter_3_LC_1_28_3/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                492
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3684
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_28_3/lcout  LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       3
I__95/I                      LocalMux                       0              3192    998  FALL       1
I__95/O                      LocalMux                     289              3481    998  FALL       1
I__98/I                      InMux                          0              3481    998  FALL       1
I__98/O                      InMux                        204              3684    998  FALL       1
r_counter_3_LC_1_28_3/in1    LogicCell40_SEQ_MODE_1010      0              3684    998  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_2_LC_1_28_2/lcout
Path End         : r_counter_2_LC_1_28_2/in1
Capture Clock    : r_counter_2_LC_1_28_2/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                492
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3684
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_2_LC_1_28_2/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_2_LC_1_28_2/lcout  LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       3
I__86/I                      LocalMux                       0              3192    998  FALL       1
I__86/O                      LocalMux                     289              3481    998  FALL       1
I__89/I                      InMux                          0              3481    998  FALL       1
I__89/O                      InMux                        204              3684    998  FALL       1
r_counter_2_LC_1_28_2/in1    LogicCell40_SEQ_MODE_1010      0              3684    998  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_2_LC_1_28_2/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_1_LC_1_28_1/lcout
Path End         : r_counter_1_LC_1_28_1/in1
Capture Clock    : r_counter_1_LC_1_28_1/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                492
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3684
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_1_LC_1_28_1/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_1_LC_1_28_1/lcout  LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       4
I__42/I                      LocalMux                       0              3192    998  FALL       1
I__42/O                      LocalMux                     289              3481    998  FALL       1
I__46/I                      InMux                          0              3481    998  FALL       1
I__46/O                      InMux                        204              3684    998  FALL       1
r_counter_1_LC_1_28_1/in1    LogicCell40_SEQ_MODE_1010      0              3684    998  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_1_LC_1_28_1/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : r_counter_0_LC_1_28_0/in1
Capture Clock    : r_counter_0_LC_1_28_0/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                492
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3684
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout  LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       4
I__29/I                      LocalMux                       0              3192    998  FALL       1
I__29/O                      LocalMux                     289              3481    998  FALL       1
I__33/I                      InMux                          0              3481    998  FALL       1
I__33/O                      InMux                        204              3684    998  FALL       1
r_counter_0_LC_1_28_0/in1    LogicCell40_SEQ_MODE_1010      0              3684    998  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : r_over_run_LC_1_29_4/in3
Capture Clock    : r_over_run_LC_1_29_4/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                492
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3684
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout  LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       4
I__31/I                      LocalMux                       0              3192    998  FALL       1
I__31/O                      LocalMux                     289              3481    998  FALL       1
I__35/I                      InMux                          0              3481    998  FALL       1
I__35/O                      InMux                        204              3684    998  FALL       1
r_over_run_LC_1_29_4/in3     LogicCell40_SEQ_MODE_1010      0              3684    998  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__112/I                                            ClkMux                         0              2398  RISE       1
I__112/O                                            ClkMux                       289              2687  RISE       1
r_over_run_LC_1_29_4/clk                            LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_1_LC_1_28_1/lcout
Path End         : r_over_run_LC_1_29_4/in1
Capture Clock    : r_over_run_LC_1_29_4/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                492
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3684
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_1_LC_1_28_1/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_1_LC_1_28_1/lcout  LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       4
I__44/I                      LocalMux                       0              3192    998  FALL       1
I__44/O                      LocalMux                     289              3481    998  FALL       1
I__48/I                      InMux                          0              3481    998  FALL       1
I__48/O                      InMux                        204              3684    998  FALL       1
r_over_run_LC_1_29_4/in1     LogicCell40_SEQ_MODE_1010      0              3684    998  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__112/I                                            ClkMux                         0              2398  RISE       1
I__112/O                                            ClkMux                       289              2687  RISE       1
r_over_run_LC_1_29_4/clk                            LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_5_LC_1_28_5/lcout
Path End         : r_over_run_LC_1_29_4/in2
Capture Clock    : r_over_run_LC_1_29_4/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                492
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   3684
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_5_LC_1_28_5/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_5_LC_1_28_5/lcout  LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       4
I__55/I                      LocalMux                       0              3192    998  FALL       1
I__55/O                      LocalMux                     289              3481    998  FALL       1
I__59/I                      InMux                          0              3481    998  FALL       1
I__59/O                      InMux                        204              3684    998  FALL       1
I__61/I                      CascadeMux                     0              3684    998  FALL       1
I__61/O                      CascadeMux                     0              3684    998  FALL       1
r_over_run_LC_1_29_4/in2     LogicCell40_SEQ_MODE_1010      0              3684    998  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__112/I                                            ClkMux                         0              2398  RISE       1
I__112/O                                            ClkMux                       289              2687  RISE       1
r_over_run_LC_1_29_4/clk                            LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_5_LC_1_28_5/lcout
Path End         : r_counter_6_LC_1_28_6/in3
Capture Clock    : r_counter_6_LC_1_28_6/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                926
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4118
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_5_LC_1_28_5/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_5_LC_1_28_5/lcout     LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       4
I__53/I                         LocalMux                       0              3192    998  FALL       1
I__53/O                         LocalMux                     289              3481    998  FALL       1
I__57/I                         InMux                          0              3481    998  FALL       1
I__57/O                         InMux                        204              3684    998  FALL       1
r_counter_5_LC_1_28_5/in1       LogicCell40_SEQ_MODE_1010      0              3684   1431  FALL       1
r_counter_5_LC_1_28_5/carryout  LogicCell40_SEQ_MODE_1010    230              3914   1431  FALL       1
I__116/I                        InMux                          0              3914   1431  FALL       1
I__116/O                        InMux                        204              4118   1431  FALL       1
r_counter_6_LC_1_28_6/in3       LogicCell40_SEQ_MODE_1010      0              4118   1431  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_6_LC_1_28_6/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_4_LC_1_28_4/lcout
Path End         : r_counter_5_LC_1_28_5/in3
Capture Clock    : r_counter_5_LC_1_28_5/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                926
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4118
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_4_LC_1_28_4/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_4_LC_1_28_4/lcout     LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       3
I__76/I                         LocalMux                       0              3192    998  FALL       1
I__76/O                         LocalMux                     289              3481    998  FALL       1
I__79/I                         InMux                          0              3481    998  FALL       1
I__79/O                         InMux                        204              3684    998  FALL       1
r_counter_4_LC_1_28_4/in1       LogicCell40_SEQ_MODE_1010      0              3684   1431  FALL       1
r_counter_4_LC_1_28_4/carryout  LogicCell40_SEQ_MODE_1010    230              3914   1431  FALL       2
I__117/I                        InMux                          0              3914   1431  FALL       1
I__117/O                        InMux                        204              4118   1431  FALL       1
r_counter_5_LC_1_28_5/in3       LogicCell40_SEQ_MODE_1010      0              4118   1431  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_5_LC_1_28_5/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_28_3/lcout
Path End         : r_counter_4_LC_1_28_4/in3
Capture Clock    : r_counter_4_LC_1_28_4/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                926
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4118
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_28_3/lcout     LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       3
I__95/I                         LocalMux                       0              3192    998  FALL       1
I__95/O                         LocalMux                     289              3481    998  FALL       1
I__98/I                         InMux                          0              3481    998  FALL       1
I__98/O                         InMux                        204              3684    998  FALL       1
r_counter_3_LC_1_28_3/in1       LogicCell40_SEQ_MODE_1010      0              3684   1431  FALL       1
r_counter_3_LC_1_28_3/carryout  LogicCell40_SEQ_MODE_1010    230              3914   1431  FALL       2
I__118/I                        InMux                          0              3914   1431  FALL       1
I__118/O                        InMux                        204              4118   1431  FALL       1
r_counter_4_LC_1_28_4/in3       LogicCell40_SEQ_MODE_1010      0              4118   1431  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_4_LC_1_28_4/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_2_LC_1_28_2/lcout
Path End         : r_counter_3_LC_1_28_3/in3
Capture Clock    : r_counter_3_LC_1_28_3/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                926
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4118
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_2_LC_1_28_2/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_2_LC_1_28_2/lcout     LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       3
I__86/I                         LocalMux                       0              3192    998  FALL       1
I__86/O                         LocalMux                     289              3481    998  FALL       1
I__89/I                         InMux                          0              3481    998  FALL       1
I__89/O                         InMux                        204              3684    998  FALL       1
r_counter_2_LC_1_28_2/in1       LogicCell40_SEQ_MODE_1010      0              3684   1431  FALL       1
r_counter_2_LC_1_28_2/carryout  LogicCell40_SEQ_MODE_1010    230              3914   1431  FALL       2
I__119/I                        InMux                          0              3914   1431  FALL       1
I__119/O                        InMux                        204              4118   1431  FALL       1
r_counter_3_LC_1_28_3/in3       LogicCell40_SEQ_MODE_1010      0              4118   1431  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_1_LC_1_28_1/lcout
Path End         : r_counter_2_LC_1_28_2/in3
Capture Clock    : r_counter_2_LC_1_28_2/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                926
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4118
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_1_LC_1_28_1/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_1_LC_1_28_1/lcout     LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       4
I__42/I                         LocalMux                       0              3192    998  FALL       1
I__42/O                         LocalMux                     289              3481    998  FALL       1
I__46/I                         InMux                          0              3481    998  FALL       1
I__46/O                         InMux                        204              3684    998  FALL       1
r_counter_1_LC_1_28_1/in1       LogicCell40_SEQ_MODE_1010      0              3684   1431  FALL       1
r_counter_1_LC_1_28_1/carryout  LogicCell40_SEQ_MODE_1010    230              3914   1431  FALL       2
I__24/I                         InMux                          0              3914   1431  FALL       1
I__24/O                         InMux                        204              4118   1431  FALL       1
r_counter_2_LC_1_28_2/in3       LogicCell40_SEQ_MODE_1010      0              4118   1431  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_2_LC_1_28_2/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : r_counter_1_LC_1_28_1/in3
Capture Clock    : r_counter_1_LC_1_28_1/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                                926
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4118
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout     LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       4
I__29/I                         LocalMux                       0              3192    998  FALL       1
I__29/O                         LocalMux                     289              3481    998  FALL       1
I__33/I                         InMux                          0              3481    998  FALL       1
I__33/O                         InMux                        204              3684    998  FALL       1
r_counter_0_LC_1_28_0/in1       LogicCell40_SEQ_MODE_1010      0              3684   1431  FALL       1
r_counter_0_LC_1_28_0/carryout  LogicCell40_SEQ_MODE_1010    230              3914   1431  FALL       2
I__25/I                         InMux                          0              3914   1431  FALL       1
I__25/O                         InMux                        204              4118   1431  FALL       1
r_counter_1_LC_1_28_1/in3       LogicCell40_SEQ_MODE_1010      0              4118   1431  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_1_LC_1_28_1/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_6_LC_1_28_6/lcout
Path End         : r_over_run_LC_1_29_4/in0
Capture Clock    : r_over_run_LC_1_29_4/clk
Hold Constraint  : 0p
Path slack       : 1759p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               1254
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4446
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_6_LC_1_28_6/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_6_LC_1_28_6/lcout          LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       3
I__67/I                              LocalMux                       0              3192   1759  FALL       1
I__67/O                              LocalMux                     289              3481   1759  FALL       1
I__70/I                              InMux                          0              3481   1759  FALL       1
I__70/O                              InMux                        204              3684   1759  FALL       1
r_counter_RNIJEU3_6_LC_2_28_1/in3    LogicCell40_SEQ_MODE_0000      0              3684   1759  FALL       1
r_counter_RNIJEU3_6_LC_2_28_1/lcout  LogicCell40_SEQ_MODE_0000    269              3954   1759  FALL       1
I__65/I                              LocalMux                       0              3954   1759  FALL       1
I__65/O                              LocalMux                     289              4242   1759  FALL       1
I__66/I                              InMux                          0              4242   1759  FALL       1
I__66/O                              InMux                        204              4446   1759  FALL       1
r_over_run_LC_1_29_4/in0             LogicCell40_SEQ_MODE_1010      0              4446   1759  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__112/I                                            ClkMux                         0              2398  RISE       1
I__112/O                                            ClkMux                       289              2687  RISE       1
r_over_run_LC_1_29_4/clk                            LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : r_counter_6_LC_1_28_6/ce
Capture Clock    : r_counter_6_LC_1_28_6/clk
Hold Constraint  : 0p
Path slack       : 2074p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               1569
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4761
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout          LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       4
I__30/I                              LocalMux                       0              3192   2075  FALL       1
I__30/O                              LocalMux                     289              3481   2075  FALL       1
I__34/I                              InMux                          0              3481   2075  FALL       1
I__34/O                              InMux                        204              3684   2075  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/in3    LogicCell40_SEQ_MODE_0000      0              3684   2075  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/lcout  LogicCell40_SEQ_MODE_0000    269              3954   2075  FALL       7
I__27/I                              LocalMux                       0              3954   2075  FALL       1
I__27/O                              LocalMux                     289              4242   2075  FALL       1
I__28/I                              CEMux                          0              4242   2075  FALL       1
I__28/O                              CEMux                        519              4761   2075  FALL       1
r_counter_6_LC_1_28_6/ce             LogicCell40_SEQ_MODE_1010      0              4761   2075  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_6_LC_1_28_6/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : r_counter_5_LC_1_28_5/ce
Capture Clock    : r_counter_5_LC_1_28_5/clk
Hold Constraint  : 0p
Path slack       : 2074p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               1569
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4761
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout          LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       4
I__30/I                              LocalMux                       0              3192   2075  FALL       1
I__30/O                              LocalMux                     289              3481   2075  FALL       1
I__34/I                              InMux                          0              3481   2075  FALL       1
I__34/O                              InMux                        204              3684   2075  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/in3    LogicCell40_SEQ_MODE_0000      0              3684   2075  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/lcout  LogicCell40_SEQ_MODE_0000    269              3954   2075  FALL       7
I__27/I                              LocalMux                       0              3954   2075  FALL       1
I__27/O                              LocalMux                     289              4242   2075  FALL       1
I__28/I                              CEMux                          0              4242   2075  FALL       1
I__28/O                              CEMux                        519              4761   2075  FALL       1
r_counter_5_LC_1_28_5/ce             LogicCell40_SEQ_MODE_1010      0              4761   2075  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_5_LC_1_28_5/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : r_counter_4_LC_1_28_4/ce
Capture Clock    : r_counter_4_LC_1_28_4/clk
Hold Constraint  : 0p
Path slack       : 2074p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               1569
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4761
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout          LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       4
I__30/I                              LocalMux                       0              3192   2075  FALL       1
I__30/O                              LocalMux                     289              3481   2075  FALL       1
I__34/I                              InMux                          0              3481   2075  FALL       1
I__34/O                              InMux                        204              3684   2075  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/in3    LogicCell40_SEQ_MODE_0000      0              3684   2075  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/lcout  LogicCell40_SEQ_MODE_0000    269              3954   2075  FALL       7
I__27/I                              LocalMux                       0              3954   2075  FALL       1
I__27/O                              LocalMux                     289              4242   2075  FALL       1
I__28/I                              CEMux                          0              4242   2075  FALL       1
I__28/O                              CEMux                        519              4761   2075  FALL       1
r_counter_4_LC_1_28_4/ce             LogicCell40_SEQ_MODE_1010      0              4761   2075  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_4_LC_1_28_4/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : r_counter_3_LC_1_28_3/ce
Capture Clock    : r_counter_3_LC_1_28_3/clk
Hold Constraint  : 0p
Path slack       : 2074p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               1569
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4761
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout          LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       4
I__30/I                              LocalMux                       0              3192   2075  FALL       1
I__30/O                              LocalMux                     289              3481   2075  FALL       1
I__34/I                              InMux                          0              3481   2075  FALL       1
I__34/O                              InMux                        204              3684   2075  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/in3    LogicCell40_SEQ_MODE_0000      0              3684   2075  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/lcout  LogicCell40_SEQ_MODE_0000    269              3954   2075  FALL       7
I__27/I                              LocalMux                       0              3954   2075  FALL       1
I__27/O                              LocalMux                     289              4242   2075  FALL       1
I__28/I                              CEMux                          0              4242   2075  FALL       1
I__28/O                              CEMux                        519              4761   2075  FALL       1
r_counter_3_LC_1_28_3/ce             LogicCell40_SEQ_MODE_1010      0              4761   2075  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : r_counter_2_LC_1_28_2/ce
Capture Clock    : r_counter_2_LC_1_28_2/clk
Hold Constraint  : 0p
Path slack       : 2074p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               1569
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4761
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout          LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       4
I__30/I                              LocalMux                       0              3192   2075  FALL       1
I__30/O                              LocalMux                     289              3481   2075  FALL       1
I__34/I                              InMux                          0              3481   2075  FALL       1
I__34/O                              InMux                        204              3684   2075  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/in3    LogicCell40_SEQ_MODE_0000      0              3684   2075  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/lcout  LogicCell40_SEQ_MODE_0000    269              3954   2075  FALL       7
I__27/I                              LocalMux                       0              3954   2075  FALL       1
I__27/O                              LocalMux                     289              4242   2075  FALL       1
I__28/I                              CEMux                          0              4242   2075  FALL       1
I__28/O                              CEMux                        519              4761   2075  FALL       1
r_counter_2_LC_1_28_2/ce             LogicCell40_SEQ_MODE_1010      0              4761   2075  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_2_LC_1_28_2/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : r_counter_1_LC_1_28_1/ce
Capture Clock    : r_counter_1_LC_1_28_1/clk
Hold Constraint  : 0p
Path slack       : 2074p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               1569
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4761
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout          LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       4
I__30/I                              LocalMux                       0              3192   2075  FALL       1
I__30/O                              LocalMux                     289              3481   2075  FALL       1
I__34/I                              InMux                          0              3481   2075  FALL       1
I__34/O                              InMux                        204              3684   2075  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/in3    LogicCell40_SEQ_MODE_0000      0              3684   2075  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/lcout  LogicCell40_SEQ_MODE_0000    269              3954   2075  FALL       7
I__27/I                              LocalMux                       0              3954   2075  FALL       1
I__27/O                              LocalMux                     289              4242   2075  FALL       1
I__28/I                              CEMux                          0              4242   2075  FALL       1
I__28/O                              CEMux                        519              4761   2075  FALL       1
r_counter_1_LC_1_28_1/ce             LogicCell40_SEQ_MODE_1010      0              4761   2075  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_1_LC_1_28_1/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : r_counter_0_LC_1_28_0/ce
Capture Clock    : r_counter_0_LC_1_28_0/clk
Hold Constraint  : 0p
Path slack       : 2074p

Capture Clock Arrival Time (counter|i_CLK:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2687
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   2687

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               1569
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   4761
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout          LogicCell40_SEQ_MODE_1010    506              3192    998  FALL       4
I__30/I                              LocalMux                       0              3192   2075  FALL       1
I__30/O                              LocalMux                     289              3481   2075  FALL       1
I__34/I                              InMux                          0              3481   2075  FALL       1
I__34/O                              InMux                        204              3684   2075  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/in3    LogicCell40_SEQ_MODE_0000      0              3684   2075  FALL       1
r_counter_RNI44T6_0_LC_2_28_2/lcout  LogicCell40_SEQ_MODE_0000    269              3954   2075  FALL       7
I__27/I                              LocalMux                       0              3954   2075  FALL       1
I__27/O                              LocalMux                     289              4242   2075  FALL       1
I__28/I                              CEMux                          0              4242   2075  FALL       1
I__28/O                              CEMux                        519              4761   2075  FALL       1
r_counter_0_LC_1_28_0/ce             LogicCell40_SEQ_MODE_1010      0              4761   2075  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_RST
Path End         : r_over_run_LC_1_29_4/sr
Capture Clock    : r_over_run_LC_1_29_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (counter|i_CLK:R#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2687
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1567
---------------------------------------   ---- 
End-of-path arrival time (ps)             1567
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_RST                           counter                        0                 0   +INF  RISE       1
i_RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_RST_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       433               943   +INF  FALL       1
I__103/I                        LocalMux                       0               943   +INF  FALL       1
I__103/O                        LocalMux                     289              1232   +INF  FALL       1
I__105/I                        SRMux                          0              1232   +INF  FALL       1
I__105/O                        SRMux                        335              1567   +INF  FALL       1
r_over_run_LC_1_29_4/sr         LogicCell40_SEQ_MODE_1010      0              1567   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__112/I                                            ClkMux                         0              2398  RISE       1
I__112/O                                            ClkMux                       289              2687  RISE       1
r_over_run_LC_1_29_4/clk                            LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_RST
Path End         : r_counter_6_LC_1_28_6/sr
Capture Clock    : r_counter_6_LC_1_28_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (counter|i_CLK:R#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2687
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2213
---------------------------------------   ---- 
End-of-path arrival time (ps)             2213
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_RST                           counter                        0                 0   +INF  FALL       1
i_RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_RST_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       433               893   +INF  FALL       1
I__104/I                        Odrv4                          0               893   +INF  FALL       1
I__104/O                        Odrv4                        348              1241   +INF  FALL       1
I__106/I                        Span4Mux_v                     0              1241   +INF  FALL       1
I__106/O                        Span4Mux_v                   348              1589   +INF  FALL       1
I__107/I                        LocalMux                       0              1589   +INF  FALL       1
I__107/O                        LocalMux                     289              1878   +INF  FALL       1
I__108/I                        SRMux                          0              1878   +INF  FALL       1
I__108/O                        SRMux                        335              2213   +INF  FALL       1
r_counter_6_LC_1_28_6/sr        LogicCell40_SEQ_MODE_1010      0              2213   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_6_LC_1_28_6/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_over_run_LC_1_29_4/lcout
Path End         : i_OVER_RUN
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               5593
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8785
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__112/I                                            ClkMux                         0              2398  RISE       1
I__112/O                                            ClkMux                       289              2687  RISE       1
r_over_run_LC_1_29_4/clk                            LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_over_run_LC_1_29_4/lcout            LogicCell40_SEQ_MODE_1010    506              3192   +INF  RISE       1
I__113/I                              Odrv12                         0              3192   +INF  RISE       1
I__113/O                              Odrv12                       460              3652   +INF  RISE       1
I__114/I                              LocalMux                       0              3652   +INF  RISE       1
I__114/O                              LocalMux                     309              3960   +INF  RISE       1
I__115/I                              IoInMux                        0              3960   +INF  RISE       1
I__115/O                              IoInMux                      243              4203   +INF  RISE       1
i_OVER_RUN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4203   +INF  RISE       1
i_OVER_RUN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6297   +INF  FALL       1
i_OVER_RUN_obuf_iopad/DIN             IO_PAD                         0              6297   +INF  FALL       1
i_OVER_RUN_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488              8785   +INF  FALL       1
i_OVER_RUN                            counter                        0              8785   +INF  FALL       1


++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_6_LC_1_28_6/lcout
Path End         : i_COUNTER[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               5764
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   8956
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_6_LC_1_28_6/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_6_LC_1_28_6/lcout            LogicCell40_SEQ_MODE_1010    506              3192   +INF  RISE       3
I__69/I                                Odrv12                         0              3192   +INF  RISE       1
I__69/O                                Odrv12                       460              3652   +INF  RISE       1
I__72/I                                Span12Mux_s4_v                 0              3652   +INF  RISE       1
I__72/O                                Span12Mux_s4_v               171              3822   +INF  RISE       1
I__73/I                                LocalMux                       0              3822   +INF  RISE       1
I__73/O                                LocalMux                     309              4131   +INF  RISE       1
I__74/I                                IoInMux                        0              4131   +INF  RISE       1
I__74/O                                IoInMux                      243              4374   +INF  RISE       1
i_COUNTER_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4374   +INF  RISE       1
i_COUNTER_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6468   +INF  FALL       1
i_COUNTER_obuf_6_iopad/DIN             IO_PAD                         0              6468   +INF  FALL       1
i_COUNTER_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2488              8956   +INF  FALL       1
i_COUNTER[6]                           counter                        0              8956   +INF  FALL       1


++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_RST
Path End         : r_counter_5_LC_1_28_5/sr
Capture Clock    : r_counter_5_LC_1_28_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (counter|i_CLK:R#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2687
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2213
---------------------------------------   ---- 
End-of-path arrival time (ps)             2213
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_RST                           counter                        0                 0   +INF  FALL       1
i_RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_RST_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       433               893   +INF  FALL       1
I__104/I                        Odrv4                          0               893   +INF  FALL       1
I__104/O                        Odrv4                        348              1241   +INF  FALL       1
I__106/I                        Span4Mux_v                     0              1241   +INF  FALL       1
I__106/O                        Span4Mux_v                   348              1589   +INF  FALL       1
I__107/I                        LocalMux                       0              1589   +INF  FALL       1
I__107/O                        LocalMux                     289              1878   +INF  FALL       1
I__108/I                        SRMux                          0              1878   +INF  FALL       1
I__108/O                        SRMux                        335              2213   +INF  FALL       1
r_counter_5_LC_1_28_5/sr        LogicCell40_SEQ_MODE_1010      0              2213   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_5_LC_1_28_5/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_5_LC_1_28_5/lcout
Path End         : i_COUNTER[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               5981
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   9173
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_5_LC_1_28_5/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_5_LC_1_28_5/lcout            LogicCell40_SEQ_MODE_1010    506              3192   +INF  RISE       4
I__56/I                                Odrv4                          0              3192   +INF  RISE       1
I__56/O                                Odrv4                        328              3520   +INF  RISE       1
I__60/I                                Span4Mux_v                     0              3520   +INF  RISE       1
I__60/O                                Span4Mux_v                   328              3849   +INF  RISE       1
I__62/I                                Span4Mux_s0_v                  0              3849   +INF  RISE       1
I__62/O                                Span4Mux_s0_v                190              4039   +INF  RISE       1
I__63/I                                LocalMux                       0              4039   +INF  RISE       1
I__63/O                                LocalMux                     309              4348   +INF  RISE       1
I__64/I                                IoInMux                        0              4348   +INF  RISE       1
I__64/O                                IoInMux                      243              4590   +INF  RISE       1
i_COUNTER_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4590   +INF  RISE       1
i_COUNTER_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6685   +INF  FALL       1
i_COUNTER_obuf_5_iopad/DIN             IO_PAD                         0              6685   +INF  FALL       1
i_COUNTER_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2488              9173   +INF  FALL       1
i_COUNTER[5]                           counter                        0              9173   +INF  FALL       1


++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_RST
Path End         : r_counter_4_LC_1_28_4/sr
Capture Clock    : r_counter_4_LC_1_28_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (counter|i_CLK:R#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2687
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2213
---------------------------------------   ---- 
End-of-path arrival time (ps)             2213
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_RST                           counter                        0                 0   +INF  FALL       1
i_RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_RST_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       433               893   +INF  FALL       1
I__104/I                        Odrv4                          0               893   +INF  FALL       1
I__104/O                        Odrv4                        348              1241   +INF  FALL       1
I__106/I                        Span4Mux_v                     0              1241   +INF  FALL       1
I__106/O                        Span4Mux_v                   348              1589   +INF  FALL       1
I__107/I                        LocalMux                       0              1589   +INF  FALL       1
I__107/O                        LocalMux                     289              1878   +INF  FALL       1
I__108/I                        SRMux                          0              1878   +INF  FALL       1
I__108/O                        SRMux                        335              2213   +INF  FALL       1
r_counter_4_LC_1_28_4/sr        LogicCell40_SEQ_MODE_1010      0              2213   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_4_LC_1_28_4/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_4_LC_1_28_4/lcout
Path End         : i_COUNTER[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               5922
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   9114
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_4_LC_1_28_4/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_4_LC_1_28_4/lcout            LogicCell40_SEQ_MODE_1010    506              3192   +INF  RISE       3
I__77/I                                Odrv4                          0              3192   +INF  RISE       1
I__77/O                                Odrv4                        328              3520   +INF  RISE       1
I__80/I                                Span4Mux_s1_v                  0              3520   +INF  RISE       1
I__80/O                                Span4Mux_s1_v                190              3711   +INF  RISE       1
I__82/I                                IoSpan4Mux                     0              3711   +INF  RISE       1
I__82/O                                IoSpan4Mux                   269              3980   +INF  RISE       1
I__83/I                                LocalMux                       0              3980   +INF  RISE       1
I__83/O                                LocalMux                     309              4288   +INF  RISE       1
I__84/I                                IoInMux                        0              4288   +INF  RISE       1
I__84/O                                IoInMux                      243              4531   +INF  RISE       1
i_COUNTER_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4531   +INF  RISE       1
i_COUNTER_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6626   +INF  FALL       1
i_COUNTER_obuf_4_iopad/DIN             IO_PAD                         0              6626   +INF  FALL       1
i_COUNTER_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2488              9114   +INF  FALL       1
i_COUNTER[4]                           counter                        0              9114   +INF  FALL       1


++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_RST
Path End         : r_counter_3_LC_1_28_3/sr
Capture Clock    : r_counter_3_LC_1_28_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (counter|i_CLK:R#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2687
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2213
---------------------------------------   ---- 
End-of-path arrival time (ps)             2213
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_RST                           counter                        0                 0   +INF  FALL       1
i_RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_RST_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       433               893   +INF  FALL       1
I__104/I                        Odrv4                          0               893   +INF  FALL       1
I__104/O                        Odrv4                        348              1241   +INF  FALL       1
I__106/I                        Span4Mux_v                     0              1241   +INF  FALL       1
I__106/O                        Span4Mux_v                   348              1589   +INF  FALL       1
I__107/I                        LocalMux                       0              1589   +INF  FALL       1
I__107/O                        LocalMux                     289              1878   +INF  FALL       1
I__108/I                        SRMux                          0              1878   +INF  FALL       1
I__108/O                        SRMux                        335              2213   +INF  FALL       1
r_counter_3_LC_1_28_3/sr        LogicCell40_SEQ_MODE_1010      0              2213   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_3_LC_1_28_3/lcout
Path End         : i_COUNTER[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               5981
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   9173
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_3_LC_1_28_3/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_3_LC_1_28_3/lcout            LogicCell40_SEQ_MODE_1010    506              3192   +INF  RISE       3
I__96/I                                Odrv4                          0              3192   +INF  RISE       1
I__96/O                                Odrv4                        328              3520   +INF  RISE       1
I__99/I                                Span4Mux_v                     0              3520   +INF  RISE       1
I__99/O                                Span4Mux_v                   328              3849   +INF  RISE       1
I__100/I                               Span4Mux_s0_v                  0              3849   +INF  RISE       1
I__100/O                               Span4Mux_s0_v                190              4039   +INF  RISE       1
I__101/I                               LocalMux                       0              4039   +INF  RISE       1
I__101/O                               LocalMux                     309              4348   +INF  RISE       1
I__102/I                               IoInMux                        0              4348   +INF  RISE       1
I__102/O                               IoInMux                      243              4590   +INF  RISE       1
i_COUNTER_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4590   +INF  RISE       1
i_COUNTER_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6685   +INF  FALL       1
i_COUNTER_obuf_3_iopad/DIN             IO_PAD                         0              6685   +INF  FALL       1
i_COUNTER_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2488              9173   +INF  FALL       1
i_COUNTER[3]                           counter                        0              9173   +INF  FALL       1


++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_RST
Path End         : r_counter_2_LC_1_28_2/sr
Capture Clock    : r_counter_2_LC_1_28_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (counter|i_CLK:R#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2687
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2213
---------------------------------------   ---- 
End-of-path arrival time (ps)             2213
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_RST                           counter                        0                 0   +INF  FALL       1
i_RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_RST_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       433               893   +INF  FALL       1
I__104/I                        Odrv4                          0               893   +INF  FALL       1
I__104/O                        Odrv4                        348              1241   +INF  FALL       1
I__106/I                        Span4Mux_v                     0              1241   +INF  FALL       1
I__106/O                        Span4Mux_v                   348              1589   +INF  FALL       1
I__107/I                        LocalMux                       0              1589   +INF  FALL       1
I__107/O                        LocalMux                     289              1878   +INF  FALL       1
I__108/I                        SRMux                          0              1878   +INF  FALL       1
I__108/O                        SRMux                        335              2213   +INF  FALL       1
r_counter_2_LC_1_28_2/sr        LogicCell40_SEQ_MODE_1010      0              2213   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_2_LC_1_28_2/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_2_LC_1_28_2/lcout
Path End         : i_COUNTER[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               5935
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   9127
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_2_LC_1_28_2/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_2_LC_1_28_2/lcout            LogicCell40_SEQ_MODE_1010    506              3192   +INF  RISE       3
I__87/I                                Odrv4                          0              3192   +INF  RISE       1
I__87/O                                Odrv4                        328              3520   +INF  RISE       1
I__90/I                                Span4Mux_h                     0              3520   +INF  RISE       1
I__90/O                                Span4Mux_h                   282              3803   +INF  RISE       1
I__91/I                                Span4Mux_s1_v                  0              3803   +INF  RISE       1
I__91/O                                Span4Mux_s1_v                190              3993   +INF  RISE       1
I__92/I                                LocalMux                       0              3993   +INF  RISE       1
I__92/O                                LocalMux                     309              4302   +INF  RISE       1
I__93/I                                IoInMux                        0              4302   +INF  RISE       1
I__93/O                                IoInMux                      243              4544   +INF  RISE       1
i_COUNTER_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4544   +INF  RISE       1
i_COUNTER_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6639   +INF  FALL       1
i_COUNTER_obuf_2_iopad/DIN             IO_PAD                         0              6639   +INF  FALL       1
i_COUNTER_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2488              9127   +INF  FALL       1
i_COUNTER[2]                           counter                        0              9127   +INF  FALL       1


++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_RST
Path End         : r_counter_1_LC_1_28_1/sr
Capture Clock    : r_counter_1_LC_1_28_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (counter|i_CLK:R#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2687
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2213
---------------------------------------   ---- 
End-of-path arrival time (ps)             2213
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_RST                           counter                        0                 0   +INF  FALL       1
i_RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_RST_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       433               893   +INF  FALL       1
I__104/I                        Odrv4                          0               893   +INF  FALL       1
I__104/O                        Odrv4                        348              1241   +INF  FALL       1
I__106/I                        Span4Mux_v                     0              1241   +INF  FALL       1
I__106/O                        Span4Mux_v                   348              1589   +INF  FALL       1
I__107/I                        LocalMux                       0              1589   +INF  FALL       1
I__107/O                        LocalMux                     289              1878   +INF  FALL       1
I__108/I                        SRMux                          0              1878   +INF  FALL       1
I__108/O                        SRMux                        335              2213   +INF  FALL       1
r_counter_1_LC_1_28_1/sr        LogicCell40_SEQ_MODE_1010      0              2213   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_1_LC_1_28_1/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_1_LC_1_28_1/lcout
Path End         : i_COUNTER[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               5981
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   9173
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_1_LC_1_28_1/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_1_LC_1_28_1/lcout            LogicCell40_SEQ_MODE_1010    506              3192   +INF  RISE       4
I__45/I                                Odrv4                          0              3192   +INF  RISE       1
I__45/O                                Odrv4                        328              3520   +INF  RISE       1
I__49/I                                Span4Mux_h                     0              3520   +INF  RISE       1
I__49/O                                Span4Mux_h                   282              3803   +INF  RISE       1
I__50/I                                Span4Mux_s2_v                  0              3803   +INF  RISE       1
I__50/O                                Span4Mux_s2_v                236              4039   +INF  RISE       1
I__51/I                                LocalMux                       0              4039   +INF  RISE       1
I__51/O                                LocalMux                     309              4348   +INF  RISE       1
I__52/I                                IoInMux                        0              4348   +INF  RISE       1
I__52/O                                IoInMux                      243              4590   +INF  RISE       1
i_COUNTER_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4590   +INF  RISE       1
i_COUNTER_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6685   +INF  FALL       1
i_COUNTER_obuf_1_iopad/DIN             IO_PAD                         0              6685   +INF  FALL       1
i_COUNTER_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2488              9173   +INF  FALL       1
i_COUNTER[1]                           counter                        0              9173   +INF  FALL       1


++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_RST
Path End         : r_counter_0_LC_1_28_0/sr
Capture Clock    : r_counter_0_LC_1_28_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (counter|i_CLK:R#1)    -INF
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2687
- Setup Time                                         0
----------------------------------------------   ----- 
End-of-path required time (ps)                    -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2213
---------------------------------------   ---- 
End-of-path arrival time (ps)             2213
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_RST                           counter                        0                 0   +INF  FALL       1
i_RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_RST_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       433               893   +INF  FALL       1
I__104/I                        Odrv4                          0               893   +INF  FALL       1
I__104/O                        Odrv4                        348              1241   +INF  FALL       1
I__106/I                        Span4Mux_v                     0              1241   +INF  FALL       1
I__106/O                        Span4Mux_v                   348              1589   +INF  FALL       1
I__107/I                        LocalMux                       0              1589   +INF  FALL       1
I__107/O                        LocalMux                     289              1878   +INF  FALL       1
I__108/I                        SRMux                          0              1878   +INF  FALL       1
I__108/O                        SRMux                        335              2213   +INF  FALL       1
r_counter_0_LC_1_28_0/sr        LogicCell40_SEQ_MODE_1010      0              2213   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_counter_0_LC_1_28_0/lcout
Path End         : i_COUNTER[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|i_CLK:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2687
+ Clock To Q                                     506
+ Data Path Delay                               6263
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   9455
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_CLK                                               counter                        0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__109/I                                            gio2CtrlBuf                    0              2253  RISE       1
I__109/O                                            gio2CtrlBuf                    0              2253  RISE       1
I__110/I                                            GlobalMux                      0              2253  RISE       1
I__110/O                                            GlobalMux                    144              2398  RISE       1
I__111/I                                            ClkMux                         0              2398  RISE       1
I__111/O                                            ClkMux                       289              2687  RISE       1
r_counter_0_LC_1_28_0/clk                           LogicCell40_SEQ_MODE_1010      0              2687  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_counter_0_LC_1_28_0/lcout            LogicCell40_SEQ_MODE_1010    506              3192   +INF  RISE       4
I__32/I                                Odrv4                          0              3192   +INF  RISE       1
I__32/O                                Odrv4                        328              3520   +INF  RISE       1
I__36/I                                Span4Mux_v                     0              3520   +INF  RISE       1
I__36/O                                Span4Mux_v                   328              3849   +INF  RISE       1
I__37/I                                Span4Mux_h                     0              3849   +INF  RISE       1
I__37/O                                Span4Mux_h                   282              4131   +INF  RISE       1
I__38/I                                Span4Mux_s0_v                  0              4131   +INF  RISE       1
I__38/O                                Span4Mux_s0_v                190              4321   +INF  RISE       1
I__39/I                                LocalMux                       0              4321   +INF  RISE       1
I__39/O                                LocalMux                     309              4630   +INF  RISE       1
I__40/I                                IoInMux                        0              4630   +INF  RISE       1
I__40/O                                IoInMux                      243              4873   +INF  RISE       1
i_COUNTER_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4873   +INF  RISE       1
i_COUNTER_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6967   +INF  FALL       1
i_COUNTER_obuf_0_iopad/DIN             IO_PAD                         0              6967   +INF  FALL       1
i_COUNTER_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2488              9455   +INF  FALL       1
i_COUNTER[0]                           counter                        0              9455   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

