Record=TopLevelDocument|FileName=Intro.SchDoc
Record=SheetSymbol|SourceDocument=Intro.SchDoc|Designator=AD9364_Interface|SchDesignator=AD9364_Interface|FileName=AD9364_Interface.SchDoc|SymbolType=Normal|RawFileName=AD9364_Interface.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Intro.SchDoc|Designator=AD9364_RF|SchDesignator=AD9364_RF|FileName=AD9364_RF.SchDoc|SymbolType=Normal|RawFileName=AD9364_RF.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Intro.SchDoc|Designator=DDR3_Memory|SchDesignator=DDR3_Memory|FileName=Memory.SchDoc|SymbolType=Normal|RawFileName=Memory.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Intro.SchDoc|Designator=FPGA|SchDesignator=FPGA|FileName=FPGA.SchDoc|SymbolType=Normal|RawFileName=FPGA.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Intro.SchDoc|Designator=GPIO|SchDesignator=GPIO|FileName=GPIO.SchDoc|SymbolType=Normal|RawFileName=GPIO.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Intro.SchDoc|Designator=Power|SchDesignator=Power|FileName=Power.SchDoc|SymbolType=Normal|RawFileName=Power.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Intro.SchDoc|Designator=USB_3.0|SchDesignator=USB_3.0|FileName=USB3.0.SchDoc|SymbolType=Normal|RawFileName=USB3.0.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
