

================================================================
== Vitis HLS Report for 'mlp_dance3_Pipeline_layer1'
================================================================
* Date:           Tue Oct 12 03:34:47 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MLP_FINAL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.808 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54|  0.540 us|  0.540 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- layer1  |       52|       52|        51|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 51


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 1
  Pipeline-0 : II = 1, D = 51, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.21>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 54 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buffer_1_1 = alloca i32 1"   --->   Operation 55 'alloca' 'buffer_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%buffer_1_1_1 = alloca i32 1"   --->   Operation 56 'alloca' 'buffer_1_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buffer_1_1_2 = alloca i32 1"   --->   Operation 57 'alloca' 'buffer_1_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%buffer_0_7_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_7_1_reload"   --->   Operation 58 'read' 'buffer_0_7_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buffer_0_6_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_6_1_reload"   --->   Operation 59 'read' 'buffer_0_6_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buffer_0_5_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_5_1_reload"   --->   Operation 60 'read' 'buffer_0_5_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buffer_0_4_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_4_1_reload"   --->   Operation 61 'read' 'buffer_0_4_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buffer_0_3_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_3_1_reload"   --->   Operation 62 'read' 'buffer_0_3_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buffer_0_2_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_2_1_reload"   --->   Operation 63 'read' 'buffer_0_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buffer_0_1_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_1_1_reload"   --->   Operation 64 'read' 'buffer_0_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%buffer_0_0_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_0_1_reload"   --->   Operation 65 'read' 'buffer_0_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%weights_1_7_2_024_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_7_2_024"   --->   Operation 66 'read' 'weights_1_7_2_024_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%weights_1_7_1_023_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_7_1_023"   --->   Operation 67 'read' 'weights_1_7_1_023_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%weights_1_7_0_022_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_7_0_022"   --->   Operation 68 'read' 'weights_1_7_0_022_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%weights_1_6_2_021_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_6_2_021"   --->   Operation 69 'read' 'weights_1_6_2_021_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%weights_1_6_1_020_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_6_1_020"   --->   Operation 70 'read' 'weights_1_6_1_020_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%weights_1_6_0_019_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_6_0_019"   --->   Operation 71 'read' 'weights_1_6_0_019_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%weights_1_5_2_018_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_5_2_018"   --->   Operation 72 'read' 'weights_1_5_2_018_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%weights_1_5_1_017_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_5_1_017"   --->   Operation 73 'read' 'weights_1_5_1_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%weights_1_5_0_016_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_5_0_016"   --->   Operation 74 'read' 'weights_1_5_0_016_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%weights_1_4_2_015_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_4_2_015"   --->   Operation 75 'read' 'weights_1_4_2_015_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%weights_1_4_1_014_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_4_1_014"   --->   Operation 76 'read' 'weights_1_4_1_014_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%weights_1_4_0_013_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_4_0_013"   --->   Operation 77 'read' 'weights_1_4_0_013_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%weights_1_3_2_012_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_3_2_012"   --->   Operation 78 'read' 'weights_1_3_2_012_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%weights_1_3_1_011_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_3_1_011"   --->   Operation 79 'read' 'weights_1_3_1_011_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%weights_1_3_0_010_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_3_0_010"   --->   Operation 80 'read' 'weights_1_3_0_010_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%weights_1_2_2_09_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_2_2_09"   --->   Operation 81 'read' 'weights_1_2_2_09_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%weights_1_2_1_08_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_2_1_08"   --->   Operation 82 'read' 'weights_1_2_1_08_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%weights_1_2_0_07_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_2_0_07"   --->   Operation 83 'read' 'weights_1_2_0_07_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%weights_1_1_2_06_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_1_2_06"   --->   Operation 84 'read' 'weights_1_1_2_06_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%weights_1_1_1_05_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_1_1_05"   --->   Operation 85 'read' 'weights_1_1_1_05_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%weights_1_1_0_04_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_1_0_04"   --->   Operation 86 'read' 'weights_1_1_0_04_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%weights_1_0_2_03_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_0_2_03"   --->   Operation 87 'read' 'weights_1_0_2_03_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%weights_1_0_1_02_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_0_1_02"   --->   Operation 88 'read' 'weights_1_0_1_02_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%weights_1_0_0_01_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_0_0_01"   --->   Operation 89 'read' 'weights_1_0_0_01_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%buffer_1_0_025_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_1_0_025"   --->   Operation 90 'read' 'buffer_1_0_025_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%buffer_1_1_026_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_1_1_026"   --->   Operation 91 'read' 'buffer_1_1_026_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%buffer_1_2_027_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_1_2_027"   --->   Operation 92 'read' 'buffer_1_2_027_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.79ns)   --->   "%bias_1 = alloca i64 1" [main.cpp:18]   --->   Operation 93 'alloca' 'bias_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 94 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %buffer_1_2_027_read, i32 %buffer_1_1_2"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 95 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %buffer_1_1_026_read, i32 %buffer_1_1_1"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 96 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %buffer_1_0_025_read, i32 %buffer_1_1"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 97 [1/1] (0.48ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 98 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%i_4 = load i2 %i" [main.cpp:155]   --->   Operation 99 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.51ns)   --->   "%icmp_ln155 = icmp_eq  i2 %i_4, i2 3" [main.cpp:155]   --->   Operation 100 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 101 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.62ns)   --->   "%add_ln155 = add i2 %i_4, i2 1" [main.cpp:155]   --->   Operation 102 'add' 'add_ln155' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %.split7, void %.preheader.preheader.exitStub" [main.cpp:155]   --->   Operation 103 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.54ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_0_0_01_read, i32 %weights_1_0_1_02_read, i32 %weights_1_0_2_03_read, i2 %i_4" [./math_functions.h:19]   --->   Operation 104 'mux' 'tmp_4' <Predicate = (!icmp_ln155)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [4/4] (4.67ns)   --->   "%mul_i = fmul i32 %buffer_0_0_1_reload_read, i32 %tmp_4" [./math_functions.h:24]   --->   Operation 105 'fmul' 'mul_i' <Predicate = (!icmp_ln155)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.69ns)   --->   "%switch_ln158 = switch i2 %i_4, void %branch18, i2 0, void %.split7..split7318_crit_edge, i2 1, void %.split7..split7318_crit_edge36" [main.cpp:158]   --->   Operation 106 'switch' 'switch_ln158' <Predicate = (!icmp_ln155)> <Delay = 0.69>
ST_1 : Operation 107 [1/1] (0.48ns)   --->   "%store_ln155 = store i2 %add_ln155, i2 %i" [main.cpp:155]   --->   Operation 107 'store' 'store_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.48>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 108 'br' 'br_ln0' <Predicate = (!icmp_ln155)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.67>
ST_2 : Operation 109 [3/4] (4.67ns)   --->   "%mul_i = fmul i32 %buffer_0_0_1_reload_read, i32 %tmp_4" [./math_functions.h:24]   --->   Operation 109 'fmul' 'mul_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.67>
ST_3 : Operation 110 [2/4] (4.67ns)   --->   "%mul_i = fmul i32 %buffer_0_0_1_reload_read, i32 %tmp_4" [./math_functions.h:24]   --->   Operation 110 'fmul' 'mul_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.67>
ST_4 : Operation 111 [1/4] (4.67ns)   --->   "%mul_i = fmul i32 %buffer_0_0_1_reload_read, i32 %tmp_4" [./math_functions.h:24]   --->   Operation 111 'fmul' 'mul_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.01>
ST_5 : Operation 112 [5/5] (6.01ns)   --->   "%product = fadd i32 %mul_i, i32 0" [./math_functions.h:24]   --->   Operation 112 'fadd' 'product' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.01>
ST_6 : Operation 113 [1/1] (0.54ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_1_0_04_read, i32 %weights_1_1_1_05_read, i32 %weights_1_1_2_06_read, i2 %i_4" [./math_functions.h:19]   --->   Operation 113 'mux' 'tmp_5' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [4/5] (6.01ns)   --->   "%product = fadd i32 %mul_i, i32 0" [./math_functions.h:24]   --->   Operation 114 'fadd' 'product' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [4/4] (4.67ns)   --->   "%mul_1_i = fmul i32 %buffer_0_1_1_reload_read, i32 %tmp_5" [./math_functions.h:24]   --->   Operation 115 'fmul' 'mul_1_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.01>
ST_7 : Operation 116 [3/5] (6.01ns)   --->   "%product = fadd i32 %mul_i, i32 0" [./math_functions.h:24]   --->   Operation 116 'fadd' 'product' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [3/4] (4.67ns)   --->   "%mul_1_i = fmul i32 %buffer_0_1_1_reload_read, i32 %tmp_5" [./math_functions.h:24]   --->   Operation 117 'fmul' 'mul_1_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.01>
ST_8 : Operation 118 [2/5] (6.01ns)   --->   "%product = fadd i32 %mul_i, i32 0" [./math_functions.h:24]   --->   Operation 118 'fadd' 'product' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [2/4] (4.67ns)   --->   "%mul_1_i = fmul i32 %buffer_0_1_1_reload_read, i32 %tmp_5" [./math_functions.h:24]   --->   Operation 119 'fmul' 'mul_1_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 120 [1/5] (6.01ns)   --->   "%product = fadd i32 %mul_i, i32 0" [./math_functions.h:24]   --->   Operation 120 'fadd' 'product' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/4] (4.67ns)   --->   "%mul_1_i = fmul i32 %buffer_0_1_1_reload_read, i32 %tmp_5" [./math_functions.h:24]   --->   Operation 121 'fmul' 'mul_1_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.01>
ST_10 : Operation 122 [5/5] (6.01ns)   --->   "%product_1 = fadd i32 %product, i32 %mul_1_i" [./math_functions.h:24]   --->   Operation 122 'fadd' 'product_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.01>
ST_11 : Operation 123 [1/1] (0.54ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_2_0_07_read, i32 %weights_1_2_1_08_read, i32 %weights_1_2_2_09_read, i2 %i_4" [./math_functions.h:19]   --->   Operation 123 'mux' 'tmp_6' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [4/5] (6.01ns)   --->   "%product_1 = fadd i32 %product, i32 %mul_1_i" [./math_functions.h:24]   --->   Operation 124 'fadd' 'product_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [4/4] (4.67ns)   --->   "%mul_2_i = fmul i32 %buffer_0_2_1_reload_read, i32 %tmp_6" [./math_functions.h:24]   --->   Operation 125 'fmul' 'mul_2_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.01>
ST_12 : Operation 126 [3/5] (6.01ns)   --->   "%product_1 = fadd i32 %product, i32 %mul_1_i" [./math_functions.h:24]   --->   Operation 126 'fadd' 'product_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [3/4] (4.67ns)   --->   "%mul_2_i = fmul i32 %buffer_0_2_1_reload_read, i32 %tmp_6" [./math_functions.h:24]   --->   Operation 127 'fmul' 'mul_2_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.01>
ST_13 : Operation 128 [2/5] (6.01ns)   --->   "%product_1 = fadd i32 %product, i32 %mul_1_i" [./math_functions.h:24]   --->   Operation 128 'fadd' 'product_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [2/4] (4.67ns)   --->   "%mul_2_i = fmul i32 %buffer_0_2_1_reload_read, i32 %tmp_6" [./math_functions.h:24]   --->   Operation 129 'fmul' 'mul_2_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.01>
ST_14 : Operation 130 [1/5] (6.01ns)   --->   "%product_1 = fadd i32 %product, i32 %mul_1_i" [./math_functions.h:24]   --->   Operation 130 'fadd' 'product_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/4] (4.67ns)   --->   "%mul_2_i = fmul i32 %buffer_0_2_1_reload_read, i32 %tmp_6" [./math_functions.h:24]   --->   Operation 131 'fmul' 'mul_2_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.01>
ST_15 : Operation 132 [5/5] (6.01ns)   --->   "%product_2 = fadd i32 %product_1, i32 %mul_2_i" [./math_functions.h:24]   --->   Operation 132 'fadd' 'product_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.01>
ST_16 : Operation 133 [1/1] (0.54ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_3_0_010_read, i32 %weights_1_3_1_011_read, i32 %weights_1_3_2_012_read, i2 %i_4" [./math_functions.h:19]   --->   Operation 133 'mux' 'tmp_7' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [4/5] (6.01ns)   --->   "%product_2 = fadd i32 %product_1, i32 %mul_2_i" [./math_functions.h:24]   --->   Operation 134 'fadd' 'product_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [4/4] (4.67ns)   --->   "%mul_3_i = fmul i32 %buffer_0_3_1_reload_read, i32 %tmp_7" [./math_functions.h:24]   --->   Operation 135 'fmul' 'mul_3_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.01>
ST_17 : Operation 136 [3/5] (6.01ns)   --->   "%product_2 = fadd i32 %product_1, i32 %mul_2_i" [./math_functions.h:24]   --->   Operation 136 'fadd' 'product_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [3/4] (4.67ns)   --->   "%mul_3_i = fmul i32 %buffer_0_3_1_reload_read, i32 %tmp_7" [./math_functions.h:24]   --->   Operation 137 'fmul' 'mul_3_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.01>
ST_18 : Operation 138 [2/5] (6.01ns)   --->   "%product_2 = fadd i32 %product_1, i32 %mul_2_i" [./math_functions.h:24]   --->   Operation 138 'fadd' 'product_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 139 [2/4] (4.67ns)   --->   "%mul_3_i = fmul i32 %buffer_0_3_1_reload_read, i32 %tmp_7" [./math_functions.h:24]   --->   Operation 139 'fmul' 'mul_3_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.01>
ST_19 : Operation 140 [1/5] (6.01ns)   --->   "%product_2 = fadd i32 %product_1, i32 %mul_2_i" [./math_functions.h:24]   --->   Operation 140 'fadd' 'product_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 141 [1/4] (4.67ns)   --->   "%mul_3_i = fmul i32 %buffer_0_3_1_reload_read, i32 %tmp_7" [./math_functions.h:24]   --->   Operation 141 'fmul' 'mul_3_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.01>
ST_20 : Operation 142 [5/5] (6.01ns)   --->   "%product_3 = fadd i32 %product_2, i32 %mul_3_i" [./math_functions.h:24]   --->   Operation 142 'fadd' 'product_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.01>
ST_21 : Operation 143 [1/1] (0.54ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_4_0_013_read, i32 %weights_1_4_1_014_read, i32 %weights_1_4_2_015_read, i2 %i_4" [./math_functions.h:19]   --->   Operation 143 'mux' 'tmp_8' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 144 [4/5] (6.01ns)   --->   "%product_3 = fadd i32 %product_2, i32 %mul_3_i" [./math_functions.h:24]   --->   Operation 144 'fadd' 'product_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 145 [4/4] (4.67ns)   --->   "%mul_4_i = fmul i32 %buffer_0_4_1_reload_read, i32 %tmp_8" [./math_functions.h:24]   --->   Operation 145 'fmul' 'mul_4_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.01>
ST_22 : Operation 146 [3/5] (6.01ns)   --->   "%product_3 = fadd i32 %product_2, i32 %mul_3_i" [./math_functions.h:24]   --->   Operation 146 'fadd' 'product_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 147 [3/4] (4.67ns)   --->   "%mul_4_i = fmul i32 %buffer_0_4_1_reload_read, i32 %tmp_8" [./math_functions.h:24]   --->   Operation 147 'fmul' 'mul_4_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.01>
ST_23 : Operation 148 [2/5] (6.01ns)   --->   "%product_3 = fadd i32 %product_2, i32 %mul_3_i" [./math_functions.h:24]   --->   Operation 148 'fadd' 'product_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 149 [2/4] (4.67ns)   --->   "%mul_4_i = fmul i32 %buffer_0_4_1_reload_read, i32 %tmp_8" [./math_functions.h:24]   --->   Operation 149 'fmul' 'mul_4_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.01>
ST_24 : Operation 150 [1/5] (6.01ns)   --->   "%product_3 = fadd i32 %product_2, i32 %mul_3_i" [./math_functions.h:24]   --->   Operation 150 'fadd' 'product_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 151 [1/4] (4.67ns)   --->   "%mul_4_i = fmul i32 %buffer_0_4_1_reload_read, i32 %tmp_8" [./math_functions.h:24]   --->   Operation 151 'fmul' 'mul_4_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.01>
ST_25 : Operation 152 [5/5] (6.01ns)   --->   "%product_4 = fadd i32 %product_3, i32 %mul_4_i" [./math_functions.h:24]   --->   Operation 152 'fadd' 'product_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.01>
ST_26 : Operation 153 [1/1] (0.54ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_5_0_016_read, i32 %weights_1_5_1_017_read, i32 %weights_1_5_2_018_read, i2 %i_4" [./math_functions.h:19]   --->   Operation 153 'mux' 'tmp_s' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 154 [4/5] (6.01ns)   --->   "%product_4 = fadd i32 %product_3, i32 %mul_4_i" [./math_functions.h:24]   --->   Operation 154 'fadd' 'product_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 155 [4/4] (4.67ns)   --->   "%mul_5_i = fmul i32 %buffer_0_5_1_reload_read, i32 %tmp_s" [./math_functions.h:24]   --->   Operation 155 'fmul' 'mul_5_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.01>
ST_27 : Operation 156 [3/5] (6.01ns)   --->   "%product_4 = fadd i32 %product_3, i32 %mul_4_i" [./math_functions.h:24]   --->   Operation 156 'fadd' 'product_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 157 [3/4] (4.67ns)   --->   "%mul_5_i = fmul i32 %buffer_0_5_1_reload_read, i32 %tmp_s" [./math_functions.h:24]   --->   Operation 157 'fmul' 'mul_5_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.01>
ST_28 : Operation 158 [2/5] (6.01ns)   --->   "%product_4 = fadd i32 %product_3, i32 %mul_4_i" [./math_functions.h:24]   --->   Operation 158 'fadd' 'product_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 159 [2/4] (4.67ns)   --->   "%mul_5_i = fmul i32 %buffer_0_5_1_reload_read, i32 %tmp_s" [./math_functions.h:24]   --->   Operation 159 'fmul' 'mul_5_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.01>
ST_29 : Operation 160 [1/5] (6.01ns)   --->   "%product_4 = fadd i32 %product_3, i32 %mul_4_i" [./math_functions.h:24]   --->   Operation 160 'fadd' 'product_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 161 [1/4] (4.67ns)   --->   "%mul_5_i = fmul i32 %buffer_0_5_1_reload_read, i32 %tmp_s" [./math_functions.h:24]   --->   Operation 161 'fmul' 'mul_5_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.01>
ST_30 : Operation 162 [5/5] (6.01ns)   --->   "%product_5 = fadd i32 %product_4, i32 %mul_5_i" [./math_functions.h:24]   --->   Operation 162 'fadd' 'product_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.01>
ST_31 : Operation 163 [1/1] (0.54ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_6_0_019_read, i32 %weights_1_6_1_020_read, i32 %weights_1_6_2_021_read, i2 %i_4" [./math_functions.h:19]   --->   Operation 163 'mux' 'tmp_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 164 [4/5] (6.01ns)   --->   "%product_5 = fadd i32 %product_4, i32 %mul_5_i" [./math_functions.h:24]   --->   Operation 164 'fadd' 'product_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 165 [4/4] (4.67ns)   --->   "%mul_6_i = fmul i32 %buffer_0_6_1_reload_read, i32 %tmp_1" [./math_functions.h:24]   --->   Operation 165 'fmul' 'mul_6_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.01>
ST_32 : Operation 166 [3/5] (6.01ns)   --->   "%product_5 = fadd i32 %product_4, i32 %mul_5_i" [./math_functions.h:24]   --->   Operation 166 'fadd' 'product_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 167 [3/4] (4.67ns)   --->   "%mul_6_i = fmul i32 %buffer_0_6_1_reload_read, i32 %tmp_1" [./math_functions.h:24]   --->   Operation 167 'fmul' 'mul_6_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.01>
ST_33 : Operation 168 [2/5] (6.01ns)   --->   "%product_5 = fadd i32 %product_4, i32 %mul_5_i" [./math_functions.h:24]   --->   Operation 168 'fadd' 'product_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 169 [2/4] (4.67ns)   --->   "%mul_6_i = fmul i32 %buffer_0_6_1_reload_read, i32 %tmp_1" [./math_functions.h:24]   --->   Operation 169 'fmul' 'mul_6_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.01>
ST_34 : Operation 170 [1/5] (6.01ns)   --->   "%product_5 = fadd i32 %product_4, i32 %mul_5_i" [./math_functions.h:24]   --->   Operation 170 'fadd' 'product_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 171 [1/4] (4.67ns)   --->   "%mul_6_i = fmul i32 %buffer_0_6_1_reload_read, i32 %tmp_1" [./math_functions.h:24]   --->   Operation 171 'fmul' 'mul_6_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.01>
ST_35 : Operation 172 [5/5] (6.01ns)   --->   "%product_6 = fadd i32 %product_5, i32 %mul_6_i" [./math_functions.h:24]   --->   Operation 172 'fadd' 'product_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.01>
ST_36 : Operation 173 [1/1] (0.54ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_7_0_022_read, i32 %weights_1_7_1_023_read, i32 %weights_1_7_2_024_read, i2 %i_4" [./math_functions.h:19]   --->   Operation 173 'mux' 'tmp_2' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 174 [4/5] (6.01ns)   --->   "%product_6 = fadd i32 %product_5, i32 %mul_6_i" [./math_functions.h:24]   --->   Operation 174 'fadd' 'product_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 175 [4/4] (4.67ns)   --->   "%mul_7_i = fmul i32 %buffer_0_7_1_reload_read, i32 %tmp_2" [./math_functions.h:24]   --->   Operation 175 'fmul' 'mul_7_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.01>
ST_37 : Operation 176 [3/5] (6.01ns)   --->   "%product_6 = fadd i32 %product_5, i32 %mul_6_i" [./math_functions.h:24]   --->   Operation 176 'fadd' 'product_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 177 [3/4] (4.67ns)   --->   "%mul_7_i = fmul i32 %buffer_0_7_1_reload_read, i32 %tmp_2" [./math_functions.h:24]   --->   Operation 177 'fmul' 'mul_7_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.01>
ST_38 : Operation 178 [2/5] (6.01ns)   --->   "%product_6 = fadd i32 %product_5, i32 %mul_6_i" [./math_functions.h:24]   --->   Operation 178 'fadd' 'product_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 179 [2/4] (4.67ns)   --->   "%mul_7_i = fmul i32 %buffer_0_7_1_reload_read, i32 %tmp_2" [./math_functions.h:24]   --->   Operation 179 'fmul' 'mul_7_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.01>
ST_39 : Operation 180 [1/5] (6.01ns)   --->   "%product_6 = fadd i32 %product_5, i32 %mul_6_i" [./math_functions.h:24]   --->   Operation 180 'fadd' 'product_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 181 [1/4] (4.67ns)   --->   "%mul_7_i = fmul i32 %buffer_0_7_1_reload_read, i32 %tmp_2" [./math_functions.h:24]   --->   Operation 181 'fmul' 'mul_7_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.01>
ST_40 : Operation 182 [5/5] (6.01ns)   --->   "%product_7 = fadd i32 %product_6, i32 %mul_7_i" [./math_functions.h:24]   --->   Operation 182 'fadd' 'product_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.01>
ST_41 : Operation 183 [4/5] (6.01ns)   --->   "%product_7 = fadd i32 %product_6, i32 %mul_7_i" [./math_functions.h:24]   --->   Operation 183 'fadd' 'product_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.01>
ST_42 : Operation 184 [3/5] (6.01ns)   --->   "%product_7 = fadd i32 %product_6, i32 %mul_7_i" [./math_functions.h:24]   --->   Operation 184 'fadd' 'product_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.01>
ST_43 : Operation 185 [2/5] (6.01ns)   --->   "%product_7 = fadd i32 %product_6, i32 %mul_7_i" [./math_functions.h:24]   --->   Operation 185 'fadd' 'product_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.01>
ST_44 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i2 %i_4" [main.cpp:155]   --->   Operation 186 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 187 [1/5] (6.01ns)   --->   "%product_7 = fadd i32 %product_6, i32 %mul_7_i" [./math_functions.h:24]   --->   Operation 187 'fadd' 'product_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 188 [1/1] (0.00ns)   --->   "%bias_1_addr = getelementptr i32 %bias_1, i64 0, i64 %zext_ln155" [main.cpp:158]   --->   Operation 188 'getelementptr' 'bias_1_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 189 [2/2] (0.79ns)   --->   "%bias_1_load = load i3 %bias_1_addr" [main.cpp:158]   --->   Operation 189 'load' 'bias_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 45 <SV = 44> <Delay = 6.80>
ST_45 : Operation 190 [1/2] (0.79ns)   --->   "%bias_1_load = load i3 %bias_1_addr" [main.cpp:158]   --->   Operation 190 'load' 'bias_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_45 : Operation 191 [5/5] (6.01ns)   --->   "%a_assign_1 = fadd i32 %product_7, i32 %bias_1_load" [main.cpp:158]   --->   Operation 191 'fadd' 'a_assign_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.01>
ST_46 : Operation 192 [4/5] (6.01ns)   --->   "%a_assign_1 = fadd i32 %product_7, i32 %bias_1_load" [main.cpp:158]   --->   Operation 192 'fadd' 'a_assign_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.01>
ST_47 : Operation 193 [3/5] (6.01ns)   --->   "%a_assign_1 = fadd i32 %product_7, i32 %bias_1_load" [main.cpp:158]   --->   Operation 193 'fadd' 'a_assign_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.01>
ST_48 : Operation 194 [2/5] (6.01ns)   --->   "%a_assign_1 = fadd i32 %product_7, i32 %bias_1_load" [main.cpp:158]   --->   Operation 194 'fadd' 'a_assign_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.01>
ST_49 : Operation 195 [1/5] (6.01ns)   --->   "%a_assign_1 = fadd i32 %product_7, i32 %bias_1_load" [main.cpp:158]   --->   Operation 195 'fadd' 'a_assign_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.34>
ST_50 : Operation 196 [2/2] (3.34ns)   --->   "%tmp_9 = fcmp_ogt  i32 %a_assign_1, i32 0" [./math_functions.h:32]   --->   Operation 196 'fcmp' 'tmp_9' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 214 [1/1] (0.00ns)   --->   "%buffer_1_1_load = load i32 %buffer_1_1"   --->   Operation 214 'load' 'buffer_1_1_load' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_50 : Operation 215 [1/1] (0.00ns)   --->   "%buffer_1_1_1_load = load i32 %buffer_1_1_1"   --->   Operation 215 'load' 'buffer_1_1_1_load' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_50 : Operation 216 [1/1] (0.00ns)   --->   "%buffer_1_1_2_load = load i32 %buffer_1_1_2"   --->   Operation 216 'load' 'buffer_1_1_2_load' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_50 : Operation 217 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %buffer_1_2_1_out, i32 %buffer_1_1_2_load"   --->   Operation 217 'write' 'write_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_50 : Operation 218 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %buffer_1_1_1_out, i32 %buffer_1_1_1_load"   --->   Operation 218 'write' 'write_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_50 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %buffer_1_0_1_out, i32 %buffer_1_1_load"   --->   Operation 219 'write' 'write_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_50 : Operation 220 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 220 'ret' 'ret_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>

State 51 <SV = 50> <Delay = 4.36>
ST_51 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln155 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [main.cpp:155]   --->   Operation 197 'specpipeline' 'specpipeline_ln155' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [main.cpp:155]   --->   Operation 198 'specloopname' 'specloopname_ln155' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %a_assign_1" [./math_functions.h:32]   --->   Operation 199 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32, i32 23, i32 30" [./math_functions.h:32]   --->   Operation 200 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32" [./math_functions.h:32]   --->   Operation 201 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 202 [1/1] (0.85ns)   --->   "%icmp_ln32 = icmp_ne  i8 %tmp_3, i8 255" [./math_functions.h:32]   --->   Operation 202 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 203 [1/1] (0.97ns)   --->   "%icmp_ln32_1 = icmp_eq  i23 %trunc_ln32, i23 0" [./math_functions.h:32]   --->   Operation 203 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node buffer_1_1_4)   --->   "%or_ln32 = or i1 %icmp_ln32_1, i1 %icmp_ln32" [./math_functions.h:32]   --->   Operation 204 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 205 [1/2] (3.34ns)   --->   "%tmp_9 = fcmp_ogt  i32 %a_assign_1, i32 0" [./math_functions.h:32]   --->   Operation 205 'fcmp' 'tmp_9' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node buffer_1_1_4)   --->   "%and_ln32 = and i1 %or_ln32, i1 %tmp_9" [./math_functions.h:32]   --->   Operation 206 'and' 'and_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 207 [1/1] (0.52ns) (out node of the LUT)   --->   "%buffer_1_1_4 = select i1 %and_ln32, i32 %a_assign_1, i32 0" [./math_functions.h:32]   --->   Operation 207 'select' 'buffer_1_1_4' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 208 [1/1] (0.48ns)   --->   "%store_ln158 = store i32 %buffer_1_1_4, i32 %buffer_1_1_1" [main.cpp:158]   --->   Operation 208 'store' 'store_ln158' <Predicate = (i_4 == 1)> <Delay = 0.48>
ST_51 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln158 = br void %.split7318" [main.cpp:158]   --->   Operation 209 'br' 'br_ln158' <Predicate = (i_4 == 1)> <Delay = 0.00>
ST_51 : Operation 210 [1/1] (0.48ns)   --->   "%store_ln158 = store i32 %buffer_1_1_4, i32 %buffer_1_1" [main.cpp:158]   --->   Operation 210 'store' 'store_ln158' <Predicate = (i_4 == 0)> <Delay = 0.48>
ST_51 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln158 = br void %.split7318" [main.cpp:158]   --->   Operation 211 'br' 'br_ln158' <Predicate = (i_4 == 0)> <Delay = 0.00>
ST_51 : Operation 212 [1/1] (0.48ns)   --->   "%store_ln158 = store i32 %buffer_1_1_4, i32 %buffer_1_1_2" [main.cpp:158]   --->   Operation 212 'store' 'store_ln158' <Predicate = (i_4 != 0 & i_4 != 1)> <Delay = 0.48>
ST_51 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln158 = br void %.split7318" [main.cpp:158]   --->   Operation 213 'br' 'br_ln158' <Predicate = (i_4 != 0 & i_4 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buffer_1_2_027]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_1_1_026]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_1_0_025]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_0_0_01]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_0_1_02]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_0_2_03]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_1_0_04]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_1_1_05]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_1_2_06]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_2_0_07]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_2_1_08]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_2_2_09]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_3_0_010]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_3_1_011]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_3_2_012]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_4_0_013]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_4_1_014]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_4_2_015]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_5_0_016]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_5_1_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_5_2_018]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_6_0_019]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_6_1_020]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_6_2_021]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_7_0_022]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_7_1_023]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_1_7_2_024]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_0_0_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_0_1_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_0_2_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_0_3_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_0_4_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_0_5_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_0_6_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_0_7_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_1_2_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ buffer_1_1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ buffer_1_0_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca           ) [ 0100000000000000000000000000000000000000000000000000]
buffer_1_1               (alloca           ) [ 0111111111111111111111111111111111111111111111111111]
buffer_1_1_1             (alloca           ) [ 0111111111111111111111111111111111111111111111111111]
buffer_1_1_2             (alloca           ) [ 0111111111111111111111111111111111111111111111111111]
buffer_0_7_1_reload_read (read             ) [ 0111111111111111111111111111111111111111000000000000]
buffer_0_6_1_reload_read (read             ) [ 0111111111111111111111111111111111100000000000000000]
buffer_0_5_1_reload_read (read             ) [ 0111111111111111111111111111110000000000000000000000]
buffer_0_4_1_reload_read (read             ) [ 0111111111111111111111111000000000000000000000000000]
buffer_0_3_1_reload_read (read             ) [ 0111111111111111111100000000000000000000000000000000]
buffer_0_2_1_reload_read (read             ) [ 0111111111111110000000000000000000000000000000000000]
buffer_0_1_1_reload_read (read             ) [ 0111111111000000000000000000000000000000000000000000]
buffer_0_0_1_reload_read (read             ) [ 0111100000000000000000000000000000000000000000000000]
weights_1_7_2_024_read   (read             ) [ 0111111111111111111111111111111111111000000000000000]
weights_1_7_1_023_read   (read             ) [ 0111111111111111111111111111111111111000000000000000]
weights_1_7_0_022_read   (read             ) [ 0111111111111111111111111111111111111000000000000000]
weights_1_6_2_021_read   (read             ) [ 0111111111111111111111111111111100000000000000000000]
weights_1_6_1_020_read   (read             ) [ 0111111111111111111111111111111100000000000000000000]
weights_1_6_0_019_read   (read             ) [ 0111111111111111111111111111111100000000000000000000]
weights_1_5_2_018_read   (read             ) [ 0111111111111111111111111110000000000000000000000000]
weights_1_5_1_017_read   (read             ) [ 0111111111111111111111111110000000000000000000000000]
weights_1_5_0_016_read   (read             ) [ 0111111111111111111111111110000000000000000000000000]
weights_1_4_2_015_read   (read             ) [ 0111111111111111111111000000000000000000000000000000]
weights_1_4_1_014_read   (read             ) [ 0111111111111111111111000000000000000000000000000000]
weights_1_4_0_013_read   (read             ) [ 0111111111111111111111000000000000000000000000000000]
weights_1_3_2_012_read   (read             ) [ 0111111111111111100000000000000000000000000000000000]
weights_1_3_1_011_read   (read             ) [ 0111111111111111100000000000000000000000000000000000]
weights_1_3_0_010_read   (read             ) [ 0111111111111111100000000000000000000000000000000000]
weights_1_2_2_09_read    (read             ) [ 0111111111110000000000000000000000000000000000000000]
weights_1_2_1_08_read    (read             ) [ 0111111111110000000000000000000000000000000000000000]
weights_1_2_0_07_read    (read             ) [ 0111111111110000000000000000000000000000000000000000]
weights_1_1_2_06_read    (read             ) [ 0111111000000000000000000000000000000000000000000000]
weights_1_1_1_05_read    (read             ) [ 0111111000000000000000000000000000000000000000000000]
weights_1_1_0_04_read    (read             ) [ 0111111000000000000000000000000000000000000000000000]
weights_1_0_2_03_read    (read             ) [ 0000000000000000000000000000000000000000000000000000]
weights_1_0_1_02_read    (read             ) [ 0000000000000000000000000000000000000000000000000000]
weights_1_0_0_01_read    (read             ) [ 0000000000000000000000000000000000000000000000000000]
buffer_1_0_025_read      (read             ) [ 0000000000000000000000000000000000000000000000000000]
buffer_1_1_026_read      (read             ) [ 0000000000000000000000000000000000000000000000000000]
buffer_1_2_027_read      (read             ) [ 0000000000000000000000000000000000000000000000000000]
bias_1                   (alloca           ) [ 0111111111111111111111111111111111111111111110000000]
store_ln0                (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln0                (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln0                (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln0                (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln0                   (br               ) [ 0000000000000000000000000000000000000000000000000000]
i_4                      (load             ) [ 0111111111111111111111111111111111111111111111111111]
icmp_ln155               (icmp             ) [ 0111111111111111111111111111111111111111111111111110]
empty                    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
add_ln155                (add              ) [ 0000000000000000000000000000000000000000000000000000]
br_ln155                 (br               ) [ 0000000000000000000000000000000000000000000000000000]
tmp_4                    (mux              ) [ 0111100000000000000000000000000000000000000000000000]
switch_ln158             (switch           ) [ 0000000000000000000000000000000000000000000000000000]
store_ln155              (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln0                   (br               ) [ 0000000000000000000000000000000000000000000000000000]
mul_i                    (fmul             ) [ 0100011111000000000000000000000000000000000000000000]
tmp_5                    (mux              ) [ 0100000111000000000000000000000000000000000000000000]
product                  (fadd             ) [ 0100000000111110000000000000000000000000000000000000]
mul_1_i                  (fmul             ) [ 0100000000111110000000000000000000000000000000000000]
tmp_6                    (mux              ) [ 0100000000001110000000000000000000000000000000000000]
product_1                (fadd             ) [ 0100000000000001111100000000000000000000000000000000]
mul_2_i                  (fmul             ) [ 0100000000000001111100000000000000000000000000000000]
tmp_7                    (mux              ) [ 0100000000000000011100000000000000000000000000000000]
product_2                (fadd             ) [ 0100000000000000000011111000000000000000000000000000]
mul_3_i                  (fmul             ) [ 0100000000000000000011111000000000000000000000000000]
tmp_8                    (mux              ) [ 0100000000000000000000111000000000000000000000000000]
product_3                (fadd             ) [ 0100000000000000000000000111110000000000000000000000]
mul_4_i                  (fmul             ) [ 0100000000000000000000000111110000000000000000000000]
tmp_s                    (mux              ) [ 0100000000000000000000000001110000000000000000000000]
product_4                (fadd             ) [ 0100000000000000000000000000001111100000000000000000]
mul_5_i                  (fmul             ) [ 0100000000000000000000000000001111100000000000000000]
tmp_1                    (mux              ) [ 0100000000000000000000000000000011100000000000000000]
product_5                (fadd             ) [ 0100000000000000000000000000000000011111000000000000]
mul_6_i                  (fmul             ) [ 0100000000000000000000000000000000011111000000000000]
tmp_2                    (mux              ) [ 0100000000000000000000000000000000000111000000000000]
product_6                (fadd             ) [ 0100000000000000000000000000000000000000111110000000]
mul_7_i                  (fmul             ) [ 0100000000000000000000000000000000000000111110000000]
zext_ln155               (zext             ) [ 0000000000000000000000000000000000000000000000000000]
product_7                (fadd             ) [ 0100000000000000000000000000000000000000000001111100]
bias_1_addr              (getelementptr    ) [ 0100000000000000000000000000000000000000000001000000]
bias_1_load              (load             ) [ 0100000000000000000000000000000000000000000000111100]
a_assign_1               (fadd             ) [ 0100000000000000000000000000000000000000000000000011]
specpipeline_ln155       (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000]
specloopname_ln155       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
bitcast_ln32             (bitcast          ) [ 0000000000000000000000000000000000000000000000000000]
tmp_3                    (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln32               (trunc            ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln32                (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln32_1              (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
or_ln32                  (or               ) [ 0000000000000000000000000000000000000000000000000000]
tmp_9                    (fcmp             ) [ 0000000000000000000000000000000000000000000000000000]
and_ln32                 (and              ) [ 0000000000000000000000000000000000000000000000000000]
buffer_1_1_4             (select           ) [ 0000000000000000000000000000000000000000000000000000]
store_ln158              (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln158                 (br               ) [ 0000000000000000000000000000000000000000000000000000]
store_ln158              (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln158                 (br               ) [ 0000000000000000000000000000000000000000000000000000]
store_ln158              (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln158                 (br               ) [ 0000000000000000000000000000000000000000000000000000]
buffer_1_1_load          (load             ) [ 0000000000000000000000000000000000000000000000000000]
buffer_1_1_1_load        (load             ) [ 0000000000000000000000000000000000000000000000000000]
buffer_1_1_2_load        (load             ) [ 0000000000000000000000000000000000000000000000000000]
write_ln0                (write            ) [ 0000000000000000000000000000000000000000000000000000]
write_ln0                (write            ) [ 0000000000000000000000000000000000000000000000000000]
write_ln0                (write            ) [ 0000000000000000000000000000000000000000000000000000]
ret_ln0                  (ret              ) [ 0000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buffer_1_2_027">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_1_2_027"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer_1_1_026">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_1_1_026"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer_1_0_025">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_1_0_025"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights_1_0_0_01">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_1_0_1_02">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_0_1_02"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_1_0_2_03">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_0_2_03"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights_1_1_0_04">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_1_0_04"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_1_1_1_05">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_1_1_05"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_1_1_2_06">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_1_2_06"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights_1_2_0_07">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_2_0_07"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weights_1_2_1_08">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_2_1_08"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights_1_2_2_09">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_2_2_09"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights_1_3_0_010">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_3_0_010"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_1_3_1_011">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_3_1_011"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights_1_3_2_012">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_3_2_012"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weights_1_4_0_013">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_4_0_013"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weights_1_4_1_014">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_4_1_014"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weights_1_4_2_015">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_4_2_015"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weights_1_5_0_016">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_5_0_016"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weights_1_5_1_017">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_5_1_017"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weights_1_5_2_018">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_5_2_018"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weights_1_6_0_019">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_6_0_019"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weights_1_6_1_020">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_6_1_020"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weights_1_6_2_021">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_6_2_021"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weights_1_7_0_022">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_7_0_022"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="weights_1_7_1_023">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_7_1_023"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="weights_1_7_2_024">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_7_2_024"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="buffer_0_0_1_reload">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_0_0_1_reload"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="buffer_0_1_1_reload">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_0_1_1_reload"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="buffer_0_2_1_reload">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_0_2_1_reload"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="buffer_0_3_1_reload">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_0_3_1_reload"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="buffer_0_4_1_reload">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_0_4_1_reload"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="buffer_0_5_1_reload">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_0_5_1_reload"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="buffer_0_6_1_reload">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_0_6_1_reload"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="buffer_0_7_1_reload">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_0_7_1_reload"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="buffer_1_2_1_out">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_1_2_1_out"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="buffer_1_1_1_out">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_1_1_1_out"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="buffer_1_0_1_out">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_1_0_1_out"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="buffer_1_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_1_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="buffer_1_1_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_1_1_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="buffer_1_1_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_1_1_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="bias_1_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="buffer_0_7_1_reload_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="35"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_0_7_1_reload_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="buffer_0_6_1_reload_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="30"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_0_6_1_reload_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="buffer_0_5_1_reload_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="25"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_0_5_1_reload_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="buffer_0_4_1_reload_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_0_4_1_reload_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="buffer_0_3_1_reload_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_0_3_1_reload_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="buffer_0_2_1_reload_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_0_2_1_reload_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="buffer_0_1_1_reload_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_0_1_1_reload_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="buffer_0_0_1_reload_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_0_0_1_reload_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="weights_1_7_2_024_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="35"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_7_2_024_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="weights_1_7_1_023_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="35"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_7_1_023_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="weights_1_7_0_022_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="35"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_7_0_022_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="weights_1_6_2_021_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="30"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_6_2_021_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="weights_1_6_1_020_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="30"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_6_1_020_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="weights_1_6_0_019_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="30"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_6_0_019_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="weights_1_5_2_018_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="25"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_5_2_018_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="weights_1_5_1_017_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="25"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_5_1_017_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="weights_1_5_0_016_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="25"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_5_0_016_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="weights_1_4_2_015_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_4_2_015_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="weights_1_4_1_014_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_4_1_014_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="weights_1_4_0_013_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_4_0_013_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="weights_1_3_2_012_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_3_2_012_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="weights_1_3_1_011_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_3_1_011_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="weights_1_3_0_010_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_3_0_010_read/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="weights_1_2_2_09_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_2_2_09_read/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="weights_1_2_1_08_read_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_2_1_08_read/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="weights_1_2_0_07_read_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_2_0_07_read/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="weights_1_1_2_06_read_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_1_2_06_read/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="weights_1_1_1_05_read_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_1_1_05_read/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="weights_1_1_0_04_read_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_1_0_04_read/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="weights_1_0_2_03_read_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_0_2_03_read/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="weights_1_0_1_02_read_read_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_0_1_02_read/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="weights_1_0_0_01_read_read_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_1_0_0_01_read/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="buffer_1_0_025_read_read_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_1_0_025_read/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="buffer_1_1_026_read_read_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_1_1_026_read/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="buffer_1_2_027_read_read_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_1_2_027_read/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="write_ln0_write_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="0" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="0" index="2" bw="32" slack="0"/>
<pin id="356" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/50 "/>
</bind>
</comp>

<comp id="359" class="1004" name="write_ln0_write_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="0" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="32" slack="0"/>
<pin id="363" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/50 "/>
</bind>
</comp>

<comp id="366" class="1004" name="write_ln0_write_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="0" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="32" slack="0"/>
<pin id="370" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/50 "/>
</bind>
</comp>

<comp id="373" class="1004" name="bias_1_addr_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="2" slack="0"/>
<pin id="377" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_1_addr/44 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_1_load/44 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="product/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="0" index="1" bw="32" slack="1"/>
<pin id="393" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="product_1/10 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="0" index="1" bw="32" slack="1"/>
<pin id="397" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="product_2/15 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="0" index="1" bw="32" slack="1"/>
<pin id="401" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="product_3/20 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="0" index="1" bw="32" slack="1"/>
<pin id="405" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="product_4/25 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="0" index="1" bw="32" slack="1"/>
<pin id="409" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="product_5/30 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="0" index="1" bw="32" slack="1"/>
<pin id="413" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="product_6/35 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="product_7/40 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="a_assign_1/45 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="5"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_i/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="10"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2_i/11 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="15"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_3_i/16 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="20"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_4_i/21 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="25"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_5_i/26 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="30"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_6_i/31 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="35"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_7_i/36 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/50 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln0_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln0_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln0_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln0_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="2" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="i_4_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="0"/>
<pin id="483" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln155_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="49"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln155_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_4_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="0" index="2" bw="32" slack="0"/>
<pin id="500" dir="0" index="3" bw="32" slack="0"/>
<pin id="501" dir="0" index="4" bw="2" slack="0"/>
<pin id="502" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="store_ln155_store_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="2" slack="0"/>
<pin id="511" dir="0" index="1" bw="2" slack="0"/>
<pin id="512" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_5_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="5"/>
<pin id="517" dir="0" index="2" bw="32" slack="5"/>
<pin id="518" dir="0" index="3" bw="32" slack="5"/>
<pin id="519" dir="0" index="4" bw="2" slack="5"/>
<pin id="520" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_6_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="10"/>
<pin id="526" dir="0" index="2" bw="32" slack="10"/>
<pin id="527" dir="0" index="3" bw="32" slack="10"/>
<pin id="528" dir="0" index="4" bw="2" slack="10"/>
<pin id="529" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_7_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="15"/>
<pin id="535" dir="0" index="2" bw="32" slack="15"/>
<pin id="536" dir="0" index="3" bw="32" slack="15"/>
<pin id="537" dir="0" index="4" bw="2" slack="15"/>
<pin id="538" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/16 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_8_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="20"/>
<pin id="544" dir="0" index="2" bw="32" slack="20"/>
<pin id="545" dir="0" index="3" bw="32" slack="20"/>
<pin id="546" dir="0" index="4" bw="2" slack="20"/>
<pin id="547" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/21 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_s_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="25"/>
<pin id="553" dir="0" index="2" bw="32" slack="25"/>
<pin id="554" dir="0" index="3" bw="32" slack="25"/>
<pin id="555" dir="0" index="4" bw="2" slack="25"/>
<pin id="556" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/26 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="30"/>
<pin id="562" dir="0" index="2" bw="32" slack="30"/>
<pin id="563" dir="0" index="3" bw="32" slack="30"/>
<pin id="564" dir="0" index="4" bw="2" slack="30"/>
<pin id="565" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/31 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_2_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="35"/>
<pin id="571" dir="0" index="2" bw="32" slack="35"/>
<pin id="572" dir="0" index="3" bw="32" slack="35"/>
<pin id="573" dir="0" index="4" bw="2" slack="35"/>
<pin id="574" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/36 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln155_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="43"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/44 "/>
</bind>
</comp>

<comp id="581" class="1004" name="bitcast_ln32_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="2"/>
<pin id="583" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/51 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_3_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="0" index="2" bw="6" slack="0"/>
<pin id="588" dir="0" index="3" bw="6" slack="0"/>
<pin id="589" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/51 "/>
</bind>
</comp>

<comp id="594" class="1004" name="trunc_ln32_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/51 "/>
</bind>
</comp>

<comp id="598" class="1004" name="icmp_ln32_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/51 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln32_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="23" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_1/51 "/>
</bind>
</comp>

<comp id="610" class="1004" name="or_ln32_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/51 "/>
</bind>
</comp>

<comp id="616" class="1004" name="and_ln32_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/51 "/>
</bind>
</comp>

<comp id="622" class="1004" name="buffer_1_1_4_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="2"/>
<pin id="625" dir="0" index="2" bw="32" slack="0"/>
<pin id="626" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buffer_1_1_4/51 "/>
</bind>
</comp>

<comp id="629" class="1004" name="store_ln158_store_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="50"/>
<pin id="632" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/51 "/>
</bind>
</comp>

<comp id="634" class="1004" name="store_ln158_store_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="50"/>
<pin id="637" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/51 "/>
</bind>
</comp>

<comp id="639" class="1004" name="store_ln158_store_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="0" index="1" bw="32" slack="50"/>
<pin id="642" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/51 "/>
</bind>
</comp>

<comp id="644" class="1004" name="buffer_1_1_load_load_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="49"/>
<pin id="646" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_1_1_load/50 "/>
</bind>
</comp>

<comp id="648" class="1004" name="buffer_1_1_1_load_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="49"/>
<pin id="650" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_1_1_1_load/50 "/>
</bind>
</comp>

<comp id="652" class="1004" name="buffer_1_1_2_load_load_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="49"/>
<pin id="654" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_1_1_2_load/50 "/>
</bind>
</comp>

<comp id="656" class="1005" name="i_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="2" slack="0"/>
<pin id="658" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="663" class="1005" name="buffer_1_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="buffer_1_1 "/>
</bind>
</comp>

<comp id="670" class="1005" name="buffer_1_1_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="buffer_1_1_1 "/>
</bind>
</comp>

<comp id="677" class="1005" name="buffer_1_1_2_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="buffer_1_1_2 "/>
</bind>
</comp>

<comp id="684" class="1005" name="buffer_0_7_1_reload_read_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="35"/>
<pin id="686" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opset="buffer_0_7_1_reload_read "/>
</bind>
</comp>

<comp id="689" class="1005" name="buffer_0_6_1_reload_read_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="30"/>
<pin id="691" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opset="buffer_0_6_1_reload_read "/>
</bind>
</comp>

<comp id="694" class="1005" name="buffer_0_5_1_reload_read_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="25"/>
<pin id="696" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="buffer_0_5_1_reload_read "/>
</bind>
</comp>

<comp id="699" class="1005" name="buffer_0_4_1_reload_read_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="20"/>
<pin id="701" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="buffer_0_4_1_reload_read "/>
</bind>
</comp>

<comp id="704" class="1005" name="buffer_0_3_1_reload_read_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="15"/>
<pin id="706" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="buffer_0_3_1_reload_read "/>
</bind>
</comp>

<comp id="709" class="1005" name="buffer_0_2_1_reload_read_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="10"/>
<pin id="711" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="buffer_0_2_1_reload_read "/>
</bind>
</comp>

<comp id="714" class="1005" name="buffer_0_1_1_reload_read_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="5"/>
<pin id="716" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buffer_0_1_1_reload_read "/>
</bind>
</comp>

<comp id="719" class="1005" name="buffer_0_0_1_reload_read_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_0_0_1_reload_read "/>
</bind>
</comp>

<comp id="724" class="1005" name="weights_1_7_2_024_read_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="35"/>
<pin id="726" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opset="weights_1_7_2_024_read "/>
</bind>
</comp>

<comp id="729" class="1005" name="weights_1_7_1_023_read_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="35"/>
<pin id="731" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opset="weights_1_7_1_023_read "/>
</bind>
</comp>

<comp id="734" class="1005" name="weights_1_7_0_022_read_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="35"/>
<pin id="736" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opset="weights_1_7_0_022_read "/>
</bind>
</comp>

<comp id="739" class="1005" name="weights_1_6_2_021_read_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="30"/>
<pin id="741" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opset="weights_1_6_2_021_read "/>
</bind>
</comp>

<comp id="744" class="1005" name="weights_1_6_1_020_read_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="30"/>
<pin id="746" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opset="weights_1_6_1_020_read "/>
</bind>
</comp>

<comp id="749" class="1005" name="weights_1_6_0_019_read_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="30"/>
<pin id="751" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opset="weights_1_6_0_019_read "/>
</bind>
</comp>

<comp id="754" class="1005" name="weights_1_5_2_018_read_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="25"/>
<pin id="756" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="weights_1_5_2_018_read "/>
</bind>
</comp>

<comp id="759" class="1005" name="weights_1_5_1_017_read_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="25"/>
<pin id="761" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="weights_1_5_1_017_read "/>
</bind>
</comp>

<comp id="764" class="1005" name="weights_1_5_0_016_read_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="25"/>
<pin id="766" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="weights_1_5_0_016_read "/>
</bind>
</comp>

<comp id="769" class="1005" name="weights_1_4_2_015_read_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="20"/>
<pin id="771" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="weights_1_4_2_015_read "/>
</bind>
</comp>

<comp id="774" class="1005" name="weights_1_4_1_014_read_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="20"/>
<pin id="776" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="weights_1_4_1_014_read "/>
</bind>
</comp>

<comp id="779" class="1005" name="weights_1_4_0_013_read_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="20"/>
<pin id="781" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="weights_1_4_0_013_read "/>
</bind>
</comp>

<comp id="784" class="1005" name="weights_1_3_2_012_read_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="15"/>
<pin id="786" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="weights_1_3_2_012_read "/>
</bind>
</comp>

<comp id="789" class="1005" name="weights_1_3_1_011_read_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="15"/>
<pin id="791" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="weights_1_3_1_011_read "/>
</bind>
</comp>

<comp id="794" class="1005" name="weights_1_3_0_010_read_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="15"/>
<pin id="796" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="weights_1_3_0_010_read "/>
</bind>
</comp>

<comp id="799" class="1005" name="weights_1_2_2_09_read_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="10"/>
<pin id="801" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="weights_1_2_2_09_read "/>
</bind>
</comp>

<comp id="804" class="1005" name="weights_1_2_1_08_read_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="10"/>
<pin id="806" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="weights_1_2_1_08_read "/>
</bind>
</comp>

<comp id="809" class="1005" name="weights_1_2_0_07_read_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="10"/>
<pin id="811" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="weights_1_2_0_07_read "/>
</bind>
</comp>

<comp id="814" class="1005" name="weights_1_1_2_06_read_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="5"/>
<pin id="816" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="weights_1_1_2_06_read "/>
</bind>
</comp>

<comp id="819" class="1005" name="weights_1_1_1_05_read_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="5"/>
<pin id="821" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="weights_1_1_1_05_read "/>
</bind>
</comp>

<comp id="824" class="1005" name="weights_1_1_0_04_read_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="5"/>
<pin id="826" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="weights_1_1_0_04_read "/>
</bind>
</comp>

<comp id="829" class="1005" name="i_4_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="2" slack="5"/>
<pin id="831" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="841" class="1005" name="icmp_ln155_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="49"/>
<pin id="843" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln155 "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_4_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="850" class="1005" name="mul_i_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmp_5_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="1"/>
<pin id="857" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="860" class="1005" name="product_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="1"/>
<pin id="862" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="product "/>
</bind>
</comp>

<comp id="865" class="1005" name="mul_1_i_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="1"/>
<pin id="867" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_i "/>
</bind>
</comp>

<comp id="870" class="1005" name="tmp_6_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="1"/>
<pin id="872" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="875" class="1005" name="product_1_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="1"/>
<pin id="877" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="product_1 "/>
</bind>
</comp>

<comp id="880" class="1005" name="mul_2_i_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="1"/>
<pin id="882" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2_i "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_7_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="1"/>
<pin id="887" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="890" class="1005" name="product_2_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="1"/>
<pin id="892" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="product_2 "/>
</bind>
</comp>

<comp id="895" class="1005" name="mul_3_i_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="1"/>
<pin id="897" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_3_i "/>
</bind>
</comp>

<comp id="900" class="1005" name="tmp_8_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="905" class="1005" name="product_3_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="1"/>
<pin id="907" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="product_3 "/>
</bind>
</comp>

<comp id="910" class="1005" name="mul_4_i_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="1"/>
<pin id="912" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_4_i "/>
</bind>
</comp>

<comp id="915" class="1005" name="tmp_s_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="1"/>
<pin id="917" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="920" class="1005" name="product_4_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="1"/>
<pin id="922" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="product_4 "/>
</bind>
</comp>

<comp id="925" class="1005" name="mul_5_i_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="1"/>
<pin id="927" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_5_i "/>
</bind>
</comp>

<comp id="930" class="1005" name="tmp_1_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="1"/>
<pin id="932" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="935" class="1005" name="product_5_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="1"/>
<pin id="937" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="product_5 "/>
</bind>
</comp>

<comp id="940" class="1005" name="mul_6_i_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="1"/>
<pin id="942" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_6_i "/>
</bind>
</comp>

<comp id="945" class="1005" name="tmp_2_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="1"/>
<pin id="947" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="950" class="1005" name="product_6_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="1"/>
<pin id="952" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="product_6 "/>
</bind>
</comp>

<comp id="955" class="1005" name="mul_7_i_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_7_i "/>
</bind>
</comp>

<comp id="960" class="1005" name="product_7_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="1"/>
<pin id="962" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="product_7 "/>
</bind>
</comp>

<comp id="965" class="1005" name="bias_1_addr_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="3" slack="1"/>
<pin id="967" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bias_1_addr "/>
</bind>
</comp>

<comp id="970" class="1005" name="bias_1_load_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="1"/>
<pin id="972" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_1_load "/>
</bind>
</comp>

<comp id="975" class="1005" name="a_assign_1_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="1"/>
<pin id="977" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_assign_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="76" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="76" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="76" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="76" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="80" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="78" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="68" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="78" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="66" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="78" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="64" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="78" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="62" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="78" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="60" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="78" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="58" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="78" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="56" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="78" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="54" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="78" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="52" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="78" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="78" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="78" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="78" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="78" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="78" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="78" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="78" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="78" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="78" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="78" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="78" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="78" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="26" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="78" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="24" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="78" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="78" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="20" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="78" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="18" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="78" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="16" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="78" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="14" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="78" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="12" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="78" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="10" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="78" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="8" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="78" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="6" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="78" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="4" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="78" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="2" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="78" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="0" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="120" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="70" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="120" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="72" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="120" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="74" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="96" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="94" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="422"><net_src comp="379" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="184" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="460"><net_src comp="94" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="346" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="340" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="334" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="82" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="488"><net_src comp="481" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="84" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="481" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="90" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="503"><net_src comp="92" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="328" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="322" pin="2"/><net_sink comp="496" pin=2"/></net>

<net id="506"><net_src comp="316" pin="2"/><net_sink comp="496" pin=3"/></net>

<net id="507"><net_src comp="481" pin="1"/><net_sink comp="496" pin=4"/></net>

<net id="508"><net_src comp="496" pin="5"/><net_sink comp="423" pin=1"/></net>

<net id="513"><net_src comp="490" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="521"><net_src comp="92" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="5"/><net_sink comp="428" pin=1"/></net>

<net id="530"><net_src comp="92" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="5"/><net_sink comp="432" pin=1"/></net>

<net id="539"><net_src comp="92" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="532" pin="5"/><net_sink comp="436" pin=1"/></net>

<net id="548"><net_src comp="92" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="541" pin="5"/><net_sink comp="440" pin=1"/></net>

<net id="557"><net_src comp="92" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="550" pin="5"/><net_sink comp="444" pin=1"/></net>

<net id="566"><net_src comp="92" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="559" pin="5"/><net_sink comp="448" pin=1"/></net>

<net id="575"><net_src comp="92" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="568" pin="5"/><net_sink comp="452" pin=1"/></net>

<net id="580"><net_src comp="577" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="590"><net_src comp="110" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="581" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="112" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="593"><net_src comp="114" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="597"><net_src comp="581" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="584" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="116" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="594" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="118" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="598" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="456" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="616" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="94" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="633"><net_src comp="622" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="622" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="622" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="644" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="651"><net_src comp="648" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="655"><net_src comp="652" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="659"><net_src comp="122" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="662"><net_src comp="656" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="666"><net_src comp="126" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="673"><net_src comp="130" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="676"><net_src comp="670" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="680"><net_src comp="134" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="683"><net_src comp="677" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="687"><net_src comp="142" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="692"><net_src comp="148" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="697"><net_src comp="154" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="702"><net_src comp="160" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="707"><net_src comp="166" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="712"><net_src comp="172" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="717"><net_src comp="178" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="722"><net_src comp="184" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="727"><net_src comp="190" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="568" pin=3"/></net>

<net id="732"><net_src comp="196" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="737"><net_src comp="202" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="742"><net_src comp="208" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="559" pin=3"/></net>

<net id="747"><net_src comp="214" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="752"><net_src comp="220" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="757"><net_src comp="226" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="550" pin=3"/></net>

<net id="762"><net_src comp="232" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="767"><net_src comp="238" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="772"><net_src comp="244" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="541" pin=3"/></net>

<net id="777"><net_src comp="250" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="782"><net_src comp="256" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="787"><net_src comp="262" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="532" pin=3"/></net>

<net id="792"><net_src comp="268" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="797"><net_src comp="274" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="802"><net_src comp="280" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="523" pin=3"/></net>

<net id="807"><net_src comp="286" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="812"><net_src comp="292" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="817"><net_src comp="298" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="514" pin=3"/></net>

<net id="822"><net_src comp="304" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="827"><net_src comp="310" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="832"><net_src comp="481" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="514" pin=4"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="523" pin=4"/></net>

<net id="835"><net_src comp="829" pin="1"/><net_sink comp="532" pin=4"/></net>

<net id="836"><net_src comp="829" pin="1"/><net_sink comp="541" pin=4"/></net>

<net id="837"><net_src comp="829" pin="1"/><net_sink comp="550" pin=4"/></net>

<net id="838"><net_src comp="829" pin="1"/><net_sink comp="559" pin=4"/></net>

<net id="839"><net_src comp="829" pin="1"/><net_sink comp="568" pin=4"/></net>

<net id="840"><net_src comp="829" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="844"><net_src comp="484" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="848"><net_src comp="496" pin="5"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="853"><net_src comp="423" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="858"><net_src comp="514" pin="5"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="863"><net_src comp="385" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="868"><net_src comp="428" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="873"><net_src comp="523" pin="5"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="878"><net_src comp="390" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="883"><net_src comp="432" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="888"><net_src comp="532" pin="5"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="893"><net_src comp="394" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="898"><net_src comp="436" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="903"><net_src comp="541" pin="5"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="908"><net_src comp="398" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="913"><net_src comp="440" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="918"><net_src comp="550" pin="5"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="923"><net_src comp="402" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="928"><net_src comp="444" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="933"><net_src comp="559" pin="5"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="938"><net_src comp="406" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="943"><net_src comp="448" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="948"><net_src comp="568" pin="5"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="953"><net_src comp="410" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="958"><net_src comp="452" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="963"><net_src comp="414" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="968"><net_src comp="373" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="973"><net_src comp="379" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="978"><net_src comp="418" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="981"><net_src comp="975" pin="1"/><net_sink comp="622" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buffer_1_2_1_out | {50 }
	Port: buffer_1_1_1_out | {50 }
	Port: buffer_1_0_1_out | {50 }
 - Input state : 
	Port: mlp_dance3_Pipeline_layer1 : buffer_1_2_027 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : buffer_1_1_026 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : buffer_1_0_025 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_0_0_01 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_0_1_02 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_0_2_03 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_1_0_04 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_1_1_05 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_1_2_06 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_2_0_07 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_2_1_08 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_2_2_09 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_3_0_010 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_3_1_011 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_3_2_012 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_4_0_013 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_4_1_014 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_4_2_015 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_5_0_016 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_5_1_017 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_5_2_018 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_6_0_019 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_6_1_020 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_6_2_021 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_7_0_022 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_7_1_023 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : weights_1_7_2_024 | {1 }
	Port: mlp_dance3_Pipeline_layer1 : buffer_0_0_1_reload | {1 }
	Port: mlp_dance3_Pipeline_layer1 : buffer_0_1_1_reload | {1 }
	Port: mlp_dance3_Pipeline_layer1 : buffer_0_2_1_reload | {1 }
	Port: mlp_dance3_Pipeline_layer1 : buffer_0_3_1_reload | {1 }
	Port: mlp_dance3_Pipeline_layer1 : buffer_0_4_1_reload | {1 }
	Port: mlp_dance3_Pipeline_layer1 : buffer_0_5_1_reload | {1 }
	Port: mlp_dance3_Pipeline_layer1 : buffer_0_6_1_reload | {1 }
	Port: mlp_dance3_Pipeline_layer1 : buffer_0_7_1_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_4 : 1
		icmp_ln155 : 2
		add_ln155 : 2
		br_ln155 : 3
		tmp_4 : 2
		mul_i : 3
		switch_ln158 : 2
		store_ln155 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
		mul_1_i : 1
	State 7
	State 8
	State 9
	State 10
	State 11
		mul_2_i : 1
	State 12
	State 13
	State 14
	State 15
	State 16
		mul_3_i : 1
	State 17
	State 18
	State 19
	State 20
	State 21
		mul_4_i : 1
	State 22
	State 23
	State 24
	State 25
	State 26
		mul_5_i : 1
	State 27
	State 28
	State 29
	State 30
	State 31
		mul_6_i : 1
	State 32
	State 33
	State 34
	State 35
	State 36
		mul_7_i : 1
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		bias_1_addr : 1
		bias_1_load : 2
	State 45
		a_assign_1 : 1
	State 46
	State 47
	State 48
	State 49
	State 50
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 51
		tmp_3 : 1
		trunc_ln32 : 1
		icmp_ln32 : 2
		icmp_ln32_1 : 2
		or_ln32 : 3
		and_ln32 : 3
		buffer_1_1_4 : 3
		store_ln158 : 4
		store_ln158 : 4
		store_ln158 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |              grp_fu_385              |    2    |   205   |   206   |
|          |              grp_fu_390              |    2    |   205   |   206   |
|          |              grp_fu_394              |    2    |   205   |   206   |
|          |              grp_fu_398              |    2    |   205   |   206   |
|   fadd   |              grp_fu_402              |    2    |   205   |   206   |
|          |              grp_fu_406              |    2    |   205   |   206   |
|          |              grp_fu_410              |    2    |   205   |   206   |
|          |              grp_fu_414              |    2    |   205   |   206   |
|          |              grp_fu_418              |    2    |   205   |   206   |
|----------|--------------------------------------|---------|---------|---------|
|          |              grp_fu_423              |    3    |   143   |   140   |
|          |              grp_fu_428              |    3    |   143   |   140   |
|          |              grp_fu_432              |    3    |   143   |   140   |
|   fmul   |              grp_fu_436              |    3    |   143   |   140   |
|          |              grp_fu_440              |    3    |   143   |   140   |
|          |              grp_fu_444              |    3    |   143   |   140   |
|          |              grp_fu_448              |    3    |   143   |   140   |
|          |              grp_fu_452              |    3    |   143   |   140   |
|----------|--------------------------------------|---------|---------|---------|
|          |             tmp_4_fu_496             |    0    |    0    |    14   |
|          |             tmp_5_fu_514             |    0    |    0    |    14   |
|          |             tmp_6_fu_523             |    0    |    0    |    14   |
|    mux   |             tmp_7_fu_532             |    0    |    0    |    14   |
|          |             tmp_8_fu_541             |    0    |    0    |    14   |
|          |             tmp_s_fu_550             |    0    |    0    |    14   |
|          |             tmp_1_fu_559             |    0    |    0    |    14   |
|          |             tmp_2_fu_568             |    0    |    0    |    14   |
|----------|--------------------------------------|---------|---------|---------|
|          |           icmp_ln155_fu_484          |    0    |    0    |    8    |
|   icmp   |           icmp_ln32_fu_598           |    0    |    0    |    11   |
|          |          icmp_ln32_1_fu_604          |    0    |    0    |    16   |
|----------|--------------------------------------|---------|---------|---------|
|  select  |          buffer_1_1_4_fu_622         |    0    |    0    |    32   |
|----------|--------------------------------------|---------|---------|---------|
|    add   |           add_ln155_fu_490           |    0    |    0    |    9    |
|----------|--------------------------------------|---------|---------|---------|
|    or    |            or_ln32_fu_610            |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|    and   |            and_ln32_fu_616           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|          | buffer_0_7_1_reload_read_read_fu_142 |    0    |    0    |    0    |
|          | buffer_0_6_1_reload_read_read_fu_148 |    0    |    0    |    0    |
|          | buffer_0_5_1_reload_read_read_fu_154 |    0    |    0    |    0    |
|          | buffer_0_4_1_reload_read_read_fu_160 |    0    |    0    |    0    |
|          | buffer_0_3_1_reload_read_read_fu_166 |    0    |    0    |    0    |
|          | buffer_0_2_1_reload_read_read_fu_172 |    0    |    0    |    0    |
|          | buffer_0_1_1_reload_read_read_fu_178 |    0    |    0    |    0    |
|          | buffer_0_0_1_reload_read_read_fu_184 |    0    |    0    |    0    |
|          |  weights_1_7_2_024_read_read_fu_190  |    0    |    0    |    0    |
|          |  weights_1_7_1_023_read_read_fu_196  |    0    |    0    |    0    |
|          |  weights_1_7_0_022_read_read_fu_202  |    0    |    0    |    0    |
|          |  weights_1_6_2_021_read_read_fu_208  |    0    |    0    |    0    |
|          |  weights_1_6_1_020_read_read_fu_214  |    0    |    0    |    0    |
|          |  weights_1_6_0_019_read_read_fu_220  |    0    |    0    |    0    |
|          |  weights_1_5_2_018_read_read_fu_226  |    0    |    0    |    0    |
|          |  weights_1_5_1_017_read_read_fu_232  |    0    |    0    |    0    |
|          |  weights_1_5_0_016_read_read_fu_238  |    0    |    0    |    0    |
|   read   |  weights_1_4_2_015_read_read_fu_244  |    0    |    0    |    0    |
|          |  weights_1_4_1_014_read_read_fu_250  |    0    |    0    |    0    |
|          |  weights_1_4_0_013_read_read_fu_256  |    0    |    0    |    0    |
|          |  weights_1_3_2_012_read_read_fu_262  |    0    |    0    |    0    |
|          |  weights_1_3_1_011_read_read_fu_268  |    0    |    0    |    0    |
|          |  weights_1_3_0_010_read_read_fu_274  |    0    |    0    |    0    |
|          |   weights_1_2_2_09_read_read_fu_280  |    0    |    0    |    0    |
|          |   weights_1_2_1_08_read_read_fu_286  |    0    |    0    |    0    |
|          |   weights_1_2_0_07_read_read_fu_292  |    0    |    0    |    0    |
|          |   weights_1_1_2_06_read_read_fu_298  |    0    |    0    |    0    |
|          |   weights_1_1_1_05_read_read_fu_304  |    0    |    0    |    0    |
|          |   weights_1_1_0_04_read_read_fu_310  |    0    |    0    |    0    |
|          |   weights_1_0_2_03_read_read_fu_316  |    0    |    0    |    0    |
|          |   weights_1_0_1_02_read_read_fu_322  |    0    |    0    |    0    |
|          |   weights_1_0_0_01_read_read_fu_328  |    0    |    0    |    0    |
|          |    buffer_1_0_025_read_read_fu_334   |    0    |    0    |    0    |
|          |    buffer_1_1_026_read_read_fu_340   |    0    |    0    |    0    |
|          |    buffer_1_2_027_read_read_fu_346   |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |        write_ln0_write_fu_352        |    0    |    0    |    0    |
|   write  |        write_ln0_write_fu_359        |    0    |    0    |    0    |
|          |        write_ln0_write_fu_366        |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   fcmp   |              grp_fu_456              |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   zext   |           zext_ln155_fu_577          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|partselect|             tmp_3_fu_584             |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   trunc  |           trunc_ln32_fu_594          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    42   |   2989  |   3166  |
|----------|--------------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|bias_1|    0   |   64   |    4   |    0   |
+------+--------+--------+--------+--------+
| Total|    0   |   64   |    4   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|       a_assign_1_reg_975       |   32   |
|       bias_1_addr_reg_965      |    3   |
|       bias_1_load_reg_970      |   32   |
|buffer_0_0_1_reload_read_reg_719|   32   |
|buffer_0_1_1_reload_read_reg_714|   32   |
|buffer_0_2_1_reload_read_reg_709|   32   |
|buffer_0_3_1_reload_read_reg_704|   32   |
|buffer_0_4_1_reload_read_reg_699|   32   |
|buffer_0_5_1_reload_read_reg_694|   32   |
|buffer_0_6_1_reload_read_reg_689|   32   |
|buffer_0_7_1_reload_read_reg_684|   32   |
|      buffer_1_1_1_reg_670      |   32   |
|      buffer_1_1_2_reg_677      |   32   |
|       buffer_1_1_reg_663       |   32   |
|           i_4_reg_829          |    2   |
|            i_reg_656           |    2   |
|       icmp_ln155_reg_841       |    1   |
|         mul_1_i_reg_865        |   32   |
|         mul_2_i_reg_880        |   32   |
|         mul_3_i_reg_895        |   32   |
|         mul_4_i_reg_910        |   32   |
|         mul_5_i_reg_925        |   32   |
|         mul_6_i_reg_940        |   32   |
|         mul_7_i_reg_955        |   32   |
|          mul_i_reg_850         |   32   |
|        product_1_reg_875       |   32   |
|        product_2_reg_890       |   32   |
|        product_3_reg_905       |   32   |
|        product_4_reg_920       |   32   |
|        product_5_reg_935       |   32   |
|        product_6_reg_950       |   32   |
|        product_7_reg_960       |   32   |
|         product_reg_860        |   32   |
|          tmp_1_reg_930         |   32   |
|          tmp_2_reg_945         |   32   |
|          tmp_4_reg_845         |   32   |
|          tmp_5_reg_855         |   32   |
|          tmp_6_reg_870         |   32   |
|          tmp_7_reg_885         |   32   |
|          tmp_8_reg_900         |   32   |
|          tmp_s_reg_915         |   32   |
|  weights_1_1_0_04_read_reg_824 |   32   |
|  weights_1_1_1_05_read_reg_819 |   32   |
|  weights_1_1_2_06_read_reg_814 |   32   |
|  weights_1_2_0_07_read_reg_809 |   32   |
|  weights_1_2_1_08_read_reg_804 |   32   |
|  weights_1_2_2_09_read_reg_799 |   32   |
| weights_1_3_0_010_read_reg_794 |   32   |
| weights_1_3_1_011_read_reg_789 |   32   |
| weights_1_3_2_012_read_reg_784 |   32   |
| weights_1_4_0_013_read_reg_779 |   32   |
| weights_1_4_1_014_read_reg_774 |   32   |
| weights_1_4_2_015_read_reg_769 |   32   |
| weights_1_5_0_016_read_reg_764 |   32   |
| weights_1_5_1_017_read_reg_759 |   32   |
| weights_1_5_2_018_read_reg_754 |   32   |
| weights_1_6_0_019_read_reg_749 |   32   |
| weights_1_6_1_020_read_reg_744 |   32   |
| weights_1_6_2_021_read_reg_739 |   32   |
| weights_1_7_0_022_read_reg_734 |   32   |
| weights_1_7_1_023_read_reg_729 |   32   |
| weights_1_7_2_024_read_reg_724 |   32   |
+--------------------------------+--------+
|              Total             |  1864  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_379 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_418    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_423    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_423    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_428    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_432    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_436    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_440    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_444    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_448    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_452    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   646  ||  5.379  ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   42   |    -   |  2989  |  3166  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    4   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   99   |    -   |
|  Register |    -   |    -   |    -   |  1864  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   42   |    5   |  4917  |  3269  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
