


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000         ;******************** (C) Yifeng ZHU *******************
                       ***********************************************
    3 00000000         ; @file    core_cm4_constant.s
    4 00000000         ; @author  Yifeng Zhu @ UMaine
    5 00000000         ; @version V1.0.0
    6 00000000         ; @date    May-8-2015
    7 00000000         ; @note    Modifed from core_cm4.h (C) 2010 STMicroelect
                       ronics
    8 00000000         ; @brief   Assembly version of Cortex M3 core
    9 00000000         ; @note
   10 00000000         ;          This code is for the book "Embedded Systems w
                       ith ARM Cortex-M3 
   11 00000000         ;          Microcontrollers in Assembly Language and C, 
                       Yifeng Zhu, 
   12 00000000         ;          ISBN-10: 0982692625.
   13 00000000         ; @attension
   14 00000000         ;          This code is provided for education purpose. 
                       The author shall not be 
   15 00000000         ;          held liable for any direct, indirect or conse
                       quential damages, for any 
   16 00000000         ;          reason whatever. More information can be foun
                       d from book website: 
   17 00000000         ;          http://www.eece.maine.edu/~zhu/book
   18 00000000         ;*******************************************************
                       ***********************************************
   19 00000000         
   20 00000000         ;*******************************************************
                       ***********************************************
   21 00000000         ;               Register Abstraction
   22 00000000         ; Core Register contain:
   23 00000000         ; - Core Register
   24 00000000         ; - Core NVIC Register
   25 00000000         ; - Core SCB Register
   26 00000000         ; - Core SysTick Register
   27 00000000         ; - Core Debug Register
   28 00000000         ; - Core MPU Register
   29 00000000         ; - Core FPU Register
   30 00000000         ;*******************************************************
                       ***********************************************
   31 00000000         
   32 00000000         
   33 00000000         ; CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC
                       )
   34 00000000         
   35 00000000         ; Structure type to access the Nested Vectored Interrupt
                        Controller (NVIC).
   36 00000000         
   37 00000000 00000000 
                       NVIC_ISER0
                               EQU              0x000       ; Offset: 0x000 (R/
                                                            W)  Interrupt Set E
                                                            nable Register     
                                                                  
   38 00000000 00000080 
                       NVIC_ICER0
                               EQU              0x080       ; Offset: 0x080 (R/
                                                            W)  Interrupt Clear
                                                             Enable Register   



ARM Macro Assembler    Page 2 


                                                                  
   39 00000000 00000100 
                       NVIC_ISPR0
                               EQU              0x100       ; Offset: 0x100 (R/
                                                            W)  Interrupt Set P
                                                            ending Register    
                                                                  
   40 00000000 00000180 
                       NVIC_ICPR0
                               EQU              0x180       ; Offset: 0x180 (R/
                                                            W)  Interrupt Clear
                                                             Pending Register  
                                                                  
   41 00000000 00000200 
                       NVIC_IABR0
                               EQU              0x200       ; Offset: 0x200 (R/
                                                            W)  Interrupt Activ
                                                            e bit Register     
                                                                  
   42 00000000 00000300 
                       NVIC_IP0
                               EQU              0x300       ; Offset: 0x300 (R/
                                                            W)  Interrupt Prior
                                                            ity Register (8Bit 
                                                            wide) 
   43 00000000 00000300 
                       NVIC_IPR0
                               EQU              0x300       ; Offset: 0x300 (R/
                                                            W)  Interrupt Prior
                                                            ity Register (8Bit 
                                                            wide) 
   44 00000000 00000E00 
                       NVIC_STIR0
                               EQU              0xE00       ; Offset: 0xE00 ( /
                                                            W)  Software Trigge
                                                            r Interrupt Registe
                                                            r     
   45 00000000         
   46 00000000 00000000 
                       NVIC_ISER
                               EQU              0x000       ; Offset: 0x000 (R/
                                                            W)  Interrupt Set E
                                                            nable Register     
                                                                  
   47 00000000 00000080 
                       NVIC_ICER
                               EQU              0x080       ; Offset: 0x080 (R/
                                                            W)  Interrupt Clear
                                                             Enable Register   
                                                                  
   48 00000000 00000100 
                       NVIC_ISPR
                               EQU              0x100       ; Offset: 0x100 (R/
                                                            W)  Interrupt Set P
                                                            ending Register    
                                                                  
   49 00000000 00000180 
                       NVIC_ICPR
                               EQU              0x180       ; Offset: 0x180 (R/



ARM Macro Assembler    Page 3 


                                                            W)  Interrupt Clear
                                                             Pending Register  
                                                                  
   50 00000000 00000200 
                       NVIC_IABR
                               EQU              0x200       ; Offset: 0x200 (R/
                                                            W)  Interrupt Activ
                                                            e bit Register     
                                                                  
   51 00000000 00000300 
                       NVIC_IP EQU              0x300       ; Offset: 0x300 (R/
                                                            W)  Interrupt Prior
                                                            ity Register (8Bit 
                                                            wide)
   52 00000000 00000300 
                       NVIC_IPR
                               EQU              0x300       ; Offset: 0x300 (R/
                                                            W)  Interrupt Prior
                                                            ity Register (8Bit 
                                                            wide) 
   53 00000000 00000E00 
                       NVIC_STIR
                               EQU              0xE00       ; Offset: 0xE00 ( /
                                                            W)  Software Trigge
                                                            r Interrupt Registe
                                                            r 
   54 00000000         
   55 00000000         ; Software Triggered Interrupt Register Definitions 
   56 00000000 00000000 
                       NVIC_STIR_INTID_Pos
                               EQU              0           ; STIR: INTLINESNUM
                                                             Position 
   57 00000000 000001FF 
                       NVIC_STIR_INTID_Msk
                               EQU              (0x1FF << NVIC_STIR_INTID_Pos) 
                                                            ; STIR: INTLINESNUM
                                                             Mask 
   58 00000000         
   59 00000000         
   60 00000000         ; CMSIS_core_register
   61 00000000         ; CMSIS_SCB     System Control Block (SCB)
   62 00000000         
   63 00000000         ; Structure type to access the System Control Block (SCB
                       ).
   64 00000000         
   65 00000000 00000000 
                       SCB_CPUID
                               EQU              0x000       ; Offset: 0x000 (R/
                                                             )  CPUID Base Regi
                                                            ster               
                                                                               
                                                             
   66 00000000 00000004 
                       SCB_ICSR
                               EQU              0x004       ; Offset: 0x004 (R/
                                                            W)  Interrupt Contr
                                                            ol and State Regist
                                                            er                 
                                                             



ARM Macro Assembler    Page 4 


   67 00000000 00000008 
                       SCB_VTOR
                               EQU              0x008       ; Offset: 0x008 (R/
                                                            W)  Vector Table Of
                                                            fset Register      
                                                                               
                                                             
   68 00000000 0000000C 
                       SCB_AIRCR
                               EQU              0x00C       ; Offset: 0x00C (R/
                                                            W)  Application Int
                                                            errupt and Reset Co
                                                            ntrol Register     
                                                             
   69 00000000 00000010 
                       SCB_SCR EQU              0x010       ; Offset: 0x010 (R/
                                                            W)  System Control 
                                                            Register           
                                                                               
                                                             
   70 00000000 00000014 
                       SCB_CCR EQU              0x014       ; Offset: 0x014 (R/
                                                            W)  Configuration C
                                                            ontrol Register    
                                                                               
                                                             
   71 00000000 00000018 
                       SCB_SHP EQU              0x018       ; Offset: 0x018 (R/
                                                            W)  System Handlers
                                                             Priority Registers
                                                             (4-7, 8-11, 12-15)
                                                             
   72 00000000 00000024 
                       SCB_SHCSR
                               EQU              0x024       ; Offset: 0x024 (R/
                                                            W)  System Handler 
                                                            Control and State R
                                                            egister            
                                                             
   73 00000000 00000028 
                       SCB_CFSR
                               EQU              0x028       ; Offset: 0x028 (R/
                                                            W)  Configurable Fa
                                                            ult Status Register
                                                                               
                                                             
   74 00000000 0000002C 
                       SCB_HFSR
                               EQU              0x02C       ; Offset: 0x02C (R/
                                                            W)  HardFault Statu
                                                            s Register         
                                                                               
                                                             
   75 00000000 00000030 
                       SCB_DFSR
                               EQU              0x030       ; Offset: 0x030 (R/
                                                            W)  Debug Fault Sta
                                                            tus Register       
                                                                               



ARM Macro Assembler    Page 5 


                                                             
   76 00000000 00000034 
                       SCB_MMFAR
                               EQU              0x034       ; Offset: 0x034 (R/
                                                            W)  MemManage Fault
                                                             Address Register  
                                                                               
                                                             
   77 00000000 00000038 
                       SCB_BFAR
                               EQU              0x038       ; Offset: 0x038 (R/
                                                            W)  BusFault Addres
                                                            s Register         
                                                                               
                                                             
   78 00000000 0000003C 
                       SCB_AFSR
                               EQU              0x03C       ; Offset: 0x03C (R/
                                                            W)  Auxiliary Fault
                                                             Status Register   
                                                                               
                                                             
   79 00000000 00000040 
                       SCB_PFR EQU              0x040       ; Offset: 0x040 (R/
                                                             )  Processor Featu
                                                            re Register        
                                                                               
                                                             
   80 00000000 00000048 
                       SCB_DFR EQU              0x048       ; Offset: 0x048 (R/
                                                             )  Debug Feature R
                                                            egister            
                                                                               
                                                             
   81 00000000 0000004C 
                       SCB_ADR EQU              0x04C       ; Offset: 0x04C (R/
                                                             )  Auxiliary Featu
                                                            re Register        
                                                                               
                                                             
   82 00000000 00000050 
                       SCB_MMFR
                               EQU              0x050       ; Offset: 0x050 (R/
                                                             )  Memory Model Fe
                                                            ature Register     
                                                                               
                                                             
   83 00000000 00000060 
                       SCB_ISAR
                               EQU              0x060       ; Offset: 0x060 (R/
                                                             )  Instruction Set
                                                             Attributes Registe
                                                            r                  
                                                             
   84 00000000 00000088 
                       SCB_CPACR
                               EQU              0x088       ; Offset: 0x088 (R/
                                                            W)  Coprocessor Acc
                                                            ess Control Registe



ARM Macro Assembler    Page 6 


                                                            r                  
                                                             
   85 00000000         
   86 00000000         ; SCB CPUID Register Definitions 
   87 00000000 00000018 
                       SCB_CPUID_IMPLEMENTER_Pos
                               EQU              24          ; SCB CPUID: IMPLEM
                                                            ENTER Position 
   88 00000000 FF000000 
                       SCB_CPUID_IMPLEMENTER_Msk
                               EQU              (0xFF << SCB_CPUID_IMPLEMENTER_
Pos) 
                                                            ; SCB CPUID: IMPLEM
                                                            ENTER Mask 
   89 00000000         
   90 00000000 00000014 
                       SCB_CPUID_VARIANT_Pos
                               EQU              20          ; SCB CPUID: VARIAN
                                                            T Position 
   91 00000000 00F00000 
                       SCB_CPUID_VARIANT_Msk
                               EQU              (0xF << SCB_CPUID_VARIANT_Pos) 
                                                            ; SCB CPUID: VARIAN
                                                            T Mask 
   92 00000000         
   93 00000000 00000010 
                       SCB_CPUID_ARCHITECTURE_Pos
                               EQU              16          ; SCB CPUID: ARCHIT
                                                            ECTURE Position 
   94 00000000 000F0000 
                       SCB_CPUID_ARCHITECTURE_Msk
                               EQU              (0xF << SCB_CPUID_ARCHITECTURE_
Pos) 
                                                            ; SCB CPUID: ARCHIT
                                                            ECTURE Mask 
   95 00000000         
   96 00000000 00000004 
                       SCB_CPUID_PARTNO_Pos
                               EQU              4           ; SCB CPUID: PARTNO
                                                             Position 
   97 00000000 0000FFF0 
                       SCB_CPUID_PARTNO_Msk
                               EQU              (0xFFF << SCB_CPUID_PARTNO_Pos)
 
                                                            ; SCB CPUID: PARTNO
                                                             Mask 
   98 00000000         
   99 00000000 00000000 
                       SCB_CPUID_REVISION_Pos
                               EQU              0           ; SCB CPUID: REVISI
                                                            ON Position 
  100 00000000 0000000F 
                       SCB_CPUID_REVISION_Msk
                               EQU              (0xF << SCB_CPUID_REVISION_Pos)
 
                                                            ; SCB CPUID: REVISI
                                                            ON Mask 
  101 00000000         
  102 00000000         ; SCB Interrupt Control State Register Definitions 



ARM Macro Assembler    Page 7 


  103 00000000 0000001F 
                       SCB_ICSR_NMIPENDSET_Pos
                               EQU              31          ; SCB ICSR: NMIPEND
                                                            SET Position 
  104 00000000 80000000 
                       SCB_ICSR_NMIPENDSET_Msk
                               EQU              (0x1 << SCB_ICSR_NMIPENDSET_Pos
) 
                                                            ; SCB ICSR: NMIPEND
                                                            SET Mask 
  105 00000000         
  106 00000000 0000001C 
                       SCB_ICSR_PENDSVSET_Pos
                               EQU              28          ; SCB ICSR: PENDSVS
                                                            ET Position 
  107 00000000 10000000 
                       SCB_ICSR_PENDSVSET_Msk
                               EQU              (0x1 << SCB_ICSR_PENDSVSET_Pos)
 
                                                            ; SCB ICSR: PENDSVS
                                                            ET Mask 
  108 00000000         
  109 00000000 0000001B 
                       SCB_ICSR_PENDSVCLR_Pos
                               EQU              27          ; SCB ICSR: PENDSVC
                                                            LR Position 
  110 00000000 08000000 
                       SCB_ICSR_PENDSVCLR_Msk
                               EQU              (0x1 << SCB_ICSR_PENDSVCLR_Pos)
 
                                                            ; SCB ICSR: PENDSVC
                                                            LR Mask 
  111 00000000         
  112 00000000 0000001A 
                       SCB_ICSR_PENDSTSET_Pos
                               EQU              26          ; SCB ICSR: PENDSTS
                                                            ET Position 
  113 00000000 04000000 
                       SCB_ICSR_PENDSTSET_Msk
                               EQU              (0x1 << SCB_ICSR_PENDSTSET_Pos)
 
                                                            ; SCB ICSR: PENDSTS
                                                            ET Mask 
  114 00000000         
  115 00000000 00000019 
                       SCB_ICSR_PENDSTCLR_Pos
                               EQU              25          ; SCB ICSR: PENDSTC
                                                            LR Position 
  116 00000000 02000000 
                       SCB_ICSR_PENDSTCLR_Msk
                               EQU              (0x1 << SCB_ICSR_PENDSTCLR_Pos)
 
                                                            ; SCB ICSR: PENDSTC
                                                            LR Mask 
  117 00000000         
  118 00000000 00000017 
                       SCB_ICSR_ISRPREEMPT_Pos
                               EQU              23          ; SCB ICSR: ISRPREE
                                                            MPT Position 



ARM Macro Assembler    Page 8 


  119 00000000 00800000 
                       SCB_ICSR_ISRPREEMPT_Msk
                               EQU              (0x1 << SCB_ICSR_ISRPREEMPT_Pos
) 
                                                            ; SCB ICSR: ISRPREE
                                                            MPT Mask 
  120 00000000         
  121 00000000 00000016 
                       SCB_ICSR_ISRPENDING_Pos
                               EQU              22          ; SCB ICSR: ISRPEND
                                                            ING Position 
  122 00000000 00400000 
                       SCB_ICSR_ISRPENDING_Msk
                               EQU              (0x1 << SCB_ICSR_ISRPENDING_Pos
) 
                                                            ; SCB ICSR: ISRPEND
                                                            ING Mask 
  123 00000000         
  124 00000000 0000000C 
                       SCB_ICSR_VECTPENDING_Pos
                               EQU              12          ; SCB ICSR: VECTPEN
                                                            DING Position 
  125 00000000 001FF000 
                       SCB_ICSR_VECTPENDING_Msk
                               EQU              (0x1FF << SCB_ICSR_VECTPENDING_
Pos) 
                                                            ; SCB ICSR: VECTPEN
                                                            DING Mask 
  126 00000000         
  127 00000000 0000000B 
                       SCB_ICSR_RETTOBASE_Pos
                               EQU              11          ; SCB ICSR: RETTOBA
                                                            SE Position 
  128 00000000 00000800 
                       SCB_ICSR_RETTOBASE_Msk
                               EQU              (0x1 << SCB_ICSR_RETTOBASE_Pos)
 
                                                            ; SCB ICSR: RETTOBA
                                                            SE Mask 
  129 00000000         
  130 00000000 00000000 
                       SCB_ICSR_VECTACTIVE_Pos
                               EQU              0           ; SCB ICSR: VECTACT
                                                            IVE Position 
  131 00000000 000001FF 
                       SCB_ICSR_VECTACTIVE_Msk
                               EQU              (0x1FF << SCB_ICSR_VECTACTIVE_P
os) 
                                                            ; SCB ICSR: VECTACT
                                                            IVE Mask 
  132 00000000         
  133 00000000         ; SCB Vector Table Offset Register Definitions 
  134 00000000 00000007 
                       SCB_VTOR_TBLOFF_Pos
                               EQU              7           ; SCB VTOR: TBLOFF 
                                                            Position 
  135 00000000 FFFFFF80 
                       SCB_VTOR_TBLOFF_Msk
                               EQU              (0x1FFFFFF << SCB_VTOR_TBLOFF_P



ARM Macro Assembler    Page 9 


os) 
                                                            ; SCB VTOR: TBLOFF 
                                                            Mask 
  136 00000000         
  137 00000000         ; SCB Application Interrupt and Reset Control Register D
                       efinitions 
  138 00000000 00000010 
                       SCB_AIRCR_VECTKEY_Pos
                               EQU              16          ; SCB AIRCR: VECTKE
                                                            Y Position 
  139 00000000 FFFF0000 
                       SCB_AIRCR_VECTKEY_Msk
                               EQU              (0xFFFF << SCB_AIRCR_VECTKEY_Po
s) 
                                                            ; SCB AIRCR: VECTKE
                                                            Y Mask 
  140 00000000         
  141 00000000 00000010 
                       SCB_AIRCR_VECTKEYSTAT_Pos
                               EQU              16          ; SCB AIRCR: VECTKE
                                                            YSTAT Position 
  142 00000000 FFFF0000 
                       SCB_AIRCR_VECTKEYSTAT_Msk
                               EQU              (0xFFFF << SCB_AIRCR_VECTKEYSTA
T_Pos) 
                                                            ; SCB AIRCR: VECTKE
                                                            YSTAT Mask 
  143 00000000         
  144 00000000 0000000F 
                       SCB_AIRCR_ENDIANESS_Pos
                               EQU              15          ; SCB AIRCR: ENDIAN
                                                            ESS Position 
  145 00000000 00008000 
                       SCB_AIRCR_ENDIANESS_Msk
                               EQU              (0x1 << SCB_AIRCR_ENDIANESS_Pos
) 
                                                            ; SCB AIRCR: ENDIAN
                                                            ESS Mask 
  146 00000000         
  147 00000000 00000008 
                       SCB_AIRCR_PRIGROUP_Pos
                               EQU              8           ; SCB AIRCR: PRIGRO
                                                            UP Position 
  148 00000000 00000700 
                       SCB_AIRCR_PRIGROUP_Msk
                               EQU              (7 << SCB_AIRCR_PRIGROUP_Pos) ;
                                                             SCB AIRCR: PRIGROU
                                                            P Mask 
  149 00000000         
  150 00000000 00000002 
                       SCB_AIRCR_SYSRESETREQ_Pos
                               EQU              2           ; SCB AIRCR: SYSRES
                                                            ETREQ Position 
  151 00000000 00000004 
                       SCB_AIRCR_SYSRESETREQ_Msk
                               EQU              (0x1 << SCB_AIRCR_SYSRESETREQ_P
os) 
                                                            ; SCB AIRCR: SYSRES
                                                            ETREQ Mask 



ARM Macro Assembler    Page 10 


  152 00000000         
  153 00000000 00000001 
                       SCB_AIRCR_VECTCLRACTIVE_Pos
                               EQU              1           ; SCB AIRCR: VECTCL
                                                            RACTIVE Position 
  154 00000000 00000002 
                       SCB_AIRCR_VECTCLRACTIVE_Msk
                               EQU              (0x1 << SCB_AIRCR_VECTCLRACTIVE
_Pos) 
                                                            ; SCB AIRCR: VECTCL
                                                            RACTIVE Mask 
  155 00000000         
  156 00000000 00000000 
                       SCB_AIRCR_VECTRESET_Pos
                               EQU              0           ; SCB AIRCR: VECTRE
                                                            SET Position 
  157 00000000 00000001 
                       SCB_AIRCR_VECTRESET_Msk
                               EQU              (0x1 << SCB_AIRCR_VECTRESET_Pos
) 
                                                            ; SCB AIRCR: VECTRE
                                                            SET Mask 
  158 00000000         
  159 00000000         ; SCB System Control Register Definitions 
  160 00000000 00000004 
                       SCB_SCR_SEVONPEND_Pos
                               EQU              4           ; SCB SCR: SEVONPEN
                                                            D Position 
  161 00000000 00000010 
                       SCB_SCR_SEVONPEND_Msk
                               EQU              (0x1 << SCB_SCR_SEVONPEND_Pos) 
                                                            ; SCB SCR: SEVONPEN
                                                            D Mask 
  162 00000000         
  163 00000000 00000002 
                       SCB_SCR_SLEEPDEEP_Pos
                               EQU              2           ; SCB SCR: SLEEPDEE
                                                            P Position 
  164 00000000 00000004 
                       SCB_SCR_SLEEPDEEP_Msk
                               EQU              (0x1 << SCB_SCR_SLEEPDEEP_Pos) 
                                                            ; SCB SCR: SLEEPDEE
                                                            P Mask 
  165 00000000         
  166 00000000 00000001 
                       SCB_SCR_SLEEPONEXIT_Pos
                               EQU              1           ; SCB SCR: SLEEPONE
                                                            XIT Position 
  167 00000000 00000002 
                       SCB_SCR_SLEEPONEXIT_Msk
                               EQU              (0x1 << SCB_SCR_SLEEPONEXIT_Pos
) 
                                                            ; SCB SCR: SLEEPONE
                                                            XIT Mask 
  168 00000000         
  169 00000000         ; SCB Configuration Control Register Definitions 
  170 00000000 00000009 
                       SCB_CCR_STKALIGN_Pos
                               EQU              9           ; SCB CCR: STKALIGN



ARM Macro Assembler    Page 11 


                                                             Position 
  171 00000000 00000200 
                       SCB_CCR_STKALIGN_Msk
                               EQU              (0x1 << SCB_CCR_STKALIGN_Pos) ;
                                                             SCB CCR: STKALIGN 
                                                            Mask 
  172 00000000         
  173 00000000 00000008 
                       SCB_CCR_BFHFNMIGN_Pos
                               EQU              8           ; SCB CCR: BFHFNMIG
                                                            N Position 
  174 00000000 00000100 
                       SCB_CCR_BFHFNMIGN_Msk
                               EQU              (0x1 << SCB_CCR_BFHFNMIGN_Pos) 
                                                            ; SCB CCR: BFHFNMIG
                                                            N Mask 
  175 00000000         
  176 00000000 00000004 
                       SCB_CCR_DIV_0_TRP_Pos
                               EQU              4           ; SCB CCR: DIV_0_TR
                                                            P Position 
  177 00000000 00000010 
                       SCB_CCR_DIV_0_TRP_Msk
                               EQU              (0x1 << SCB_CCR_DIV_0_TRP_Pos) 
                                                            ; SCB CCR: DIV_0_TR
                                                            P Mask 
  178 00000000         
  179 00000000 00000003 
                       SCB_CCR_UNALIGN_TRP_Pos
                               EQU              3           ; SCB CCR: UNALIGN_
                                                            TRP Position 
  180 00000000 00000008 
                       SCB_CCR_UNALIGN_TRP_Msk
                               EQU              (0x1 << SCB_CCR_UNALIGN_TRP_Pos
) 
                                                            ; SCB CCR: UNALIGN_
                                                            TRP Mask 
  181 00000000         
  182 00000000 00000001 
                       SCB_CCR_USERSETMPEND_Pos
                               EQU              1           ; SCB CCR: USERSETM
                                                            PEND Position 
  183 00000000 00000002 
                       SCB_CCR_USERSETMPEND_Msk
                               EQU              (0x1 << SCB_CCR_USERSETMPEND_Po
s) 
                                                            ; SCB CCR: USERSETM
                                                            PEND Mask 
  184 00000000         
  185 00000000 00000000 
                       SCB_CCR_NONBASETHRDENA_Pos
                               EQU              0           ; SCB CCR: NONBASET
                                                            HRDENA Position 
  186 00000000 00000001 
                       SCB_CCR_NONBASETHRDENA_Msk
                               EQU              (0x1 << SCB_CCR_NONBASETHRDENA_
Pos) 
                                                            ; SCB CCR: NONBASET
                                                            HRDENA Mask 



ARM Macro Assembler    Page 12 


  187 00000000         
  188 00000000         ; SCB System Handler Control and State Register Definiti
                       ons 
  189 00000000 00000012 
                       SCB_SHCSR_USGFAULTENA_Pos
                               EQU              18          ; SCB SHCSR: USGFAU
                                                            LTENA Position 
  190 00000000 00040000 
                       SCB_SHCSR_USGFAULTENA_Msk
                               EQU              (0x1 << SCB_SHCSR_USGFAULTENA_P
os) 
                                                            ; SCB SHCSR: USGFAU
                                                            LTENA Mask 
  191 00000000         
  192 00000000 00000011 
                       SCB_SHCSR_BUSFAULTENA_Pos
                               EQU              17          ; SCB SHCSR: BUSFAU
                                                            LTENA Position 
  193 00000000 00020000 
                       SCB_SHCSR_BUSFAULTENA_Msk
                               EQU              (0x1 << SCB_SHCSR_BUSFAULTENA_P
os) 
                                                            ; SCB SHCSR: BUSFAU
                                                            LTENA Mask 
  194 00000000         
  195 00000000 00000010 
                       SCB_SHCSR_MEMFAULTENA_Pos
                               EQU              16          ; SCB SHCSR: MEMFAU
                                                            LTENA Position 
  196 00000000 00010000 
                       SCB_SHCSR_MEMFAULTENA_Msk
                               EQU              (0x1 << SCB_SHCSR_MEMFAULTENA_P
os) 
                                                            ; SCB SHCSR: MEMFAU
                                                            LTENA Mask 
  197 00000000         
  198 00000000 0000000F 
                       SCB_SHCSR_SVCALLPENDED_Pos
                               EQU              15          ; SCB SHCSR: SVCALL
                                                            PENDED Position 
  199 00000000 00008000 
                       SCB_SHCSR_SVCALLPENDED_Msk
                               EQU              (0x1 << SCB_SHCSR_SVCALLPENDED_
Pos) 
                                                            ; SCB SHCSR: SVCALL
                                                            PENDED Mask 
  200 00000000         
  201 00000000 0000000E 
                       SCB_SHCSR_BUSFAULTPENDED_Pos
                               EQU              14          ; SCB SHCSR: BUSFAU
                                                            LTPENDED Position 
  202 00000000 00004000 
                       SCB_SHCSR_BUSFAULTPENDED_Msk
                               EQU              (0x1 << SCB_SHCSR_BUSFAULTPENDE
D_Pos) 
                                                            ; SCB SHCSR: BUSFAU
                                                            LTPENDED Mask 
  203 00000000         
  204 00000000 0000000D 



ARM Macro Assembler    Page 13 


                       SCB_SHCSR_MEMFAULTPENDED_Pos
                               EQU              13          ; SCB SHCSR: MEMFAU
                                                            LTPENDED Position 
  205 00000000 00002000 
                       SCB_SHCSR_MEMFAULTPENDED_Msk
                               EQU              (0x1 << SCB_SHCSR_MEMFAULTPENDE
D_Pos) 
                                                            ; SCB SHCSR: MEMFAU
                                                            LTPENDED Mask 
  206 00000000         
  207 00000000 0000000C 
                       SCB_SHCSR_USGFAULTPENDED_Pos
                               EQU              12          ; SCB SHCSR: USGFAU
                                                            LTPENDED Position 
  208 00000000 00001000 
                       SCB_SHCSR_USGFAULTPENDED_Msk
                               EQU              (0x1 << SCB_SHCSR_USGFAULTPENDE
D_Pos) 
                                                            ; SCB SHCSR: USGFAU
                                                            LTPENDED Mask 
  209 00000000         
  210 00000000 0000000B 
                       SCB_SHCSR_SYSTICKACT_Pos
                               EQU              11          ; SCB SHCSR: SYSTIC
                                                            KACT Position 
  211 00000000 00000800 
                       SCB_SHCSR_SYSTICKACT_Msk
                               EQU              (0x1 << SCB_SHCSR_SYSTICKACT_Po
s) 
                                                            ; SCB SHCSR: SYSTIC
                                                            KACT Mask 
  212 00000000         
  213 00000000 0000000A 
                       SCB_SHCSR_PENDSVACT_Pos
                               EQU              10          ; SCB SHCSR: PENDSV
                                                            ACT Position 
  214 00000000 00000400 
                       SCB_SHCSR_PENDSVACT_Msk
                               EQU              (0x1 << SCB_SHCSR_PENDSVACT_Pos
) 
                                                            ; SCB SHCSR: PENDSV
                                                            ACT Mask 
  215 00000000         
  216 00000000 00000008 
                       SCB_SHCSR_MONITORACT_Pos
                               EQU              8           ; SCB SHCSR: MONITO
                                                            RACT Position 
  217 00000000 00000100 
                       SCB_SHCSR_MONITORACT_Msk
                               EQU              (0x1 << SCB_SHCSR_MONITORACT_Po
s) 
                                                            ; SCB SHCSR: MONITO
                                                            RACT Mask 
  218 00000000         
  219 00000000 00000007 
                       SCB_SHCSR_SVCALLACT_Pos
                               EQU              7           ; SCB SHCSR: SVCALL
                                                            ACT Position 
  220 00000000 00000080 



ARM Macro Assembler    Page 14 


                       SCB_SHCSR_SVCALLACT_Msk
                               EQU              (0x1 << SCB_SHCSR_SVCALLACT_Pos
) 
                                                            ; SCB SHCSR: SVCALL
                                                            ACT Mask 
  221 00000000         
  222 00000000 00000003 
                       SCB_SHCSR_USGFAULTACT_Pos
                               EQU              3           ; SCB SHCSR: USGFAU
                                                            LTACT Position 
  223 00000000 00000008 
                       SCB_SHCSR_USGFAULTACT_Msk
                               EQU              (0x1 << SCB_SHCSR_USGFAULTACT_P
os) 
                                                            ; SCB SHCSR: USGFAU
                                                            LTACT Mask 
  224 00000000         
  225 00000000 00000001 
                       SCB_SHCSR_BUSFAULTACT_Pos
                               EQU              1           ; SCB SHCSR: BUSFAU
                                                            LTACT Position 
  226 00000000 00000002 
                       SCB_SHCSR_BUSFAULTACT_Msk
                               EQU              (0x1 << SCB_SHCSR_BUSFAULTACT_P
os) 
                                                            ; SCB SHCSR: BUSFAU
                                                            LTACT Mask 
  227 00000000         
  228 00000000 00000000 
                       SCB_SHCSR_MEMFAULTACT_Pos
                               EQU              0           ; SCB SHCSR: MEMFAU
                                                            LTACT Position 
  229 00000000 00000001 
                       SCB_SHCSR_MEMFAULTACT_Msk
                               EQU              (0x1 << SCB_SHCSR_MEMFAULTACT_P
os) 
                                                            ; SCB SHCSR: MEMFAU
                                                            LTACT Mask 
  230 00000000         
  231 00000000         ; SCB Configurable Fault Status Registers Definitions 
  232 00000000 00000010 
                       SCB_CFSR_USGFAULTSR_Pos
                               EQU              16          ; SCB CFSR: Usage F
                                                            ault Status Registe
                                                            r Position 
  233 00000000 FFFF0000 
                       SCB_CFSR_USGFAULTSR_Msk
                               EQU              (0xFFFF << SCB_CFSR_USGFAULTSR_
Pos) 
                                                            ; SCB CFSR: Usage F
                                                            ault Status Registe
                                                            r Mask 
  234 00000000         
  235 00000000 00000008 
                       SCB_CFSR_BUSFAULTSR_Pos
                               EQU              8           ; SCB CFSR: Bus Fau
                                                            lt Status Register 
                                                            Position 
  236 00000000 0000FF00 



ARM Macro Assembler    Page 15 


                       SCB_CFSR_BUSFAULTSR_Msk
                               EQU              (0xFF << SCB_CFSR_BUSFAULTSR_Po
s) 
                                                            ; SCB CFSR: Bus Fau
                                                            lt Status Register 
                                                            Mask 
  237 00000000         
  238 00000000 00000000 
                       SCB_CFSR_MEMFAULTSR_Pos
                               EQU              0           ; SCB CFSR: Memory 
                                                            Manage Fault Status
                                                             Register Position 
                                                            
  239 00000000 000000FF 
                       SCB_CFSR_MEMFAULTSR_Msk
                               EQU              (0xFF << SCB_CFSR_MEMFAULTSR_Po
s) 
                                                            ; SCB CFSR: Memory 
                                                            Manage Fault Status
                                                             Register Mask 
  240 00000000         
  241 00000000         ; SCB Hard Fault Status Registers Definitions 
  242 00000000 0000001F 
                       SCB_HFSR_DEBUGEVT_Pos
                               EQU              31          ; SCB HFSR: DEBUGEV
                                                            T Position 
  243 00000000 80000000 
                       SCB_HFSR_DEBUGEVT_Msk
                               EQU              (0x1 << SCB_HFSR_DEBUGEVT_Pos) 
                                                            ; SCB HFSR: DEBUGEV
                                                            T Mask 
  244 00000000         
  245 00000000 0000001E 
                       SCB_HFSR_FORCED_Pos
                               EQU              30          ; SCB HFSR: FORCED 
                                                            Position 
  246 00000000 40000000 
                       SCB_HFSR_FORCED_Msk
                               EQU              (0x1 << SCB_HFSR_FORCED_Pos) ; 
                                                            SCB HFSR: FORCED Ma
                                                            sk 
  247 00000000         
  248 00000000 00000001 
                       SCB_HFSR_VECTTBL_Pos
                               EQU              1           ; SCB HFSR: VECTTBL
                                                             Position 
  249 00000000 00000002 
                       SCB_HFSR_VECTTBL_Msk
                               EQU              (0x1 << SCB_HFSR_VECTTBL_Pos) ;
                                                             SCB HFSR: VECTTBL 
                                                            Mask 
  250 00000000         
  251 00000000         ; SCB Debug Fault Status Register Definitions 
  252 00000000 00000004 
                       SCB_DFSR_EXTERNAL_Pos
                               EQU              4           ; SCB DFSR: EXTERNA
                                                            L Position 
  253 00000000 00000010 
                       SCB_DFSR_EXTERNAL_Msk



ARM Macro Assembler    Page 16 


                               EQU              (0x1 << SCB_DFSR_EXTERNAL_Pos) 
                                                            ; SCB DFSR: EXTERNA
                                                            L Mask 
  254 00000000         
  255 00000000 00000003 
                       SCB_DFSR_VCATCH_Pos
                               EQU              3           ; SCB DFSR: VCATCH 
                                                            Position 
  256 00000000 00000008 
                       SCB_DFSR_VCATCH_Msk
                               EQU              (0x1 << SCB_DFSR_VCATCH_Pos) ; 
                                                            SCB DFSR: VCATCH Ma
                                                            sk 
  257 00000000         
  258 00000000 00000002 
                       SCB_DFSR_DWTTRAP_Pos
                               EQU              2           ; SCB DFSR: DWTTRAP
                                                             Position 
  259 00000000 00000004 
                       SCB_DFSR_DWTTRAP_Msk
                               EQU              (0x1 << SCB_DFSR_DWTTRAP_Pos) ;
                                                             SCB DFSR: DWTTRAP 
                                                            Mask 
  260 00000000         
  261 00000000 00000001 
                       SCB_DFSR_BKPT_Pos
                               EQU              1           ; SCB DFSR: BKPT Po
                                                            sition 
  262 00000000 00000002 
                       SCB_DFSR_BKPT_Msk
                               EQU              (0x1 << SCB_DFSR_BKPT_Pos) ; SC
                                                            B DFSR: BKPT Mask 
  263 00000000         
  264 00000000 00000000 
                       SCB_DFSR_HALTED_Pos
                               EQU              0           ; SCB DFSR: HALTED 
                                                            Position 
  265 00000000 00000001 
                       SCB_DFSR_HALTED_Msk
                               EQU              (0x1 << SCB_DFSR_HALTED_Pos) ; 
                                                            SCB DFSR: HALTED Ma
                                                            sk 
  266 00000000         
  267 00000000         
  268 00000000         
  269 00000000         
  270 00000000         ; CMSIS_core_register
  271 00000000         ; CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
  272 00000000         ; Type definitions for the System Control and ID Registe
                       r not in the SCB
  273 00000000         ; Structure type to access the System Control and ID Reg
                       ister not in the SCB.
  274 00000000         
  275 00000000 00000004 
                       SCnSCB_ICTR
                               EQU              0x004       ; Offset: 0x004 (R/
                                                             )  Interrupt Contr
                                                            oller Type Register
                                                                  



ARM Macro Assembler    Page 17 


  276 00000000 00000008 
                       SCnSCB_ACTLR
                               EQU              0x008       ; Offset: 0x008 (R/
                                                            W)  Auxiliary Contr
                                                            ol Register        
                                                                  
  277 00000000         
  278 00000000         ; Interrupt Controller Type Register Definitions 
  279 00000000 00000000 
                       SCnSCB_ICTR_INTLINESNUM_Pos
                               EQU              0           ; ICTR: INTLINESNUM
                                                             Position 
  280 00000000 0000000F 
                       SCnSCB_ICTR_INTLINESNUM_Msk
                               EQU              (0xF << SCnSCB_ICTR_INTLINESNUM
_Pos) 
                                                            ; ICTR: INTLINESNUM
                                                             Mask 
  281 00000000         
  282 00000000         ; Auxiliary Control Register Definitions 
  283 00000000 00000009 
                       SCnSCB_ACTLR_DISOOFP_Pos
                               EQU              9           ; ACTLR: DISOOFP Po
                                                            sition 
  284 00000000 00000200 
                       SCnSCB_ACTLR_DISOOFP_Msk
                               EQU              (0x1 << SCnSCB_ACTLR_DISOOFP_Po
s) 
                                                            ; ACTLR: DISOOFP Ma
                                                            sk 
  285 00000000         
  286 00000000 00000008 
                       SCnSCB_ACTLR_DISFPCA_Pos
                               EQU              8           ; ACTLR: DISFPCA Po
                                                            sition 
  287 00000000 00000100 
                       SCnSCB_ACTLR_DISFPCA_Msk
                               EQU              (0x1 << SCnSCB_ACTLR_DISFPCA_Po
s) 
                                                            ; ACTLR: DISFPCA Ma
                                                            sk 
  288 00000000         
  289 00000000 00000002 
                       SCnSCB_ACTLR_DISFOLD_Pos
                               EQU              2           ; ACTLR: DISFOLD Po
                                                            sition 
  290 00000000 00000004 
                       SCnSCB_ACTLR_DISFOLD_Msk
                               EQU              (0x1 << SCnSCB_ACTLR_DISFOLD_Po
s) 
                                                            ; ACTLR: DISFOLD Ma
                                                            sk 
  291 00000000         
  292 00000000 00000001 
                       SCnSCB_ACTLR_DISDEFWBUF_Pos
                               EQU              1           ; ACTLR: DISDEFWBUF
                                                             Position 
  293 00000000 00000002 
                       SCnSCB_ACTLR_DISDEFWBUF_Msk



ARM Macro Assembler    Page 18 


                               EQU              (0x1 << SCnSCB_ACTLR_DISDEFWBUF
_Pos) 
                                                            ; ACTLR: DISDEFWBUF
                                                             Mask 
  294 00000000         
  295 00000000 00000000 
                       SCnSCB_ACTLR_DISMCYCINT_Pos
                               EQU              0           ; ACTLR: DISMCYCINT
                                                             Position 
  296 00000000 00000001 
                       SCnSCB_ACTLR_DISMCYCINT_Msk
                               EQU              (0x1 << SCnSCB_ACTLR_DISMCYCINT
_Pos) 
                                                            ; ACTLR: DISMCYCINT
                                                             Mask 
  297 00000000         
  298 00000000         
  299 00000000         ;CMSIS_core_register
  300 00000000         ; CMSIS_SysTick     System Tick Timer (SysTick)
  301 00000000         ; Type definitions for the System Timer Registers.
  302 00000000         
  303 00000000         ; Structure type to access the System Timer (SysTick).
  304 00000000         
  305 00000000         
  306 00000000 00000000 
                       SysTick_CTRL
                               EQU              0x000       ; Offset: 0x000 (R/
                                                            W)  SysTick Control
                                                             and Status Registe
                                                            r 
  307 00000000 00000004 
                       SysTick_LOAD
                               EQU              0x004       ; Offset: 0x004 (R/
                                                            W)  SysTick Reload 
                                                            Value Register     
                                                              
  308 00000000 00000008 
                       SysTick_VAL
                               EQU              0x008       ; Offset: 0x008 (R/
                                                            W)  SysTick Current
                                                             Value Register    
                                                              
  309 00000000 0000000C 
                       SysTick_CALIB
                               EQU              0x00C       ; Offset: 0x00C (R/
                                                             )  SysTick Calibra
                                                            tion Register      
                                                              
  310 00000000         
  311 00000000         ; SysTick Control / Status Register Definitions 
  312 00000000 00000010 
                       SysTick_CTRL_COUNTFLAG_Pos
                               EQU              16          ; SysTick CTRL: COU
                                                            NTFLAG Position 
  313 00000000 00010000 
                       SysTick_CTRL_COUNTFLAG_Msk
                               EQU              (0x1 << SysTick_CTRL_COUNTFLAG_
Pos) 
                                                            ; SysTick CTRL: COU



ARM Macro Assembler    Page 19 


                                                            NTFLAG Mask 
  314 00000000         
  315 00000000 00000002 
                       SysTick_CTRL_CLKSOURCE_Pos
                               EQU              2           ; SysTick CTRL: CLK
                                                            SOURCE Position 
  316 00000000 00000004 
                       SysTick_CTRL_CLKSOURCE_Msk
                               EQU              (0x1 << SysTick_CTRL_CLKSOURCE_
Pos) 
                                                            ; SysTick CTRL: CLK
                                                            SOURCE Mask 
  317 00000000         
  318 00000000 00000001 
                       SysTick_CTRL_TICKINT_Pos
                               EQU              1           ; SysTick CTRL: TIC
                                                            KINT Position 
  319 00000000 00000002 
                       SysTick_CTRL_TICKINT_Msk
                               EQU              (0x1 << SysTick_CTRL_TICKINT_Po
s) 
                                                            ; SysTick CTRL: TIC
                                                            KINT Mask 
  320 00000000         
  321 00000000 00000000 
                       SysTick_CTRL_ENABLE_Pos
                               EQU              0           ; SysTick CTRL: ENA
                                                            BLE Position 
  322 00000000 00000001 
                       SysTick_CTRL_ENABLE_Msk
                               EQU              (0x1 << SysTick_CTRL_ENABLE_Pos
) 
                                                            ; SysTick CTRL: ENA
                                                            BLE Mask 
  323 00000000         
  324 00000000         ; SysTick Reload Register Definitions 
  325 00000000 00000000 
                       SysTick_LOAD_RELOAD_Pos
                               EQU              0           ; SysTick LOAD: REL
                                                            OAD Position 
  326 00000000 00FFFFFF 
                       SysTick_LOAD_RELOAD_Msk
                               EQU              (0xFFFFFF << SysTick_LOAD_RELOA
D_Pos) 
                                                            ; SysTick LOAD: REL
                                                            OAD Mask 
  327 00000000         
  328 00000000         ; SysTick Current Register Definitions 
  329 00000000 00000000 
                       SysTick_VAL_CURRENT_Pos
                               EQU              0           ; SysTick VAL: CURR
                                                            ENT Position 
  330 00000000 00FFFFFF 
                       SysTick_VAL_CURRENT_Msk
                               EQU              (0xFFFFFF << SysTick_VAL_CURREN
T_Pos) 
                                                            ; SysTick VAL: CURR
                                                            ENT Mask 
  331 00000000         



ARM Macro Assembler    Page 20 


  332 00000000         ; SysTick Calibration Register Definitions 
  333 00000000 0000001F 
                       SysTick_CALIB_NOREF_Pos
                               EQU              31          ; SysTick CALIB: NO
                                                            REF Position 
  334 00000000 80000000 
                       SysTick_CALIB_NOREF_Msk
                               EQU              (0x1 << SysTick_CALIB_NOREF_Pos
) 
                                                            ; SysTick CALIB: NO
                                                            REF Mask 
  335 00000000         
  336 00000000 0000001E 
                       SysTick_CALIB_SKEW_Pos
                               EQU              30          ; SysTick CALIB: SK
                                                            EW Position 
  337 00000000 40000000 
                       SysTick_CALIB_SKEW_Msk
                               EQU              (0x1 << SysTick_CALIB_SKEW_Pos)
 
                                                            ; SysTick CALIB: SK
                                                            EW Mask 
  338 00000000         
  339 00000000 00000000 
                       SysTick_CALIB_TENMS_Pos
                               EQU              0           ; SysTick CALIB: TE
                                                            NMS Position 
  340 00000000 00FFFFFF 
                       SysTick_CALIB_TENMS_Msk
                               EQU              (0xFFFFFF << SysTick_CALIB_TENM
S_Pos) 
                                                            ; SysTick CALIB: TE
                                                            NMS Mask 
  341 00000000         
  342 00000000         
  343 00000000         ;CMSIS_core_register
  344 00000000         ; CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
  345 00000000         ; Type definitions for the Instrumentation Trace Macroce
                       ll (ITM)
  346 00000000         
  347 00000000         ; Structure type to access the Instrumentation Trace Mac
                       rocell Register (ITM).
  348 00000000         
  349 00000000 00000000 
                       ITM_PORT
                               EQU              0x000       ; Offset: 0x000 ( /
                                                            W)  ITM Stimulus Po
                                                            rt Registers       
                                                                    
  350 00000000 00000E00 
                       ITM_TER EQU              0xE00       ; Offset: 0xE00 (R/
                                                            W)  ITM Trace Enabl
                                                            e Register         
                                                                    
  351 00000000 00000E40 
                       ITM_TPR EQU              0xE40       ; Offset: 0xE40 (R/
                                                            W)  ITM Trace Privi
                                                            lege Register      
                                                                    



ARM Macro Assembler    Page 21 


  352 00000000 00000E80 
                       ITM_TCR EQU              0xE80       ; Offset: 0xE80 (R/
                                                            W)  ITM Trace Contr
                                                            ol Register        
                                                                    
  353 00000000 00000EF8 
                       ITM_IWR EQU              0xEF8       ; Offset: 0xEF8 ( /
                                                            W)  ITM Integration
                                                             Write Register    
                                                                    
  354 00000000 00000EFC 
                       ITM_IRR EQU              0xEFC       ; Offset: 0xEFC (R/
                                                             )  ITM Integration
                                                             Read Register     
                                                                    
  355 00000000 00000F00 
                       ITM_IMCR
                               EQU              0xF00       ; Offset: 0xF00 (R/
                                                            W)  ITM Integration
                                                             Mode Control Regis
                                                            ter     
  356 00000000 00000FB0 
                       ITM_LAR EQU              0xFB0       ; Offset: 0xFB0 ( /
                                                            W)  ITM Lock Access
                                                             Register          
                                                                    
  357 00000000 00000FB4 
                       ITM_LSR EQU              0xFB4       ; Offset: 0xFB4 (R/
                                                             )  ITM Lock Status
                                                             Register          
                                                                    
  358 00000000 00000FD0 
                       ITM_PID4
                               EQU              0xFD0       ; Offset: 0xFD0 (R/
                                                             )  ITM Peripheral 
                                                            Identification Regi
                                                            ster #4 
  359 00000000 00000FD4 
                       ITM_PID5
                               EQU              0xFD4       ; Offset: 0xFD4 (R/
                                                             )  ITM Peripheral 
                                                            Identification Regi
                                                            ster #5 
  360 00000000 00000FD5 
                       ITM_PID6
                               EQU              0xFD5       ; Offset: 0xFD8 (R/
                                                             )  ITM Peripheral 
                                                            Identification Regi
                                                            ster #6 
  361 00000000 00000FDC 
                       ITM_PID7
                               EQU              0xFDC       ; Offset: 0xFDC (R/
                                                             )  ITM Peripheral 
                                                            Identification Regi
                                                            ster #7 
  362 00000000 00000FE0 
                       ITM_PID0
                               EQU              0xFE0       ; Offset: 0xFE0 (R/
                                                             )  ITM Peripheral 



ARM Macro Assembler    Page 22 


                                                            Identification Regi
                                                            ster #0 
  363 00000000 00000FE4 
                       ITM_PID1
                               EQU              0xFE4       ; Offset: 0xFE4 (R/
                                                             )  ITM Peripheral 
                                                            Identification Regi
                                                            ster #1 
  364 00000000 00000FE8 
                       ITM_PID2
                               EQU              0xFE8       ; Offset: 0xFE8 (R/
                                                             )  ITM Peripheral 
                                                            Identification Regi
                                                            ster #2 
  365 00000000 00000FEC 
                       ITM_PID3
                               EQU              0xFEC       ; Offset: 0xFEC (R/
                                                             )  ITM Peripheral 
                                                            Identification Regi
                                                            ster #3 
  366 00000000 00000FF0 
                       ITM_CID0
                               EQU              0xFF0       ; Offset: 0xFF0 (R/
                                                             )  ITM Component  
                                                            Identification Regi
                                                            ster #0 
  367 00000000 00000FF4 
                       ITM_CID1
                               EQU              0xFF4       ; Offset: 0xFF4 (R/
                                                             )  ITM Component  
                                                            Identification Regi
                                                            ster #1 
  368 00000000 00000FF8 
                       ITM_CID2
                               EQU              0xFF8       ; Offset: 0xFF8 (R/
                                                             )  ITM Component  
                                                            Identification Regi
                                                            ster #2 
  369 00000000 00000FFC 
                       ITM_CID3
                               EQU              0xFFC       ; Offset: 0xFFC (R/
                                                             )  ITM Component  
                                                            Identification Regi
                                                            ster #3 
  370 00000000         
  371 00000000         ; ITM Trace Privilege Register Definitions 
  372 00000000 00000000 
                       ITM_TPR_PRIVMASK_Pos
                               EQU              0           ; ITM TPR: PRIVMASK
                                                             Position 
  373 00000000 0000000F 
                       ITM_TPR_PRIVMASK_Msk
                               EQU              (0xF << ITM_TPR_PRIVMASK_Pos) ;
                                                             ITM TPR: PRIVMASK 
                                                            Mask 
  374 00000000         
  375 00000000         ; ITM Trace Control Register Definitions 
  376 00000000 00000017 
                       ITM_TCR_BUSY_Pos



ARM Macro Assembler    Page 23 


                               EQU              23          ; ITM TCR: BUSY Pos
                                                            ition 
  377 00000000 00800000 
                       ITM_TCR_BUSY_Msk
                               EQU              (0x1 << ITM_TCR_BUSY_Pos) ; ITM
                                                             TCR: BUSY Mask 
  378 00000000         
  379 00000000 00000010 
                       ITM_TCR_TraceBusID_Pos
                               EQU              16          ; ITM TCR: ATBID Po
                                                            sition 
  380 00000000 007F0000 
                       ITM_TCR_TraceBusID_Msk
                               EQU              (0x7F << ITM_TCR_TraceBusID_Pos
) 
                                                            ; ITM TCR: ATBID Ma
                                                            sk 
  381 00000000         
  382 00000000 0000000A 
                       ITM_TCR_GTSFREQ_Pos
                               EQU              10          ; ITM TCR: Global t
                                                            imestamp frequency 
                                                            Position 
  383 00000000 00000C00 
                       ITM_TCR_GTSFREQ_Msk
                               EQU              (3 << ITM_TCR_GTSFREQ_Pos) ; IT
                                                            M TCR: Global times
                                                            tamp frequency Mask
                                                             
  384 00000000         
  385 00000000 00000008 
                       ITM_TCR_TSPrescale_Pos
                               EQU              8           ; ITM TCR: TSPresca
                                                            le Position 
  386 00000000 00000300 
                       ITM_TCR_TSPrescale_Msk
                               EQU              (3 << ITM_TCR_TSPrescale_Pos) ;
                                                             ITM TCR: TSPrescal
                                                            e Mask 
  387 00000000         
  388 00000000 00000004 
                       ITM_TCR_SWOENA_Pos
                               EQU              4           ; ITM TCR: SWOENA P
                                                            osition 
  389 00000000 00000010 
                       ITM_TCR_SWOENA_Msk
                               EQU              (0x1 << ITM_TCR_SWOENA_Pos) ; I
                                                            TM TCR: SWOENA Mask
                                                             
  390 00000000         
  391 00000000 00000003 
                       ITM_TCR_DWTENA_Pos
                               EQU              3           ; ITM TCR: DWTENA P
                                                            osition 
  392 00000000 00000008 
                       ITM_TCR_DWTENA_Msk
                               EQU              (0x1 << ITM_TCR_DWTENA_Pos) ; I
                                                            TM TCR: DWTENA Mask
                                                             



ARM Macro Assembler    Page 24 


  393 00000000         
  394 00000000 00000002 
                       ITM_TCR_SYNCENA_Pos
                               EQU              2           ; ITM TCR: SYNCENA 
                                                            Position 
  395 00000000 00000004 
                       ITM_TCR_SYNCENA_Msk
                               EQU              (0x1 << ITM_TCR_SYNCENA_Pos) ; 
                                                            ITM TCR: SYNCENA Ma
                                                            sk 
  396 00000000         
  397 00000000 00000001 
                       ITM_TCR_TSENA_Pos
                               EQU              1           ; ITM TCR: TSENA Po
                                                            sition 
  398 00000000 00000002 
                       ITM_TCR_TSENA_Msk
                               EQU              (0x1 << ITM_TCR_TSENA_Pos) ; IT
                                                            M TCR: TSENA Mask 
  399 00000000         
  400 00000000 00000000 
                       ITM_TCR_ITMENA_Pos
                               EQU              0           ; ITM TCR: ITM Enab
                                                            le bit Position 
  401 00000000 00000001 
                       ITM_TCR_ITMENA_Msk
                               EQU              (0x1 << ITM_TCR_ITMENA_Pos) ; I
                                                            TM TCR: ITM Enable 
                                                            bit Mask 
  402 00000000         
  403 00000000         ; ITM Integration Write Register Definitions 
  404 00000000 00000000 
                       ITM_IWR_ATVALIDM_Pos
                               EQU              0           ; ITM IWR: ATVALIDM
                                                             Position 
  405 00000000 00000001 
                       ITM_IWR_ATVALIDM_Msk
                               EQU              (0x1 << ITM_IWR_ATVALIDM_Pos) ;
                                                             ITM IWR: ATVALIDM 
                                                            Mask 
  406 00000000         
  407 00000000         ; ITM Integration Read Register Definitions 
  408 00000000 00000000 
                       ITM_IRR_ATREADYM_Pos
                               EQU              0           ; ITM IRR: ATREADYM
                                                             Position 
  409 00000000 00000001 
                       ITM_IRR_ATREADYM_Msk
                               EQU              (0x1 << ITM_IRR_ATREADYM_Pos) ;
                                                             ITM IRR: ATREADYM 
                                                            Mask 
  410 00000000         
  411 00000000         ; ITM Integration Mode Control Register Definitions 
  412 00000000 00000000 
                       ITM_IMCR_INTEGRATION_Pos
                               EQU              0           ; ITM IMCR: INTEGRA
                                                            TION Position 
  413 00000000 00000001 
                       ITM_IMCR_INTEGRATION_Msk



ARM Macro Assembler    Page 25 


                               EQU              (0x1 << ITM_IMCR_INTEGRATION_Po
s) 
                                                            ; ITM IMCR: INTEGRA
                                                            TION Mask 
  414 00000000         
  415 00000000         ; ITM Lock Status Register Definitions 
  416 00000000 00000002 
                       ITM_LSR_ByteAcc_Pos
                               EQU              2           ; ITM LSR: ByteAcc 
                                                            Position 
  417 00000000 00000004 
                       ITM_LSR_ByteAcc_Msk
                               EQU              (0x1 << ITM_LSR_ByteAcc_Pos) ; 
                                                            ITM LSR: ByteAcc Ma
                                                            sk 
  418 00000000         
  419 00000000 00000001 
                       ITM_LSR_Access_Pos
                               EQU              1           ; ITM LSR: Access P
                                                            osition 
  420 00000000 00000002 
                       ITM_LSR_Access_Msk
                               EQU              (0x1 << ITM_LSR_Access_Pos) ; I
                                                            TM LSR: Access Mask
                                                             
  421 00000000         
  422 00000000 00000000 
                       ITM_LSR_Present_Pos
                               EQU              0           ; ITM LSR: Present 
                                                            Position 
  423 00000000 00000001 
                       ITM_LSR_Present_Msk
                               EQU              (0x1 << ITM_LSR_Present_Pos) ; 
                                                            ITM LSR: Present Ma
                                                            sk 
  424 00000000         
  425 00000000         ;CMSIS_core_register
  426 00000000         ; CMSIS_DWT     Data Watchpoint and Trace (DWT)
  427 00000000         ; Type definitions for the Data Watchpoint and Trace (DW
                       T)
  428 00000000         ; Structure type to access the Data Watchpoint and Trace
                        Register (DWT).
  429 00000000         
  430 00000000 00000000 
                       DWT_CTRL
                               EQU              0x000       ; Offset: 0x000 (R/
                                                            W)  Control Registe
                                                            r                  
                                                                    
  431 00000000 00000004 
                       DWT_CYCCNT
                               EQU              0x004       ; Offset: 0x004 (R/
                                                            W)  Cycle Count Reg
                                                            ister              
                                                                    
  432 00000000 00000008 
                       DWT_CPICNT
                               EQU              0x008       ; Offset: 0x008 (R/
                                                            W)  CPI Count Regis



ARM Macro Assembler    Page 26 


                                                            ter                
                                                                    
  433 00000000 0000000C 
                       DWT_EXCCNT
                               EQU              0x00C       ; Offset: 0x00C (R/
                                                            W)  Exception Overh
                                                            ead Count Register 
                                                                    
  434 00000000 00000010 
                       DWT_SLEEPCNT
                               EQU              0x010       ; Offset: 0x010 (R/
                                                            W)  Sleep Count Reg
                                                            ister              
                                                                    
  435 00000000 00000014 
                       DWT_LSUCNT
                               EQU              0x014       ; Offset: 0x014 (R/
                                                            W)  LSU Count Regis
                                                            ter                
                                                                    
  436 00000000 00000018 
                       DWT_FOLDCNT
                               EQU              0x018       ; Offset: 0x018 (R/
                                                            W)  Folded-instruct
                                                            ion Count Register 
                                                                    
  437 00000000 0000001C 
                       DWT_PCSR
                               EQU              0x01C       ; Offset: 0x01C (R/
                                                             )  Program Counter
                                                             Sample Register   
                                                                    
  438 00000000 00000020 
                       DWT_COMP0
                               EQU              0x020       ; Offset: 0x020 (R/
                                                            W)  Comparator Regi
                                                            ster 0             
                                                                    
  439 00000000 00000024 
                       DWT_MASK0
                               EQU              0x024       ; Offset: 0x024 (R/
                                                            W)  Mask Register 0
                                                                               
                                                                    
  440 00000000 00000028 
                       DWT_FUNCTION0
                               EQU              0x028       ; Offset: 0x028 (R/
                                                            W)  Function Regist
                                                            er 0               
                                                                    
  441 00000000 00000030 
                       DWT_COMP1
                               EQU              0x030       ; Offset: 0x030 (R/
                                                            W)  Comparator Regi
                                                            ster 1             
                                                                    
  442 00000000 00000034 
                       DWT_MASK1
                               EQU              0x034       ; Offset: 0x034 (R/



ARM Macro Assembler    Page 27 


                                                            W)  Mask Register 1
                                                                               
                                                                    
  443 00000000 00000038 
                       DWT_FUNCTION1
                               EQU              0x038       ; Offset: 0x038 (R/
                                                            W)  Function Regist
                                                            er 1               
                                                                    
  444 00000000 00000040 
                       DWT_COMP2
                               EQU              0x040       ; Offset: 0x040 (R/
                                                            W)  Comparator Regi
                                                            ster 2             
                                                                    
  445 00000000 00000044 
                       DWT_MASK2
                               EQU              0x044       ; Offset: 0x044 (R/
                                                            W)  Mask Register 2
                                                                               
                                                                    
  446 00000000 00000048 
                       DWT_FUNCTION2
                               EQU              0x048       ; Offset: 0x048 (R/
                                                            W)  Function Regist
                                                            er 2               
                                                                    
  447 00000000 00000050 
                       DWT_COMP3
                               EQU              0x050       ; Offset: 0x050 (R/
                                                            W)  Comparator Regi
                                                            ster 3             
                                                                    
  448 00000000 00000054 
                       DWT_MASK3
                               EQU              0x054       ; Offset: 0x054 (R/
                                                            W)  Mask Register 3
                                                                               
                                                                    
  449 00000000 00000058 
                       DWT_FUNCTION3
                               EQU              0x058       ; Offset: 0x058 (R/
                                                            W)  Function Regist
                                                            er 3               
                                                                    
  450 00000000         
  451 00000000         ; DWT Control Register Definitions 
  452 00000000 0000001C 
                       DWT_CTRL_NUMCOMP_Pos
                               EQU              28          ; DWT CTRL: NUMCOMP
                                                             Position 
  453 00000000 F0000000 
                       DWT_CTRL_NUMCOMP_Msk
                               EQU              (0xF << DWT_CTRL_NUMCOMP_Pos) ;
                                                             DWT CTRL: NUMCOMP 
                                                            Mask 
  454 00000000         
  455 00000000 0000001B 
                       DWT_CTRL_NOTRCPKT_Pos



ARM Macro Assembler    Page 28 


                               EQU              27          ; DWT CTRL: NOTRCPK
                                                            T Position 
  456 00000000 08000000 
                       DWT_CTRL_NOTRCPKT_Msk
                               EQU              (0x1 << DWT_CTRL_NOTRCPKT_Pos) 
                                                            ; DWT CTRL: NOTRCPK
                                                            T Mask 
  457 00000000         
  458 00000000 0000001A 
                       DWT_CTRL_NOEXTTRIG_Pos
                               EQU              26          ; DWT CTRL: NOEXTTR
                                                            IG Position 
  459 00000000 04000000 
                       DWT_CTRL_NOEXTTRIG_Msk
                               EQU              (0x1 << DWT_CTRL_NOEXTTRIG_Pos)
 
                                                            ; DWT CTRL: NOEXTTR
                                                            IG Mask 
  460 00000000         
  461 00000000 00000019 
                       DWT_CTRL_NOCYCCNT_Pos
                               EQU              25          ; DWT CTRL: NOCYCCN
                                                            T Position 
  462 00000000 02000000 
                       DWT_CTRL_NOCYCCNT_Msk
                               EQU              (0x1 << DWT_CTRL_NOCYCCNT_Pos) 
                                                            ; DWT CTRL: NOCYCCN
                                                            T Mask 
  463 00000000         
  464 00000000 00000018 
                       DWT_CTRL_NOPRFCNT_Pos
                               EQU              24          ; DWT CTRL: NOPRFCN
                                                            T Position 
  465 00000000 01000000 
                       DWT_CTRL_NOPRFCNT_Msk
                               EQU              (0x1 << DWT_CTRL_NOPRFCNT_Pos) 
                                                            ; DWT CTRL: NOPRFCN
                                                            T Mask 
  466 00000000         
  467 00000000 00000016 
                       DWT_CTRL_CYCEVTENA_Pos
                               EQU              22          ; DWT CTRL: CYCEVTE
                                                            NA Position 
  468 00000000 00400000 
                       DWT_CTRL_CYCEVTENA_Msk
                               EQU              (0x1 << DWT_CTRL_CYCEVTENA_Pos)
 
                                                            ; DWT CTRL: CYCEVTE
                                                            NA Mask 
  469 00000000         
  470 00000000 00000015 
                       DWT_CTRL_FOLDEVTENA_Pos
                               EQU              21          ; DWT CTRL: FOLDEVT
                                                            ENA Position 
  471 00000000 00200000 
                       DWT_CTRL_FOLDEVTENA_Msk
                               EQU              (0x1 << DWT_CTRL_FOLDEVTENA_Pos
) 
                                                            ; DWT CTRL: FOLDEVT



ARM Macro Assembler    Page 29 


                                                            ENA Mask 
  472 00000000         
  473 00000000 00000014 
                       DWT_CTRL_LSUEVTENA_Pos
                               EQU              20          ; DWT CTRL: LSUEVTE
                                                            NA Position 
  474 00000000 00100000 
                       DWT_CTRL_LSUEVTENA_Msk
                               EQU              (0x1 << DWT_CTRL_LSUEVTENA_Pos)
 
                                                            ; DWT CTRL: LSUEVTE
                                                            NA Mask 
  475 00000000         
  476 00000000 00000013 
                       DWT_CTRL_SLEEPEVTENA_Pos
                               EQU              19          ; DWT CTRL: SLEEPEV
                                                            TENA Position 
  477 00000000 00080000 
                       DWT_CTRL_SLEEPEVTENA_Msk
                               EQU              (0x1 << DWT_CTRL_SLEEPEVTENA_Po
s) 
                                                            ; DWT CTRL: SLEEPEV
                                                            TENA Mask 
  478 00000000         
  479 00000000 00000012 
                       DWT_CTRL_EXCEVTENA_Pos
                               EQU              18          ; DWT CTRL: EXCEVTE
                                                            NA Position 
  480 00000000 00040000 
                       DWT_CTRL_EXCEVTENA_Msk
                               EQU              (0x1 << DWT_CTRL_EXCEVTENA_Pos)
 
                                                            ; DWT CTRL: EXCEVTE
                                                            NA Mask 
  481 00000000         
  482 00000000 00000011 
                       DWT_CTRL_CPIEVTENA_Pos
                               EQU              17          ; DWT CTRL: CPIEVTE
                                                            NA Position 
  483 00000000 00020000 
                       DWT_CTRL_CPIEVTENA_Msk
                               EQU              (0x1 << DWT_CTRL_CPIEVTENA_Pos)
 
                                                            ; DWT CTRL: CPIEVTE
                                                            NA Mask 
  484 00000000         
  485 00000000 00000010 
                       DWT_CTRL_EXCTRCENA_Pos
                               EQU              16          ; DWT CTRL: EXCTRCE
                                                            NA Position 
  486 00000000 00010000 
                       DWT_CTRL_EXCTRCENA_Msk
                               EQU              (0x1 << DWT_CTRL_EXCTRCENA_Pos)
 
                                                            ; DWT CTRL: EXCTRCE
                                                            NA Mask 
  487 00000000         
  488 00000000 0000000C 
                       DWT_CTRL_PCSAMPLENA_Pos



ARM Macro Assembler    Page 30 


                               EQU              12          ; DWT CTRL: PCSAMPL
                                                            ENA Position 
  489 00000000 00001000 
                       DWT_CTRL_PCSAMPLENA_Msk
                               EQU              (0x1 << DWT_CTRL_PCSAMPLENA_Pos
) 
                                                            ; DWT CTRL: PCSAMPL
                                                            ENA Mask 
  490 00000000         
  491 00000000 0000000A 
                       DWT_CTRL_SYNCTAP_Pos
                               EQU              10          ; DWT CTRL: SYNCTAP
                                                             Position 
  492 00000000 00000C00 
                       DWT_CTRL_SYNCTAP_Msk
                               EQU              (0x3 << DWT_CTRL_SYNCTAP_Pos) ;
                                                             DWT CTRL: SYNCTAP 
                                                            Mask 
  493 00000000         
  494 00000000 00000009 
                       DWT_CTRL_CYCTAP_Pos
                               EQU              9           ; DWT CTRL: CYCTAP 
                                                            Position 
  495 00000000 00000200 
                       DWT_CTRL_CYCTAP_Msk
                               EQU              (0x1 << DWT_CTRL_CYCTAP_Pos) ; 
                                                            DWT CTRL: CYCTAP Ma
                                                            sk 
  496 00000000         
  497 00000000 00000005 
                       DWT_CTRL_POSTINIT_Pos
                               EQU              5           ; DWT CTRL: POSTINI
                                                            T Position 
  498 00000000 000001E0 
                       DWT_CTRL_POSTINIT_Msk
                               EQU              (0xF << DWT_CTRL_POSTINIT_Pos) 
                                                            ; DWT CTRL: POSTINI
                                                            T Mask 
  499 00000000         
  500 00000000 00000001 
                       DWT_CTRL_POSTPRESET_Pos
                               EQU              1           ; DWT CTRL: POSTPRE
                                                            SET Position 
  501 00000000 0000001E 
                       DWT_CTRL_POSTPRESET_Msk
                               EQU              (0xF << DWT_CTRL_POSTPRESET_Pos
) 
                                                            ; DWT CTRL: POSTPRE
                                                            SET Mask 
  502 00000000         
  503 00000000 00000000 
                       DWT_CTRL_CYCCNTENA_Pos
                               EQU              0           ; DWT CTRL: CYCCNTE
                                                            NA Position 
  504 00000000 00000001 
                       DWT_CTRL_CYCCNTENA_Msk
                               EQU              (0x1 << DWT_CTRL_CYCCNTENA_Pos)
 
                                                            ; DWT CTRL: CYCCNTE



ARM Macro Assembler    Page 31 


                                                            NA Mask 
  505 00000000         
  506 00000000         ; DWT CPI Count Register Definitions 
  507 00000000 00000000 
                       DWT_CPICNT_CPICNT_Pos
                               EQU              0           ; DWT CPICNT: CPICN
                                                            T Position 
  508 00000000 000000FF 
                       DWT_CPICNT_CPICNT_Msk
                               EQU              (0xFF << DWT_CPICNT_CPICNT_Pos)
 
                                                            ; DWT CPICNT: CPICN
                                                            T Mask 
  509 00000000         
  510 00000000         ; DWT Exception Overhead Count Register Definitions 
  511 00000000 00000000 
                       DWT_EXCCNT_EXCCNT_Pos
                               EQU              0           ; DWT EXCCNT: EXCCN
                                                            T Position 
  512 00000000 000000FF 
                       DWT_EXCCNT_EXCCNT_Msk
                               EQU              (0xFF << DWT_EXCCNT_EXCCNT_Pos)
 
                                                            ; DWT EXCCNT: EXCCN
                                                            T Mask 
  513 00000000         
  514 00000000         ; DWT Sleep Count Register Definitions 
  515 00000000 00000000 
                       DWT_SLEEPCNT_SLEEPCNT_Pos
                               EQU              0           ; DWT SLEEPCNT: SLE
                                                            EPCNT Position 
  516 00000000 000000FF 
                       DWT_SLEEPCNT_SLEEPCNT_Msk
                               EQU              (0xFF << DWT_SLEEPCNT_SLEEPCNT_
Pos) 
                                                            ; DWT SLEEPCNT: SLE
                                                            EPCNT Mask 
  517 00000000         
  518 00000000         ; DWT LSU Count Register Definitions 
  519 00000000 00000000 
                       DWT_LSUCNT_LSUCNT_Pos
                               EQU              0           ; DWT LSUCNT: LSUCN
                                                            T Position 
  520 00000000 000000FF 
                       DWT_LSUCNT_LSUCNT_Msk
                               EQU              (0xFF << DWT_LSUCNT_LSUCNT_Pos)
 
                                                            ; DWT LSUCNT: LSUCN
                                                            T Mask 
  521 00000000         
  522 00000000         ; DWT Folded-instruction Count Register Definitions 
  523 00000000 00000000 
                       DWT_FOLDCNT_FOLDCNT_Pos
                               EQU              0           ; DWT FOLDCNT: FOLD
                                                            CNT Position 
  524 00000000 000000FF 
                       DWT_FOLDCNT_FOLDCNT_Msk
                               EQU              (0xFF << DWT_FOLDCNT_FOLDCNT_Po
s) 



ARM Macro Assembler    Page 32 


                                                            ; DWT FOLDCNT: FOLD
                                                            CNT Mask 
  525 00000000         
  526 00000000         ; DWT Comparator Mask Register Definitions 
  527 00000000 00000000 
                       DWT_MASK_MASK_Pos
                               EQU              0           ; DWT MASK: MASK Po
                                                            sition 
  528 00000000 0000001F 
                       DWT_MASK_MASK_Msk
                               EQU              (0x1F << DWT_MASK_MASK_Pos) ; D
                                                            WT MASK: MASK Mask 
                                                            
  529 00000000         
  530 00000000         ; DWT Comparator Function Register Definitions 
  531 00000000 00000018 
                       DWT_FUNCTION_MATCHED_Pos
                               EQU              24          ; DWT FUNCTION: MAT
                                                            CHED Position 
  532 00000000 01000000 
                       DWT_FUNCTION_MATCHED_Msk
                               EQU              (0x1 << DWT_FUNCTION_MATCHED_Po
s) 
                                                            ; DWT FUNCTION: MAT
                                                            CHED Mask 
  533 00000000         
  534 00000000 00000010 
                       DWT_FUNCTION_DATAVADDR1_Pos
                               EQU              16          ; DWT FUNCTION: DAT
                                                            AVADDR1 Position 
  535 00000000 000F0000 
                       DWT_FUNCTION_DATAVADDR1_Msk
                               EQU              (0xF << DWT_FUNCTION_DATAVADDR1
_Pos) 
                                                            ; DWT FUNCTION: DAT
                                                            AVADDR1 Mask 
  536 00000000         
  537 00000000 0000000C 
                       DWT_FUNCTION_DATAVADDR0_Pos
                               EQU              12          ; DWT FUNCTION: DAT
                                                            AVADDR0 Position 
  538 00000000 0000F000 
                       DWT_FUNCTION_DATAVADDR0_Msk
                               EQU              (0xF << DWT_FUNCTION_DATAVADDR0
_Pos) 
                                                            ; DWT FUNCTION: DAT
                                                            AVADDR0 Mask 
  539 00000000         
  540 00000000 0000000A 
                       DWT_FUNCTION_DATAVSIZE_Pos
                               EQU              10          ; DWT FUNCTION: DAT
                                                            AVSIZE Position 
  541 00000000 00000C00 
                       DWT_FUNCTION_DATAVSIZE_Msk
                               EQU              (0x3 << DWT_FUNCTION_DATAVSIZE_
Pos) 
                                                            ; DWT FUNCTION: DAT
                                                            AVSIZE Mask 
  542 00000000         



ARM Macro Assembler    Page 33 


  543 00000000 00000009 
                       DWT_FUNCTION_LNK1ENA_Pos
                               EQU              9           ; DWT FUNCTION: LNK
                                                            1ENA Position 
  544 00000000 00000200 
                       DWT_FUNCTION_LNK1ENA_Msk
                               EQU              (0x1 << DWT_FUNCTION_LNK1ENA_Po
s) 
                                                            ; DWT FUNCTION: LNK
                                                            1ENA Mask 
  545 00000000         
  546 00000000 00000008 
                       DWT_FUNCTION_DATAVMATCH_Pos
                               EQU              8           ; DWT FUNCTION: DAT
                                                            AVMATCH Position 
  547 00000000 00000100 
                       DWT_FUNCTION_DATAVMATCH_Msk
                               EQU              (0x1 << DWT_FUNCTION_DATAVMATCH
_Pos) 
                                                            ; DWT FUNCTION: DAT
                                                            AVMATCH Mask 
  548 00000000         
  549 00000000 00000007 
                       DWT_FUNCTION_CYCMATCH_Pos
                               EQU              7           ; DWT FUNCTION: CYC
                                                            MATCH Position 
  550 00000000 00000080 
                       DWT_FUNCTION_CYCMATCH_Msk
                               EQU              (0x1 << DWT_FUNCTION_CYCMATCH_P
os) 
                                                            ; DWT FUNCTION: CYC
                                                            MATCH Mask 
  551 00000000         
  552 00000000 00000005 
                       DWT_FUNCTION_EMITRANGE_Pos
                               EQU              5           ; DWT FUNCTION: EMI
                                                            TRANGE Position 
  553 00000000 00000020 
                       DWT_FUNCTION_EMITRANGE_Msk
                               EQU              (0x1 << DWT_FUNCTION_EMITRANGE_
Pos) 
                                                            ; DWT FUNCTION: EMI
                                                            TRANGE Mask 
  554 00000000         
  555 00000000 00000000 
                       DWT_FUNCTION_FUNCTION_Pos
                               EQU              0           ; DWT FUNCTION: FUN
                                                            CTION Position 
  556 00000000 0000000F 
                       DWT_FUNCTION_FUNCTION_Msk
                               EQU              (0xF << DWT_FUNCTION_FUNCTION_P
os) 
                                                            ; DWT FUNCTION: FUN
                                                            CTION Mask 
  557 00000000         
  558 00000000         
  559 00000000         
  560 00000000         ;CMSIS_core_register
  561 00000000         ; CMSIS_TPI     Trace Port Interface (TPI)



ARM Macro Assembler    Page 34 


  562 00000000         ; Type definitions for the Trace Port Interface (TPI)
  563 00000000         
  564 00000000         ; Structure type to access the Trace Port Interface Regi
                       ster (TPI).
  565 00000000         
  566 00000000 00000000 
                       TPI_SSPSR
                               EQU              0x000       ; Offset: 0x000 (R/
                                                             )  Supported Paral
                                                            lel Port Size Regis
                                                            ter     
  567 00000000 00000004 
                       TPI_CSPSR
                               EQU              0x004       ; Offset: 0x004 (R/
                                                            W)  Current Paralle
                                                            l Port Size Registe
                                                            r 
  568 00000000 00000010 
                       TPI_ACPR
                               EQU              0x010       ; Offset: 0x010 (R/
                                                            W)  Asynchronous Cl
                                                            ock Prescaler Regis
                                                            ter 
  569 00000000 000000F0 
                       TPI_SPPR
                               EQU              0x0F0       ; Offset: 0x0F0 (R/
                                                            W)  Selected Pin Pr
                                                            otocol Register 
  570 00000000 00000300 
                       TPI_FFSR
                               EQU              0x300       ; Offset: 0x300 (R/
                                                             )  Formatter and F
                                                            lush Status Registe
                                                            r 
  571 00000000 00000304 
                       TPI_FFCR
                               EQU              0x304       ; Offset: 0x304 (R/
                                                            W)  Formatter and F
                                                            lush Control Regist
                                                            er 
  572 00000000 00000308 
                       TPI_FSCR
                               EQU              0x308       ; Offset: 0x308 (R/
                                                             )  Formatter Synch
                                                            ronization Counter 
                                                            Register 
  573 00000000 00000EE8 
                       TPI_TRIGGER
                               EQU              0xEE8       ; Offset: 0xEE8 (R/
                                                             )  TRIGGER 
  574 00000000 00000EEC 
                       TPI_FIFO0
                               EQU              0xEEC       ; Offset: 0xEEC (R/
                                                             )  Integration ETM
                                                             Data 
  575 00000000 00000EF0 
                       TPI_ITATBCTR2
                               EQU              0xEF0       ; Offset: 0xEF0 (R/
                                                             )  ITATBCTR2 



ARM Macro Assembler    Page 35 


  576 00000000 00000EF8 
                       TPI_ITATBCTR0
                               EQU              0xEF8       ; Offset: 0xEF8 (R/
                                                             )  ITATBCTR0 
  577 00000000 00000EFC 
                       TPI_FIFO1
                               EQU              0xEFC       ; Offset: 0xEFC (R/
                                                             )  Integration ITM
                                                             Data 
  578 00000000 00000F00 
                       TPI_ITCTRL
                               EQU              0xF00       ; Offset: 0xF00 (R/
                                                            W)  Integration Mod
                                                            e Control 
  579 00000000 00000FA0 
                       TPI_CLAIMSET
                               EQU              0xFA0       ; Offset: 0xFA0 (R/
                                                            W)  Claim tag set 
  580 00000000 00000FA4 
                       TPI_CLAIMCLR
                               EQU              0xFA4       ; Offset: 0xFA4 (R/
                                                            W)  Claim tag clear
                                                             
  581 00000000 00000FC8 
                       TPI_DEVID
                               EQU              0xFC8       ; Offset: 0xFC8 (R/
                                                             )  TPIU_DEVID 
  582 00000000 00000FCC 
                       TPI_DEVTYPE
                               EQU              0xFCC       ; Offset: 0xFCC (R/
                                                             )  TPIU_DEVTYPE 
  583 00000000         
  584 00000000         ; TPI Asynchronous Clock Prescaler Register Definitions 
                       
  585 00000000 00000000 
                       TPI_ACPR_PRESCALER_Pos
                               EQU              0           ; TPI ACPR: PRESCAL
                                                            ER Position 
  586 00000000 00001FFF 
                       TPI_ACPR_PRESCALER_Msk
                               EQU              (0x1FFF << TPI_ACPR_PRESCALER_P
os) 
                                                            ; TPI ACPR: PRESCAL
                                                            ER Mask 
  587 00000000         
  588 00000000         ; TPI Selected Pin Protocol Register Definitions 
  589 00000000 00000000 
                       TPI_SPPR_TXMODE_Pos
                               EQU              0           ; TPI SPPR: TXMODE 
                                                            Position 
  590 00000000 00000003 
                       TPI_SPPR_TXMODE_Msk
                               EQU              (0x3 << TPI_SPPR_TXMODE_Pos) ; 
                                                            TPI SPPR: TXMODE Ma
                                                            sk 
  591 00000000         
  592 00000000         ; TPI Formatter and Flush Status Register Definitions 
  593 00000000 00000003 
                       TPI_FFSR_FtNonStop_Pos



ARM Macro Assembler    Page 36 


                               EQU              3           ; TPI FFSR: FtNonSt
                                                            op Position 
  594 00000000 00000008 
                       TPI_FFSR_FtNonStop_Msk
                               EQU              (0x1 << TPI_FFSR_FtNonStop_Pos)
 
                                                            ; TPI FFSR: FtNonSt
                                                            op Mask 
  595 00000000         
  596 00000000 00000002 
                       TPI_FFSR_TCPresent_Pos
                               EQU              2           ; TPI FFSR: TCPrese
                                                            nt Position 
  597 00000000 00000004 
                       TPI_FFSR_TCPresent_Msk
                               EQU              (0x1 << TPI_FFSR_TCPresent_Pos)
 
                                                            ; TPI FFSR: TCPrese
                                                            nt Mask 
  598 00000000         
  599 00000000 00000001 
                       TPI_FFSR_FtStopped_Pos
                               EQU              1           ; TPI FFSR: FtStopp
                                                            ed Position 
  600 00000000 00000002 
                       TPI_FFSR_FtStopped_Msk
                               EQU              (0x1 << TPI_FFSR_FtStopped_Pos)
 
                                                            ; TPI FFSR: FtStopp
                                                            ed Mask 
  601 00000000         
  602 00000000 00000000 
                       TPI_FFSR_FlInProg_Pos
                               EQU              0           ; TPI FFSR: FlInPro
                                                            g Position 
  603 00000000 00000001 
                       TPI_FFSR_FlInProg_Msk
                               EQU              (0x1 << TPI_FFSR_FlInProg_Pos) 
                                                            ; TPI FFSR: FlInPro
                                                            g Mask 
  604 00000000         
  605 00000000         ; TPI Formatter and Flush Control Register Definitions 
  606 00000000 00000008 
                       TPI_FFCR_TrigIn_Pos
                               EQU              8           ; TPI FFCR: TrigIn 
                                                            Position 
  607 00000000 00000100 
                       TPI_FFCR_TrigIn_Msk
                               EQU              (0x1 << TPI_FFCR_TrigIn_Pos) ; 
                                                            TPI FFCR: TrigIn Ma
                                                            sk 
  608 00000000         
  609 00000000 00000001 
                       TPI_FFCR_EnFCont_Pos
                               EQU              1           ; TPI FFCR: EnFCont
                                                             Position 
  610 00000000 00000002 
                       TPI_FFCR_EnFCont_Msk
                               EQU              (0x1 << TPI_FFCR_EnFCont_Pos) ;



ARM Macro Assembler    Page 37 


                                                             TPI FFCR: EnFCont 
                                                            Mask 
  611 00000000         
  612 00000000         ; TPI TRIGGER Register Definitions 
  613 00000000 00000000 
                       TPI_TRIGGER_TRIGGER_Pos
                               EQU              0           ; TPI TRIGGER: TRIG
                                                            GER Position 
  614 00000000 00000001 
                       TPI_TRIGGER_TRIGGER_Msk
                               EQU              (0x1 << TPI_TRIGGER_TRIGGER_Pos
) 
                                                            ; TPI TRIGGER: TRIG
                                                            GER Mask 
  615 00000000         
  616 00000000         ; TPI Integration ETM Data Register Definitions (FIFO0) 
                       
  617 00000000 0000001D 
                       TPI_FIFO0_ITM_ATVALID_Pos
                               EQU              29          ; TPI FIFO0: ITM_AT
                                                            VALID Position 
  618 00000000 60000000 
                       TPI_FIFO0_ITM_ATVALID_Msk
                               EQU              (0x3 << TPI_FIFO0_ITM_ATVALID_P
os) 
                                                            ; TPI FIFO0: ITM_AT
                                                            VALID Mask 
  619 00000000         
  620 00000000 0000001B 
                       TPI_FIFO0_ITM_bytecount_Pos
                               EQU              27          ; TPI FIFO0: ITM_by
                                                            tecount Position 
  621 00000000 18000000 
                       TPI_FIFO0_ITM_bytecount_Msk
                               EQU              (0x3 << TPI_FIFO0_ITM_bytecount
_Pos) 
                                                            ; TPI FIFO0: ITM_by
                                                            tecount Mask 
  622 00000000         
  623 00000000 0000001A 
                       TPI_FIFO0_ETM_ATVALID_Pos
                               EQU              26          ; TPI FIFO0: ETM_AT
                                                            VALID Position 
  624 00000000 0C000000 
                       TPI_FIFO0_ETM_ATVALID_Msk
                               EQU              (0x3 << TPI_FIFO0_ETM_ATVALID_P
os) 
                                                            ; TPI FIFO0: ETM_AT
                                                            VALID Mask 
  625 00000000         
  626 00000000 00000018 
                       TPI_FIFO0_ETM_bytecount_Pos
                               EQU              24          ; TPI FIFO0: ETM_by
                                                            tecount Position 
  627 00000000 03000000 
                       TPI_FIFO0_ETM_bytecount_Msk
                               EQU              (0x3 << TPI_FIFO0_ETM_bytecount
_Pos) 
                                                            ; TPI FIFO0: ETM_by



ARM Macro Assembler    Page 38 


                                                            tecount Mask 
  628 00000000         
  629 00000000 00000010 
                       TPI_FIFO0_ETM2_Pos
                               EQU              16          ; TPI FIFO0: ETM2 P
                                                            osition 
  630 00000000 00FF0000 
                       TPI_FIFO0_ETM2_Msk
                               EQU              (0xFF << TPI_FIFO0_ETM2_Pos) ; 
                                                            TPI FIFO0: ETM2 Mas
                                                            k 
  631 00000000         
  632 00000000 00000008 
                       TPI_FIFO0_ETM1_Pos
                               EQU              8           ; TPI FIFO0: ETM1 P
                                                            osition 
  633 00000000 0000FF00 
                       TPI_FIFO0_ETM1_Msk
                               EQU              (0xFF << TPI_FIFO0_ETM1_Pos) ; 
                                                            TPI FIFO0: ETM1 Mas
                                                            k 
  634 00000000         
  635 00000000 00000000 
                       TPI_FIFO0_ETM0_Pos
                               EQU              0           ; TPI FIFO0: ETM0 P
                                                            osition 
  636 00000000 000000FF 
                       TPI_FIFO0_ETM0_Msk
                               EQU              (0xFF << TPI_FIFO0_ETM0_Pos) ; 
                                                            TPI FIFO0: ETM0 Mas
                                                            k 
  637 00000000         
  638 00000000         ; TPI ITATBCTR2 Register Definitions 
  639 00000000 00000000 
                       TPI_ITATBCTR2_ATREADY_Pos
                               EQU              0           ; TPI ITATBCTR2: AT
                                                            READY Position 
  640 00000000 00000001 
                       TPI_ITATBCTR2_ATREADY_Msk
                               EQU              (0x1 << TPI_ITATBCTR2_ATREADY_P
os) 
                                                            ; TPI ITATBCTR2: AT
                                                            READY Mask 
  641 00000000         
  642 00000000         ; TPI Integration ITM Data Register Definitions (FIFO1) 
                       
  643 00000000 0000001D 
                       TPI_FIFO1_ITM_ATVALID_Pos
                               EQU              29          ; TPI FIFO1: ITM_AT
                                                            VALID Position 
  644 00000000 60000000 
                       TPI_FIFO1_ITM_ATVALID_Msk
                               EQU              (0x3 << TPI_FIFO1_ITM_ATVALID_P
os) 
                                                            ; TPI FIFO1: ITM_AT
                                                            VALID Mask 
  645 00000000         
  646 00000000 0000001B 
                       TPI_FIFO1_ITM_bytecount_Pos



ARM Macro Assembler    Page 39 


                               EQU              27          ; TPI FIFO1: ITM_by
                                                            tecount Position 
  647 00000000 18000000 
                       TPI_FIFO1_ITM_bytecount_Msk
                               EQU              (0x3 << TPI_FIFO1_ITM_bytecount
_Pos) 
                                                            ; TPI FIFO1: ITM_by
                                                            tecount Mask 
  648 00000000         
  649 00000000 0000001A 
                       TPI_FIFO1_ETM_ATVALID_Pos
                               EQU              26          ; TPI FIFO1: ETM_AT
                                                            VALID Position 
  650 00000000 0C000000 
                       TPI_FIFO1_ETM_ATVALID_Msk
                               EQU              (0x3 << TPI_FIFO1_ETM_ATVALID_P
os) 
                                                            ; TPI FIFO1: ETM_AT
                                                            VALID Mask 
  651 00000000         
  652 00000000 00000018 
                       TPI_FIFO1_ETM_bytecount_Pos
                               EQU              24          ; TPI FIFO1: ETM_by
                                                            tecount Position 
  653 00000000 03000000 
                       TPI_FIFO1_ETM_bytecount_Msk
                               EQU              (0x3 << TPI_FIFO1_ETM_bytecount
_Pos) 
                                                            ; TPI FIFO1: ETM_by
                                                            tecount Mask 
  654 00000000         
  655 00000000 00000010 
                       TPI_FIFO1_ITM2_Pos
                               EQU              16          ; TPI FIFO1: ITM2 P
                                                            osition 
  656 00000000 00FF0000 
                       TPI_FIFO1_ITM2_Msk
                               EQU              (0xFF << TPI_FIFO1_ITM2_Pos) ; 
                                                            TPI FIFO1: ITM2 Mas
                                                            k 
  657 00000000         
  658 00000000 00000008 
                       TPI_FIFO1_ITM1_Pos
                               EQU              8           ; TPI FIFO1: ITM1 P
                                                            osition 
  659 00000000 0000FF00 
                       TPI_FIFO1_ITM1_Msk
                               EQU              (0xFF << TPI_FIFO1_ITM1_Pos) ; 
                                                            TPI FIFO1: ITM1 Mas
                                                            k 
  660 00000000         
  661 00000000 00000000 
                       TPI_FIFO1_ITM0_Pos
                               EQU              0           ; TPI FIFO1: ITM0 P
                                                            osition 
  662 00000000 000000FF 
                       TPI_FIFO1_ITM0_Msk
                               EQU              (0xFF << TPI_FIFO1_ITM0_Pos) ; 
                                                            TPI FIFO1: ITM0 Mas



ARM Macro Assembler    Page 40 


                                                            k 
  663 00000000         
  664 00000000         ; TPI ITATBCTR0 Register Definitions 
  665 00000000 00000000 
                       TPI_ITATBCTR0_ATREADY_Pos
                               EQU              0           ; TPI ITATBCTR0: AT
                                                            READY Position 
  666 00000000 00000001 
                       TPI_ITATBCTR0_ATREADY_Msk
                               EQU              (0x1 << TPI_ITATBCTR0_ATREADY_P
os) 
                                                            ; TPI ITATBCTR0: AT
                                                            READY Mask 
  667 00000000         
  668 00000000         ; TPI Integration Mode Control Register Definitions 
  669 00000000 00000000 
                       TPI_ITCTRL_Mode_Pos
                               EQU              0           ; TPI ITCTRL: Mode 
                                                            Position 
  670 00000000 00000001 
                       TPI_ITCTRL_Mode_Msk
                               EQU              (0x1 << TPI_ITCTRL_Mode_Pos) ; 
                                                            TPI ITCTRL: Mode Ma
                                                            sk 
  671 00000000         
  672 00000000         ; TPI DEVID Register Definitions 
  673 00000000 0000000B 
                       TPI_DEVID_NRZVALID_Pos
                               EQU              11          ; TPI DEVID: NRZVAL
                                                            ID Position 
  674 00000000 00000800 
                       TPI_DEVID_NRZVALID_Msk
                               EQU              (0x1 << TPI_DEVID_NRZVALID_Pos)
 
                                                            ; TPI DEVID: NRZVAL
                                                            ID Mask 
  675 00000000         
  676 00000000 0000000A 
                       TPI_DEVID_MANCVALID_Pos
                               EQU              10          ; TPI DEVID: MANCVA
                                                            LID Position 
  677 00000000 00000400 
                       TPI_DEVID_MANCVALID_Msk
                               EQU              (0x1 << TPI_DEVID_MANCVALID_Pos
) 
                                                            ; TPI DEVID: MANCVA
                                                            LID Mask 
  678 00000000         
  679 00000000 00000009 
                       TPI_DEVID_PTINVALID_Pos
                               EQU              9           ; TPI DEVID: PTINVA
                                                            LID Position 
  680 00000000 00000200 
                       TPI_DEVID_PTINVALID_Msk
                               EQU              (0x1 << TPI_DEVID_PTINVALID_Pos
) 
                                                            ; TPI DEVID: PTINVA
                                                            LID Mask 
  681 00000000         



ARM Macro Assembler    Page 41 


  682 00000000 00000006 
                       TPI_DEVID_MinBufSz_Pos
                               EQU              6           ; TPI DEVID: MinBuf
                                                            Sz Position 
  683 00000000 000001C0 
                       TPI_DEVID_MinBufSz_Msk
                               EQU              (0x7 << TPI_DEVID_MinBufSz_Pos)
 
                                                            ; TPI DEVID: MinBuf
                                                            Sz Mask 
  684 00000000         
  685 00000000 00000005 
                       TPI_DEVID_AsynClkIn_Pos
                               EQU              5           ; TPI DEVID: AsynCl
                                                            kIn Position 
  686 00000000 00000020 
                       TPI_DEVID_AsynClkIn_Msk
                               EQU              (0x1 << TPI_DEVID_AsynClkIn_Pos
) 
                                                            ; TPI DEVID: AsynCl
                                                            kIn Mask 
  687 00000000         
  688 00000000 00000000 
                       TPI_DEVID_NrTraceInput_Pos
                               EQU              0           ; TPI DEVID: NrTrac
                                                            eInput Position 
  689 00000000 0000001F 
                       TPI_DEVID_NrTraceInput_Msk
                               EQU              (0x1F << TPI_DEVID_NrTraceInput
_Pos) 
                                                            ; TPI DEVID: NrTrac
                                                            eInput Mask 
  690 00000000         
  691 00000000         ; TPI DEVTYPE Register Definitions 
  692 00000000 00000000 
                       TPI_DEVTYPE_SubType_Pos
                               EQU              0           ; TPI DEVTYPE: SubT
                                                            ype Position 
  693 00000000 0000000F 
                       TPI_DEVTYPE_SubType_Msk
                               EQU              (0xF << TPI_DEVTYPE_SubType_Pos
) 
                                                            ; TPI DEVTYPE: SubT
                                                            ype Mask 
  694 00000000         
  695 00000000 00000004 
                       TPI_DEVTYPE_MajorType_Pos
                               EQU              4           ; TPI DEVTYPE: Majo
                                                            rType Position 
  696 00000000 000000F0 
                       TPI_DEVTYPE_MajorType_Msk
                               EQU              (0xF << TPI_DEVTYPE_MajorType_P
os) 
                                                            ; TPI DEVTYPE: Majo
                                                            rType Mask 
  697 00000000         
  698 00000000         
  699 00000000         ;CMSIS_core_register
  700 00000000         ; CMSIS_MPU     Memory Protection Unit (MPU)



ARM Macro Assembler    Page 42 


  701 00000000         ; Type definitions for the Memory Protection Unit (MPU)
  702 00000000         ; Structure type to access the Memory Protection Unit (M
                       PU).
  703 00000000         
  704 00000000 00000000 
                       MPU_TYPE
                               EQU              0x000       ; Offset: 0x000 (R/
                                                             )  MPU Type Regist
                                                            er                 
                                                                         
  705 00000000 00000004 
                       MPU_CTRL
                               EQU              0x004       ; Offset: 0x004 (R/
                                                            W)  MPU Control Reg
                                                            ister              
                                                                         
  706 00000000 00000008 
                       MPU_RNR EQU              0x008       ; Offset: 0x008 (R/
                                                            W)  MPU Region RNRb
                                                            er Register        
                                                                         
  707 00000000 0000000C 
                       MPU_RBAR
                               EQU              0x00C       ; Offset: 0x00C (R/
                                                            W)  MPU Region Base
                                                             Address Register  
                                                                         
  708 00000000 00000010 
                       MPU_RASR
                               EQU              0x010       ; Offset: 0x010 (R/
                                                            W)  MPU Region Attr
                                                            ibute and Size Regi
                                                            ster         
  709 00000000 00000014 
                       MPU_RBAR_A1
                               EQU              0x014       ; Offset: 0x014 (R/
                                                            W)  MPU Alias 1 Reg
                                                            ion Base Address Re
                                                            gister       
  710 00000000 00000018 
                       MPU_RASR_A1
                               EQU              0x018       ; Offset: 0x018 (R/
                                                            W)  MPU Alias 1 Reg
                                                            ion Attribute and S
                                                            ize Register 
  711 00000000 0000001C 
                       MPU_RBAR_A2
                               EQU              0x01C       ; Offset: 0x01C (R/
                                                            W)  MPU Alias 2 Reg
                                                            ion Base Address Re
                                                            gister       
  712 00000000 00000020 
                       MPU_RASR_A2
                               EQU              0x020       ; Offset: 0x020 (R/
                                                            W)  MPU Alias 2 Reg
                                                            ion Attribute and S
                                                            ize Register 
  713 00000000 00000024 
                       MPU_RBAR_A3



ARM Macro Assembler    Page 43 


                               EQU              0x024       ; Offset: 0x024 (R/
                                                            W)  MPU Alias 3 Reg
                                                            ion Base Address Re
                                                            gister       
  714 00000000 00000028 
                       MPU_RASR_A3
                               EQU              0x028       ; Offset: 0x028 (R/
                                                            W)  MPU Alias 3 Reg
                                                            ion Attribute and S
                                                            ize Register 
  715 00000000         
  716 00000000         ; MPU Type Register 
  717 00000000 00000010 
                       MPU_TYPE_IREGION_Pos
                               EQU              16          ; MPU TYPE: IREGION
                                                             Position 
  718 00000000 00FF0000 
                       MPU_TYPE_IREGION_Msk
                               EQU              (0xFF << MPU_TYPE_IREGION_Pos) 
                                                            ; MPU TYPE: IREGION
                                                             Mask 
  719 00000000         
  720 00000000 00000008 
                       MPU_TYPE_DREGION_Pos
                               EQU              8           ; MPU TYPE: DREGION
                                                             Position 
  721 00000000 0000FF00 
                       MPU_TYPE_DREGION_Msk
                               EQU              (0xFF << MPU_TYPE_DREGION_Pos) 
                                                            ; MPU TYPE: DREGION
                                                             Mask 
  722 00000000         
  723 00000000 00000000 
                       MPU_TYPE_SEPARATE_Pos
                               EQU              0           ; MPU TYPE: SEPARAT
                                                            E Position 
  724 00000000 00000001 
                       MPU_TYPE_SEPARATE_Msk
                               EQU              (0x1 << MPU_TYPE_SEPARATE_Pos) 
                                                            ; MPU TYPE: SEPARAT
                                                            E Mask 
  725 00000000         
  726 00000000         ; MPU Control Register 
  727 00000000 00000002 
                       MPU_CTRL_PRIVDEFENA_Pos
                               EQU              2           ; MPU CTRL: PRIVDEF
                                                            ENA Position 
  728 00000000 00000004 
                       MPU_CTRL_PRIVDEFENA_Msk
                               EQU              (0x1 << MPU_CTRL_PRIVDEFENA_Pos
) 
                                                            ; MPU CTRL: PRIVDEF
                                                            ENA Mask 
  729 00000000         
  730 00000000 00000001 
                       MPU_CTRL_HFNMIENA_Pos
                               EQU              1           ; MPU CTRL: HFNMIEN
                                                            A Position 
  731 00000000 00000002 



ARM Macro Assembler    Page 44 


                       MPU_CTRL_HFNMIENA_Msk
                               EQU              (0x1 << MPU_CTRL_HFNMIENA_Pos) 
                                                            ; MPU CTRL: HFNMIEN
                                                            A Mask 
  732 00000000         
  733 00000000 00000000 
                       MPU_CTRL_ENABLE_Pos
                               EQU              0           ; MPU CTRL: ENABLE 
                                                            Position 
  734 00000000 00000001 
                       MPU_CTRL_ENABLE_Msk
                               EQU              (0x1 << MPU_CTRL_ENABLE_Pos) ; 
                                                            MPU CTRL: ENABLE Ma
                                                            sk 
  735 00000000         
  736 00000000         ; MPU Region Number Register 
  737 00000000 00000000 
                       MPU_RNR_REGION_Pos
                               EQU              0           ; MPU RNR: REGION P
                                                            osition 
  738 00000000 000000FF 
                       MPU_RNR_REGION_Msk
                               EQU              (0xFF << MPU_RNR_REGION_Pos) ; 
                                                            MPU RNR: REGION Mas
                                                            k 
  739 00000000         
  740 00000000         ; MPU Region Base Address Register 
  741 00000000 00000005 
                       MPU_RBAR_ADDR_Pos
                               EQU              5           ; MPU RBAR: ADDR Po
                                                            sition 
  742 00000000 FFFFFFE0 
                       MPU_RBAR_ADDR_Msk
                               EQU              (0x7FFFFFF << MPU_RBAR_ADDR_Pos
) 
                                                            ; MPU RBAR: ADDR Ma
                                                            sk 
  743 00000000         
  744 00000000 00000004 
                       MPU_RBAR_VALID_Pos
                               EQU              4           ; MPU RBAR: VALID P
                                                            osition 
  745 00000000 00000010 
                       MPU_RBAR_VALID_Msk
                               EQU              (0x1 << MPU_RBAR_VALID_Pos) ; M
                                                            PU RBAR: VALID Mask
                                                             
  746 00000000         
  747 00000000 00000000 
                       MPU_RBAR_REGION_Pos
                               EQU              0           ; MPU RBAR: REGION 
                                                            Position 
  748 00000000 0000000F 
                       MPU_RBAR_REGION_Msk
                               EQU              (0xF << MPU_RBAR_REGION_Pos) ; 
                                                            MPU RBAR: REGION Ma
                                                            sk 
  749 00000000         
  750 00000000         ; MPU Region Attribute and Size Register 



ARM Macro Assembler    Page 45 


  751 00000000 00000010 
                       MPU_RASR_ATTRS_Pos
                               EQU              16          ; MPU RASR: MPU Reg
                                                            ion Attribute field
                                                             Position 
  752 00000000 FFFF0000 
                       MPU_RASR_ATTRS_Msk
                               EQU              (0xFFFF << MPU_RASR_ATTRS_Pos) 
                                                            ; MPU RASR: MPU Reg
                                                            ion Attribute field
                                                             Mask 
  753 00000000         
  754 00000000 0000001C 
                       MPU_RASR_XN_Pos
                               EQU              28          ; MPU RASR: ATTRS.X
                                                            N Position 
  755 00000000 10000000 
                       MPU_RASR_XN_Msk
                               EQU              (0x1 << MPU_RASR_XN_Pos) ; MPU 
                                                            RASR: ATTRS.XN Mask
                                                             
  756 00000000         
  757 00000000 00000018 
                       MPU_RASR_AP_Pos
                               EQU              24          ; MPU RASR: ATTRS.A
                                                            P Position 
  758 00000000 07000000 
                       MPU_RASR_AP_Msk
                               EQU              (0x7 << MPU_RASR_AP_Pos) ; MPU 
                                                            RASR: ATTRS.AP Mask
                                                             
  759 00000000         
  760 00000000 00000013 
                       MPU_RASR_TEX_Pos
                               EQU              19          ; MPU RASR: ATTRS.T
                                                            EX Position 
  761 00000000 00380000 
                       MPU_RASR_TEX_Msk
                               EQU              (0x7 << MPU_RASR_TEX_Pos) ; MPU
                                                             RASR: ATTRS.TEX Ma
                                                            sk 
  762 00000000         
  763 00000000 00000012 
                       MPU_RASR_S_Pos
                               EQU              18          ; MPU RASR: ATTRS.S
                                                             Position 
  764 00000000 00040000 
                       MPU_RASR_S_Msk
                               EQU              (0x1 << MPU_RASR_S_Pos) ; MPU R
                                                            ASR: ATTRS.S Mask 
  765 00000000         
  766 00000000 00000011 
                       MPU_RASR_C_Pos
                               EQU              17          ; MPU RASR: ATTRS.C
                                                             Position 
  767 00000000 00020000 
                       MPU_RASR_C_Msk
                               EQU              (0x1 << MPU_RASR_C_Pos) ; MPU R
                                                            ASR: ATTRS.C Mask 



ARM Macro Assembler    Page 46 


  768 00000000         
  769 00000000 00000010 
                       MPU_RASR_B_Pos
                               EQU              16          ; MPU RASR: ATTRS.B
                                                             Position 
  770 00000000 00010000 
                       MPU_RASR_B_Msk
                               EQU              (0x1 << MPU_RASR_B_Pos) ; MPU R
                                                            ASR: ATTRS.B Mask 
  771 00000000         
  772 00000000 00000008 
                       MPU_RASR_SRD_Pos
                               EQU              8           ; MPU RASR: Sub-Reg
                                                            ion Disable Positio
                                                            n 
  773 00000000 0000FF00 
                       MPU_RASR_SRD_Msk
                               EQU              (0xFF << MPU_RASR_SRD_Pos) ; MP
                                                            U RASR: Sub-Region 
                                                            Disable Mask 
  774 00000000         
  775 00000000 00000001 
                       MPU_RASR_SIZE_Pos
                               EQU              1           ; MPU RASR: Region 
                                                            Size Field Position
                                                             
  776 00000000 0000003E 
                       MPU_RASR_SIZE_Msk
                               EQU              (0x1F << MPU_RASR_SIZE_Pos) ; M
                                                            PU RASR: Region Siz
                                                            e Field Mask 
  777 00000000         
  778 00000000 00000000 
                       MPU_RASR_ENABLE_Pos
                               EQU              0           ; MPU RASR: Region 
                                                            enable bit Position
                                                             
  779 00000000 00000001 
                       MPU_RASR_ENABLE_Msk
                               EQU              (0x1 << MPU_RASR_ENABLE_Pos) ; 
                                                            MPU RASR: Region en
                                                            able bit Disable Ma
                                                            sk 
  780 00000000         
  781 00000000         
  782 00000000         ;CMSIS_core_register
  783 00000000         ; CMSIS_FPU     Floating Point Unit (FPU)
  784 00000000         ; Type definitions for the Floating Point Unit (FPU)
  785 00000000         ; Structure type to access the Floating Point Unit (FPU)
                       .
  786 00000000         
  787 00000000 00000004 
                       FPU_FPCCR
                               EQU              0x004       ; Offset: 0x004 (R/
                                                            W)  Floating-Point 
                                                            Context Control Reg
                                                            ister              
                                                             
  788 00000000 00000008 



ARM Macro Assembler    Page 47 


                       FPU_FPCAR
                               EQU              0x008       ; Offset: 0x008 (R/
                                                            W)  Floating-Point 
                                                            Context Address Reg
                                                            ister              
                                                             
  789 00000000 0000000C 
                       FPU_FPDSCR
                               EQU              0x00C       ; Offset: 0x00C (R/
                                                            W)  Floating-Point 
                                                            Default Status Cont
                                                            rol Register       
                                                             
  790 00000000 00000010 
                       FPU_MVFR0
                               EQU              0x010       ; Offset: 0x010 (R/
                                                             )  Media and FP Fe
                                                            ature Register 0   
                                                                               
                                                             
  791 00000000 00000014 
                       FPU_MVFR1
                               EQU              0x014       ; Offset: 0x014 (R/
                                                             )  Media and FP Fe
                                                            ature Register 1   
                                                                               
                                                             
  792 00000000         
  793 00000000         ; Floating-Point Context Control Register 
  794 00000000 0000001F 
                       FPU_FPCCR_ASPEN_Pos
                               EQU              31          ; FPCCR: ASPEN bit 
                                                            Position 
  795 00000000 80000000 
                       FPU_FPCCR_ASPEN_Msk
                               EQU              (0x1 << FPU_FPCCR_ASPEN_Pos) ; 
                                                            FPCCR: ASPEN bit Ma
                                                            sk 
  796 00000000         
  797 00000000 0000001E 
                       FPU_FPCCR_LSPEN_Pos
                               EQU              30          ; FPCCR: LSPEN Posi
                                                            tion 
  798 00000000 40000000 
                       FPU_FPCCR_LSPEN_Msk
                               EQU              (0x1 << FPU_FPCCR_LSPEN_Pos) ; 
                                                            FPCCR: LSPEN bit Ma
                                                            sk 
  799 00000000         
  800 00000000 00000008 
                       FPU_FPCCR_MONRDY_Pos
                               EQU              8           ; FPCCR: MONRDY Pos
                                                            ition 
  801 00000000 00000100 
                       FPU_FPCCR_MONRDY_Msk
                               EQU              (0x1 << FPU_FPCCR_MONRDY_Pos) ;
                                                             FPCCR: MONRDY bit 
                                                            Mask 
  802 00000000         



ARM Macro Assembler    Page 48 


  803 00000000 00000006 
                       FPU_FPCCR_BFRDY_Pos
                               EQU              6           ; FPCCR: BFRDY Posi
                                                            tion 
  804 00000000 00000040 
                       FPU_FPCCR_BFRDY_Msk
                               EQU              (0x1 << FPU_FPCCR_BFRDY_Pos) ; 
                                                            FPCCR: BFRDY bit Ma
                                                            sk 
  805 00000000         
  806 00000000 00000005 
                       FPU_FPCCR_MMRDY_Pos
                               EQU              5           ; FPCCR: MMRDY Posi
                                                            tion 
  807 00000000 00000020 
                       FPU_FPCCR_MMRDY_Msk
                               EQU              (0x1 << FPU_FPCCR_MMRDY_Pos) ; 
                                                            FPCCR: MMRDY bit Ma
                                                            sk 
  808 00000000         
  809 00000000 00000004 
                       FPU_FPCCR_HFRDY_Pos
                               EQU              4           ; FPCCR: HFRDY Posi
                                                            tion 
  810 00000000 00000010 
                       FPU_FPCCR_HFRDY_Msk
                               EQU              (0x1 << FPU_FPCCR_HFRDY_Pos) ; 
                                                            FPCCR: HFRDY bit Ma
                                                            sk 
  811 00000000         
  812 00000000 00000003 
                       FPU_FPCCR_THREAD_Pos
                               EQU              3           ; FPCCR: processor 
                                                            mode bit Position 
  813 00000000 00000008 
                       FPU_FPCCR_THREAD_Msk
                               EQU              (0x1 << FPU_FPCCR_THREAD_Pos) ;
                                                             FPCCR: processor m
                                                            ode active bit Mask
                                                             
  814 00000000         
  815 00000000 00000001 
                       FPU_FPCCR_USER_Pos
                               EQU              1           ; FPCCR: privilege 
                                                            level bit Position 
                                                            
  816 00000000 00000002 
                       FPU_FPCCR_USER_Msk
                               EQU              (0x1 << FPU_FPCCR_USER_Pos) ; F
                                                            PCCR: privilege lev
                                                            el bit Mask 
  817 00000000         
  818 00000000 00000000 
                       FPU_FPCCR_LSPACT_Pos
                               EQU              0           ; FPCCR: Lazy state
                                                             preservation activ
                                                            e bit Position 
  819 00000000 00000001 
                       FPU_FPCCR_LSPACT_Msk



ARM Macro Assembler    Page 49 


                               EQU              (0x1 << FPU_FPCCR_LSPACT_Pos) ;
                                                             FPCCR: Lazy state 
                                                            preservation active
                                                             bit Mask 
  820 00000000         
  821 00000000         ; Floating-Point Context Address Register 
  822 00000000 00000003 
                       FPU_FPCAR_ADDRESS_Pos
                               EQU              3           ; FPCAR: ADDRESS bi
                                                            t Position 
  823 00000000 FFFFFFF8 
                       FPU_FPCAR_ADDRESS_Msk
                               EQU              (0x1FFFFFFF << FPU_FPCAR_ADDRES
S_Pos) 
                                                            ; FPCAR: ADDRESS bi
                                                            t Mask 
  824 00000000         
  825 00000000         ; Floating-Point Default Status Control Register 
  826 00000000 0000001A 
                       FPU_FPDSCR_AHP_Pos
                               EQU              26          ; FPDSCR: AHP bit P
                                                            osition 
  827 00000000 04000000 
                       FPU_FPDSCR_AHP_Msk
                               EQU              (0x1 << FPU_FPDSCR_AHP_Pos) ; F
                                                            PDSCR: AHP bit Mask
                                                             
  828 00000000         
  829 00000000 00000019 
                       FPU_FPDSCR_DN_Pos
                               EQU              25          ; FPDSCR: DN bit Po
                                                            sition 
  830 00000000 02000000 
                       FPU_FPDSCR_DN_Msk
                               EQU              (0x1 << FPU_FPDSCR_DN_Pos) ; FP
                                                            DSCR: DN bit Mask 
  831 00000000         
  832 00000000 00000018 
                       FPU_FPDSCR_FZ_Pos
                               EQU              24          ; FPDSCR: FZ bit Po
                                                            sition 
  833 00000000 01000000 
                       FPU_FPDSCR_FZ_Msk
                               EQU              (0x1 << FPU_FPDSCR_FZ_Pos) ; FP
                                                            DSCR: FZ bit Mask 
  834 00000000         
  835 00000000 00000016 
                       FPU_FPDSCR_RMode_Pos
                               EQU              22          ; FPDSCR: RMode bit
                                                             Position 
  836 00000000 00C00000 
                       FPU_FPDSCR_RMode_Msk
                               EQU              (3 << FPU_FPDSCR_RMode_Pos) ; F
                                                            PDSCR: RMode bit Ma
                                                            sk 
  837 00000000         
  838 00000000         ; Media and FP Feature Register 0 
  839 00000000 0000001C 
                       FPU_MVFR0_FP_rounding_modes_Pos



ARM Macro Assembler    Page 50 


                               EQU              28          ; MVFR0: FP roundin
                                                            g modes bits Positi
                                                            on 
  840 00000000 F0000000 
                       FPU_MVFR0_FP_rounding_modes_Msk
                               EQU              (0xF << FPU_MVFR0_FP_rounding_m
odes_Pos) 
                                                            ; MVFR0: FP roundin
                                                            g modes bits Mask 
  841 00000000         
  842 00000000 00000018 
                       FPU_MVFR0_Short_vectors_Pos
                               EQU              24          ; MVFR0: Short vect
                                                            ors bits Position 
  843 00000000 0F000000 
                       FPU_MVFR0_Short_vectors_Msk
                               EQU              (0xF << FPU_MVFR0_Short_vectors
_Pos) 
                                                            ; MVFR0: Short vect
                                                            ors bits Mask 
  844 00000000         
  845 00000000 00000014 
                       FPU_MVFR0_Square_root_Pos
                               EQU              20          ; MVFR0: Square roo
                                                            t bits Position 
  846 00000000 00F00000 
                       FPU_MVFR0_Square_root_Msk
                               EQU              (0xF << FPU_MVFR0_Square_root_P
os) 
                                                            ; MVFR0: Square roo
                                                            t bits Mask 
  847 00000000         
  848 00000000 00000010 
                       FPU_MVFR0_Divide_Pos
                               EQU              16          ; MVFR0: Divide bit
                                                            s Position 
  849 00000000 000F0000 
                       FPU_MVFR0_Divide_Msk
                               EQU              (0xF << FPU_MVFR0_Divide_Pos) ;
                                                             MVFR0: Divide bits
                                                             Mask 
  850 00000000         
  851 00000000 0000000C 
                       FPU_MVFR0_FP_excep_trapping_Pos
                               EQU              12          ; MVFR0: FP excepti
                                                            on trapping bits Po
                                                            sition 
  852 00000000 0000F000 
                       FPU_MVFR0_FP_excep_trapping_Msk
                               EQU              (0xF << FPU_MVFR0_FP_excep_trap
ping_Pos) 
                                                            ; MVFR0: FP excepti
                                                            on trapping bits Ma
                                                            sk 
  853 00000000         
  854 00000000 00000008 
                       FPU_MVFR0_Double_precision_Pos
                               EQU              8           ; MVFR0: Double-pre
                                                            cision bits Positio



ARM Macro Assembler    Page 51 


                                                            n 
  855 00000000 00000F00 
                       FPU_MVFR0_Double_precision_Msk
                               EQU              (0xF << FPU_MVFR0_Double_precis
ion_Pos) 
                                                            ; MVFR0: Double-pre
                                                            cision bits Mask 
  856 00000000         
  857 00000000 00000004 
                       FPU_MVFR0_Single_precision_Pos
                               EQU              4           ; MVFR0: Single-pre
                                                            cision bits Positio
                                                            n 
  858 00000000 000000F0 
                       FPU_MVFR0_Single_precision_Msk
                               EQU              (0xF << FPU_MVFR0_Single_precis
ion_Pos) 
                                                            ; MVFR0: Single-pre
                                                            cision bits Mask 
  859 00000000         
  860 00000000 00000000 
                       FPU_MVFR0_A_SIMD_registers_Pos
                               EQU              0           ; MVFR0: A_SIMD reg
                                                            isters bits Positio
                                                            n 
  861 00000000 0000000F 
                       FPU_MVFR0_A_SIMD_registers_Msk
                               EQU              (0xF << FPU_MVFR0_A_SIMD_regist
ers_Pos) 
                                                            ; MVFR0: A_SIMD reg
                                                            isters bits Mask 
  862 00000000         
  863 00000000         ; Media and FP Feature Register 1 
  864 00000000 0000001C 
                       FPU_MVFR1_FP_fused_MAC_Pos
                               EQU              28          ; MVFR1: FP fused M
                                                            AC bits Position 
  865 00000000 F0000000 
                       FPU_MVFR1_FP_fused_MAC_Msk
                               EQU              (0xF << FPU_MVFR1_FP_fused_MAC_
Pos) 
                                                            ; MVFR1: FP fused M
                                                            AC bits Mask 
  866 00000000         
  867 00000000 00000018 
                       FPU_MVFR1_FP_HPFP_Pos
                               EQU              24          ; MVFR1: FP HPFP bi
                                                            ts Position 
  868 00000000 0F000000 
                       FPU_MVFR1_FP_HPFP_Msk
                               EQU              (0xF << FPU_MVFR1_FP_HPFP_Pos) 
                                                            ; MVFR1: FP HPFP bi
                                                            ts Mask 
  869 00000000         
  870 00000000 00000004 
                       FPU_MVFR1_D_NaN_mode_Pos
                               EQU              4           ; MVFR1: D_NaN mode
                                                             bits Position 
  871 00000000 000000F0 



ARM Macro Assembler    Page 52 


                       FPU_MVFR1_D_NaN_mode_Msk
                               EQU              (0xF << FPU_MVFR1_D_NaN_mode_Po
s) 
                                                            ; MVFR1: D_NaN mode
                                                             bits Mask 
  872 00000000         
  873 00000000 00000000 
                       FPU_MVFR1_FtZ_mode_Pos
                               EQU              0           ; MVFR1: FtZ mode b
                                                            its Position 
  874 00000000 0000000F 
                       FPU_MVFR1_FtZ_mode_Msk
                               EQU              (0xF << FPU_MVFR1_FtZ_mode_Pos)
 
                                                            ; MVFR1: FtZ mode b
                                                            its Mask 
  875 00000000         
  876 00000000         ; CMSIS_core_register
  877 00000000         ; CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
                       
  878 00000000         ; Type definitions for the Core Debug Registers
  879 00000000         ; Structure type to access the Core Debug Register (Core
                       Debug).
  880 00000000         
  881 00000000 00000000 
                       CoreDebug_DHCSR
                               EQU              0x000       ; Offset: 0x000 (R/
                                                            W)  Debug Halting C
                                                            ontrol and Status R
                                                            egister    
  882 00000000 00000004 
                       CoreDebug_DCRSR
                               EQU              0x004       ; Offset: 0x004 ( /
                                                            W)  Debug Core Regi
                                                            ster Selector Regis
                                                            ter        
  883 00000000 00000008 
                       CoreDebug_DCRDR
                               EQU              0x008       ; Offset: 0x008 (R/
                                                            W)  Debug Core Regi
                                                            ster Data Register 
                                                                       
  884 00000000 0000000C 
                       CoreDebug_DEMCR
                               EQU              0x00C       ; Offset: 0x00C (R/
                                                            W)  Debug Exception
                                                             and Monitor Contro
                                                            l Register 
  885 00000000         
  886 00000000         ; Debug Halting Control and Status Register 
  887 00000000 00000010 
                       CoreDebug_DHCSR_DBGKEY_Pos
                               EQU              16          ; CoreDebug DHCSR: 
                                                            DBGKEY Position 
  888 00000000 FFFF0000 
                       CoreDebug_DHCSR_DBGKEY_Msk
                               EQU              (0xFFFF << CoreDebug_DHCSR_DBGK
EY_Pos) 
                                                            ; CoreDebug DHCSR: 



ARM Macro Assembler    Page 53 


                                                            DBGKEY Mask 
  889 00000000         
  890 00000000 00000019 
                       CoreDebug_DHCSR_S_RESET_ST_Pos
                               EQU              25          ; CoreDebug DHCSR: 
                                                            S_RESET_ST Position
                                                             
  891 00000000 02000000 
                       CoreDebug_DHCSR_S_RESET_ST_Msk
                               EQU              (0x1 << CoreDebug_DHCSR_S_RESET
_ST_Pos) 
                                                            ; CoreDebug DHCSR: 
                                                            S_RESET_ST Mask 
  892 00000000         
  893 00000000 00000018 
                       CoreDebug_DHCSR_S_RETIRE_ST_Pos
                               EQU              24          ; CoreDebug DHCSR: 
                                                            S_RETIRE_ST Positio
                                                            n 
  894 00000000 01000000 
                       CoreDebug_DHCSR_S_RETIRE_ST_Msk
                               EQU              (0x1 << CoreDebug_DHCSR_S_RETIR
E_ST_Pos) 
                                                            ; CoreDebug DHCSR: 
                                                            S_RETIRE_ST Mask 
  895 00000000         
  896 00000000 00000013 
                       CoreDebug_DHCSR_S_LOCKUP_Pos
                               EQU              19          ; CoreDebug DHCSR: 
                                                            S_LOCKUP Position 
  897 00000000 00080000 
                       CoreDebug_DHCSR_S_LOCKUP_Msk
                               EQU              (0x1 << CoreDebug_DHCSR_S_LOCKU
P_Pos) 
                                                            ; CoreDebug DHCSR: 
                                                            S_LOCKUP Mask 
  898 00000000         
  899 00000000 00000012 
                       CoreDebug_DHCSR_S_SLEEP_Pos
                               EQU              18          ; CoreDebug DHCSR: 
                                                            S_SLEEP Position 
  900 00000000 00040000 
                       CoreDebug_DHCSR_S_SLEEP_Msk
                               EQU              (0x1 << CoreDebug_DHCSR_S_SLEEP
_Pos) 
                                                            ; CoreDebug DHCSR: 
                                                            S_SLEEP Mask 
  901 00000000         
  902 00000000 00000011 
                       CoreDebug_DHCSR_S_HALT_Pos
                               EQU              17          ; CoreDebug DHCSR: 
                                                            S_HALT Position 
  903 00000000 00020000 
                       CoreDebug_DHCSR_S_HALT_Msk
                               EQU              (0x1 << CoreDebug_DHCSR_S_HALT_
Pos) 
                                                            ; CoreDebug DHCSR: 
                                                            S_HALT Mask 
  904 00000000         



ARM Macro Assembler    Page 54 


  905 00000000 00000010 
                       CoreDebug_DHCSR_S_REGRDY_Pos
                               EQU              16          ; CoreDebug DHCSR: 
                                                            S_REGRDY Position 
  906 00000000 00010000 
                       CoreDebug_DHCSR_S_REGRDY_Msk
                               EQU              (0x1 << CoreDebug_DHCSR_S_REGRD
Y_Pos) 
                                                            ; CoreDebug DHCSR: 
                                                            S_REGRDY Mask 
  907 00000000         
  908 00000000 00000005 
                       CoreDebug_DHCSR_C_SNAPSTALL_Pos
                               EQU              5           ; CoreDebug DHCSR: 
                                                            C_SNAPSTALL Positio
                                                            n 
  909 00000000 00000020 
                       CoreDebug_DHCSR_C_SNAPSTALL_Msk
                               EQU              (0x1 << CoreDebug_DHCSR_C_SNAPS
TALL_Pos) 
                                                            ; CoreDebug DHCSR: 
                                                            C_SNAPSTALL Mask 
  910 00000000         
  911 00000000 00000003 
                       CoreDebug_DHCSR_C_MASKINTS_Pos
                               EQU              3           ; CoreDebug DHCSR: 
                                                            C_MASKINTS Position
                                                             
  912 00000000 00000008 
                       CoreDebug_DHCSR_C_MASKINTS_Msk
                               EQU              (0x1 << CoreDebug_DHCSR_C_MASKI
NTS_Pos) 
                                                            ; CoreDebug DHCSR: 
                                                            C_MASKINTS Mask 
  913 00000000         
  914 00000000 00000002 
                       CoreDebug_DHCSR_C_STEP_Pos
                               EQU              2           ; CoreDebug DHCSR: 
                                                            C_STEP Position 
  915 00000000 00000004 
                       CoreDebug_DHCSR_C_STEP_Msk
                               EQU              (0x1 << CoreDebug_DHCSR_C_STEP_
Pos) 
                                                            ; CoreDebug DHCSR: 
                                                            C_STEP Mask 
  916 00000000         
  917 00000000 00000001 
                       CoreDebug_DHCSR_C_HALT_Pos
                               EQU              1           ; CoreDebug DHCSR: 
                                                            C_HALT Position 
  918 00000000 00000002 
                       CoreDebug_DHCSR_C_HALT_Msk
                               EQU              (0x1 << CoreDebug_DHCSR_C_HALT_
Pos) 
                                                            ; CoreDebug DHCSR: 
                                                            C_HALT Mask 
  919 00000000         
  920 00000000 00000000 
                       CoreDebug_DHCSR_C_DEBUGEN_Pos



ARM Macro Assembler    Page 55 


                               EQU              0           ; CoreDebug DHCSR: 
                                                            C_DEBUGEN Position 
                                                            
  921 00000000 00000001 
                       CoreDebug_DHCSR_C_DEBUGEN_Msk
                               EQU              (0x1 << CoreDebug_DHCSR_C_DEBUG
EN_Pos) 
                                                            ; CoreDebug DHCSR: 
                                                            C_DEBUGEN Mask 
  922 00000000         
  923 00000000         ; Debug Core Register Selector Register 
  924 00000000 00000010 
                       CoreDebug_DCRSR_REGWnR_Pos
                               EQU              16          ; CoreDebug DCRSR: 
                                                            REGWnR Position 
  925 00000000 00010000 
                       CoreDebug_DCRSR_REGWnR_Msk
                               EQU              (0x1 << CoreDebug_DCRSR_REGWnR_
Pos) 
                                                            ; CoreDebug DCRSR: 
                                                            REGWnR Mask 
  926 00000000         
  927 00000000 00000000 
                       CoreDebug_DCRSR_REGSEL_Pos
                               EQU              0           ; CoreDebug DCRSR: 
                                                            REGSEL Position 
  928 00000000 0000001F 
                       CoreDebug_DCRSR_REGSEL_Msk
                               EQU              (0x1F << CoreDebug_DCRSR_REGSEL
_Pos) 
                                                            ; CoreDebug DCRSR: 
                                                            REGSEL Mask 
  929 00000000         
  930 00000000         ; Debug Exception and Monitor Control Register 
  931 00000000 00000018 
                       CoreDebug_DEMCR_TRCENA_Pos
                               EQU              24          ; CoreDebug DEMCR: 
                                                            TRCENA Position 
  932 00000000 01000000 
                       CoreDebug_DEMCR_TRCENA_Msk
                               EQU              (0x1 << CoreDebug_DEMCR_TRCENA_
Pos) 
                                                            ; CoreDebug DEMCR: 
                                                            TRCENA Mask 
  933 00000000         
  934 00000000 00000013 
                       CoreDebug_DEMCR_MON_REQ_Pos
                               EQU              19          ; CoreDebug DEMCR: 
                                                            MON_REQ Position 
  935 00000000 00080000 
                       CoreDebug_DEMCR_MON_REQ_Msk
                               EQU              (0x1 << CoreDebug_DEMCR_MON_REQ
_Pos) 
                                                            ; CoreDebug DEMCR: 
                                                            MON_REQ Mask 
  936 00000000         
  937 00000000 00000012 
                       CoreDebug_DEMCR_MON_STEP_Pos
                               EQU              18          ; CoreDebug DEMCR: 



ARM Macro Assembler    Page 56 


                                                            MON_STEP Position 
  938 00000000 00040000 
                       CoreDebug_DEMCR_MON_STEP_Msk
                               EQU              (0x1 << CoreDebug_DEMCR_MON_STE
P_Pos) 
                                                            ; CoreDebug DEMCR: 
                                                            MON_STEP Mask 
  939 00000000         
  940 00000000 00000011 
                       CoreDebug_DEMCR_MON_PEND_Pos
                               EQU              17          ; CoreDebug DEMCR: 
                                                            MON_PEND Position 
  941 00000000 00020000 
                       CoreDebug_DEMCR_MON_PEND_Msk
                               EQU              (0x1 << CoreDebug_DEMCR_MON_PEN
D_Pos) 
                                                            ; CoreDebug DEMCR: 
                                                            MON_PEND Mask 
  942 00000000         
  943 00000000 00000010 
                       CoreDebug_DEMCR_MON_EN_Pos
                               EQU              16          ; CoreDebug DEMCR: 
                                                            MON_EN Position 
  944 00000000 00010000 
                       CoreDebug_DEMCR_MON_EN_Msk
                               EQU              (0x1 << CoreDebug_DEMCR_MON_EN_
Pos) 
                                                            ; CoreDebug DEMCR: 
                                                            MON_EN Mask 
  945 00000000         
  946 00000000 0000000A 
                       CoreDebug_DEMCR_VC_HARDERR_Pos
                               EQU              10          ; CoreDebug DEMCR: 
                                                            VC_HARDERR Position
                                                             
  947 00000000 00000400 
                       CoreDebug_DEMCR_VC_HARDERR_Msk
                               EQU              (0x1 << CoreDebug_DEMCR_VC_HARD
ERR_Pos) 
                                                            ; CoreDebug DEMCR: 
                                                            VC_HARDERR Mask 
  948 00000000         
  949 00000000 00000009 
                       CoreDebug_DEMCR_VC_INTERR_Pos
                               EQU              9           ; CoreDebug DEMCR: 
                                                            VC_INTERR Position 
                                                            
  950 00000000 00000200 
                       CoreDebug_DEMCR_VC_INTERR_Msk
                               EQU              (0x1 << CoreDebug_DEMCR_VC_INTE
RR_Pos) 
                                                            ; CoreDebug DEMCR: 
                                                            VC_INTERR Mask 
  951 00000000         
  952 00000000 00000008 
                       CoreDebug_DEMCR_VC_BUSERR_Pos
                               EQU              8           ; CoreDebug DEMCR: 
                                                            VC_BUSERR Position 
                                                            



ARM Macro Assembler    Page 57 


  953 00000000 00000100 
                       CoreDebug_DEMCR_VC_BUSERR_Msk
                               EQU              (0x1 << CoreDebug_DEMCR_VC_BUSE
RR_Pos) 
                                                            ; CoreDebug DEMCR: 
                                                            VC_BUSERR Mask 
  954 00000000         
  955 00000000 00000007 
                       CoreDebug_DEMCR_VC_STATERR_Pos
                               EQU              7           ; CoreDebug DEMCR: 
                                                            VC_STATERR Position
                                                             
  956 00000000 00000080 
                       CoreDebug_DEMCR_VC_STATERR_Msk
                               EQU              (0x1 << CoreDebug_DEMCR_VC_STAT
ERR_Pos) 
                                                            ; CoreDebug DEMCR: 
                                                            VC_STATERR Mask 
  957 00000000         
  958 00000000 00000006 
                       CoreDebug_DEMCR_VC_CHKERR_Pos
                               EQU              6           ; CoreDebug DEMCR: 
                                                            VC_CHKERR Position 
                                                            
  959 00000000 00000040 
                       CoreDebug_DEMCR_VC_CHKERR_Msk
                               EQU              (0x1 << CoreDebug_DEMCR_VC_CHKE
RR_Pos) 
                                                            ; CoreDebug DEMCR: 
                                                            VC_CHKERR Mask 
  960 00000000         
  961 00000000 00000005 
                       CoreDebug_DEMCR_VC_NOCPERR_Pos
                               EQU              5           ; CoreDebug DEMCR: 
                                                            VC_NOCPERR Position
                                                             
  962 00000000 00000020 
                       CoreDebug_DEMCR_VC_NOCPERR_Msk
                               EQU              (0x1 << CoreDebug_DEMCR_VC_NOCP
ERR_Pos) 
                                                            ; CoreDebug DEMCR: 
                                                            VC_NOCPERR Mask 
  963 00000000         
  964 00000000 00000004 
                       CoreDebug_DEMCR_VC_MMERR_Pos
                               EQU              4           ; CoreDebug DEMCR: 
                                                            VC_MMERR Position 
  965 00000000 00000010 
                       CoreDebug_DEMCR_VC_MMERR_Msk
                               EQU              (0x1 << CoreDebug_DEMCR_VC_MMER
R_Pos) 
                                                            ; CoreDebug DEMCR: 
                                                            VC_MMERR Mask 
  966 00000000         
  967 00000000 00000000 
                       CoreDebug_DEMCR_VC_CORERESET_Pos
                               EQU              0           ; CoreDebug DEMCR: 
                                                            VC_CORERESET Positi
                                                            on 



ARM Macro Assembler    Page 58 


  968 00000000 00000001 
                       CoreDebug_DEMCR_VC_CORERESET_Msk
                               EQU              (0x1 << CoreDebug_DEMCR_VC_CORE
RESET_Pos) 
                                                            ; CoreDebug DEMCR: 
                                                            VC_CORERESET Mask 
  969 00000000         
  970 00000000         ; CMSIS_core_register
  971 00000000         ; CMSIS_core_base     Core Definitions
  972 00000000         ; Definitions for base addresses, unions, and structures
                       .
  973 00000000         
  974 00000000         ; Memory mapping of Cortex-M4 Hardware 
  975 00000000 E000E000 
                       SCS_BASE
                               EQU              (0xE000E000) ; System Control S
                                                            pace Base Address  
                                                            
  976 00000000 E0000000 
                       ITM_BASE
                               EQU              (0xE0000000) ; ITM Base Address
                                                                               
                                                            
  977 00000000 E0001000 
                       DWT_BASE
                               EQU              (0xE0001000) ; DWT Base Address
                                                                               
                                                            
  978 00000000 E0040000 
                       TPI_BASE
                               EQU              (0xE0040000) ; TPI Base Address
                                                                               
                                                            
  979 00000000 E000EDF0 
                       CoreDebug_BASE
                               EQU              (0xE000EDF0) ; Core Debug Base 
                                                            Address            
                                                            
  980 00000000 E000E010 
                       SysTick_BASE
                               EQU              (SCS_BASE +  0x0010) ; SysTick 
                                                            Base Address       
                                                                    
  981 00000000 E000E100 
                       NVIC_BASE
                               EQU              (SCS_BASE +  0x0100) ; NVIC Bas
                                                            e Address          
                                                                    
  982 00000000 E000ED00 
                       SCB_BASE
                               EQU              (SCS_BASE +  0x0D00) ; System C
                                                            ontrol Block Base A
                                                            ddress  
  983 00000000         
  984 00000000 E000E000 
                       SCnSCB  EQU              (     SCS_BASE      ) ; System 
                                                            control Register no
                                                            t in SCB 
  985 00000000 E000ED00 



ARM Macro Assembler    Page 59 


                       SCB     EQU              (     SCB_BASE      ) ; SCB con
                                                            figuration struct  
                                                                     
  986 00000000 E000E010 
                       SysTick equ              (     SysTick_BASE  ) ; SysTick
                                                             configuration stru
                                                            ct       
  987 00000000 E000E100 
                       NVIC    EQU              (     NVIC_BASE     ) ; NVIC co
                                                            nfiguration struct 
                                                                     
  988 00000000 E0000000 
                       ITM     EQU              (     ITM_BASE      ) ; ITM con
                                                            figuration struct  
                                                                     
  989 00000000 E0001000 
                       DWT     EQU              (     DWT_BASE      ) ; DWT con
                                                            figuration struct  
                                                                     
  990 00000000 E0040000 
                       TPI     EQU              (     TPI_BASE      ) ; TPI con
                                                            figuration struct  
                                                                     
  991 00000000 E000EDF0 
                       CoreDebug
                               EQU              (     CoreDebug_BASE) ; Core De
                                                            bug configuration s
                                                            truct    
  992 00000000         
  993 00000000 E000ED90 
                       MPU_BASE
                               EQU              (SCS_BASE +  0x0D90) ; Memory P
                                                            rotection Unit     
                                                                    
  994 00000000 E000ED90 
                       MPU     EQU              (      MPU_BASE      ) ; Memory
                                                             Protection Unit   
                                                                      
  995 00000000         
  996 00000000 E000EF30 
                       FPU_BASE
                               EQU              (SCS_BASE +  0x0F30) ; Floating
                                                             Point Unit        
                                                                    
  997 00000000 E000EF30 
                       FPU     EQU              (      FPU_BASE      ) ; Floati
                                                            ng Point Unit      
                                                                      
  998 00000000         
  999 00000000         ; This following is added to remove the compiler warning
                       .
 1000 00000000                 AREA             __DEFINES_STM32F4_CORE4_xx_DUMM
Y, CODE, READONLY
 1001 00000000                 END
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp.sp --apcs=
interwork --depend=.\objects\core_cm4_constants.d -o.\objects\core_cm4_constant
s.o -I.\RTE\_Target_1 -IC:\Apps\Keil_v5\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Includ
e -IC:\Apps\Keil_v5\Packs\Keil\STM32L4xx_DFP\2.6.1\Drivers\CMSIS\Device\ST\STM3
2L4xx\Include --predefine="__UVISION_VERSION SETA 536" --predefine="_RTE_ SETA 



ARM Macro Assembler    Page 60 


1" --predefine="STM32L476xx SETA 1" --predefine="_RTE_ SETA 1" --list=.\listing
s\core_cm4_constants.lst core_cm4_constants.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

__DEFINES_STM32F4_CORE4_xx_DUMMY 00000000

Symbol: __DEFINES_STM32F4_CORE4_xx_DUMMY
   Definitions
      At line 1000 in file core_cm4_constants.s
   Uses
      None
Comment: __DEFINES_STM32F4_CORE4_xx_DUMMY unused
1 symbol



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

CoreDebug E000EDF0

Symbol: CoreDebug
   Definitions
      At line 991 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug unused
CoreDebug_BASE E000EDF0

Symbol: CoreDebug_BASE
   Definitions
      At line 979 in file core_cm4_constants.s
   Uses
      At line 991 in file core_cm4_constants.s
Comment: CoreDebug_BASE used once
CoreDebug_DCRDR 00000008

Symbol: CoreDebug_DCRDR
   Definitions
      At line 883 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DCRDR unused
CoreDebug_DCRSR 00000004

Symbol: CoreDebug_DCRSR
   Definitions
      At line 882 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DCRSR unused
CoreDebug_DCRSR_REGSEL_Msk 0000001F

Symbol: CoreDebug_DCRSR_REGSEL_Msk
   Definitions
      At line 928 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DCRSR_REGSEL_Msk unused
CoreDebug_DCRSR_REGSEL_Pos 00000000

Symbol: CoreDebug_DCRSR_REGSEL_Pos
   Definitions
      At line 927 in file core_cm4_constants.s
   Uses
      At line 928 in file core_cm4_constants.s
Comment: CoreDebug_DCRSR_REGSEL_Pos used once
CoreDebug_DCRSR_REGWnR_Msk 00010000

Symbol: CoreDebug_DCRSR_REGWnR_Msk
   Definitions
      At line 925 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DCRSR_REGWnR_Msk unused
CoreDebug_DCRSR_REGWnR_Pos 00000010

Symbol: CoreDebug_DCRSR_REGWnR_Pos



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 924 in file core_cm4_constants.s
   Uses
      At line 925 in file core_cm4_constants.s
Comment: CoreDebug_DCRSR_REGWnR_Pos used once
CoreDebug_DEMCR 0000000C

Symbol: CoreDebug_DEMCR
   Definitions
      At line 884 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DEMCR unused
CoreDebug_DEMCR_MON_EN_Msk 00010000

Symbol: CoreDebug_DEMCR_MON_EN_Msk
   Definitions
      At line 944 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DEMCR_MON_EN_Msk unused
CoreDebug_DEMCR_MON_EN_Pos 00000010

Symbol: CoreDebug_DEMCR_MON_EN_Pos
   Definitions
      At line 943 in file core_cm4_constants.s
   Uses
      At line 944 in file core_cm4_constants.s
Comment: CoreDebug_DEMCR_MON_EN_Pos used once
CoreDebug_DEMCR_MON_PEND_Msk 00020000

Symbol: CoreDebug_DEMCR_MON_PEND_Msk
   Definitions
      At line 941 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DEMCR_MON_PEND_Msk unused
CoreDebug_DEMCR_MON_PEND_Pos 00000011

Symbol: CoreDebug_DEMCR_MON_PEND_Pos
   Definitions
      At line 940 in file core_cm4_constants.s
   Uses
      At line 941 in file core_cm4_constants.s
Comment: CoreDebug_DEMCR_MON_PEND_Pos used once
CoreDebug_DEMCR_MON_REQ_Msk 00080000

Symbol: CoreDebug_DEMCR_MON_REQ_Msk
   Definitions
      At line 935 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DEMCR_MON_REQ_Msk unused
CoreDebug_DEMCR_MON_REQ_Pos 00000013

Symbol: CoreDebug_DEMCR_MON_REQ_Pos
   Definitions
      At line 934 in file core_cm4_constants.s
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 935 in file core_cm4_constants.s
Comment: CoreDebug_DEMCR_MON_REQ_Pos used once
CoreDebug_DEMCR_MON_STEP_Msk 00040000

Symbol: CoreDebug_DEMCR_MON_STEP_Msk
   Definitions
      At line 938 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DEMCR_MON_STEP_Msk unused
CoreDebug_DEMCR_MON_STEP_Pos 00000012

Symbol: CoreDebug_DEMCR_MON_STEP_Pos
   Definitions
      At line 937 in file core_cm4_constants.s
   Uses
      At line 938 in file core_cm4_constants.s
Comment: CoreDebug_DEMCR_MON_STEP_Pos used once
CoreDebug_DEMCR_TRCENA_Msk 01000000

Symbol: CoreDebug_DEMCR_TRCENA_Msk
   Definitions
      At line 932 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DEMCR_TRCENA_Msk unused
CoreDebug_DEMCR_TRCENA_Pos 00000018

Symbol: CoreDebug_DEMCR_TRCENA_Pos
   Definitions
      At line 931 in file core_cm4_constants.s
   Uses
      At line 932 in file core_cm4_constants.s
Comment: CoreDebug_DEMCR_TRCENA_Pos used once
CoreDebug_DEMCR_VC_BUSERR_Msk 00000100

Symbol: CoreDebug_DEMCR_VC_BUSERR_Msk
   Definitions
      At line 953 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DEMCR_VC_BUSERR_Msk unused
CoreDebug_DEMCR_VC_BUSERR_Pos 00000008

Symbol: CoreDebug_DEMCR_VC_BUSERR_Pos
   Definitions
      At line 952 in file core_cm4_constants.s
   Uses
      At line 953 in file core_cm4_constants.s
Comment: CoreDebug_DEMCR_VC_BUSERR_Pos used once
CoreDebug_DEMCR_VC_CHKERR_Msk 00000040

Symbol: CoreDebug_DEMCR_VC_CHKERR_Msk
   Definitions
      At line 959 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DEMCR_VC_CHKERR_Msk unused
CoreDebug_DEMCR_VC_CHKERR_Pos 00000006



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: CoreDebug_DEMCR_VC_CHKERR_Pos
   Definitions
      At line 958 in file core_cm4_constants.s
   Uses
      At line 959 in file core_cm4_constants.s
Comment: CoreDebug_DEMCR_VC_CHKERR_Pos used once
CoreDebug_DEMCR_VC_CORERESET_Msk 00000001

Symbol: CoreDebug_DEMCR_VC_CORERESET_Msk
   Definitions
      At line 968 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DEMCR_VC_CORERESET_Msk unused
CoreDebug_DEMCR_VC_CORERESET_Pos 00000000

Symbol: CoreDebug_DEMCR_VC_CORERESET_Pos
   Definitions
      At line 967 in file core_cm4_constants.s
   Uses
      At line 968 in file core_cm4_constants.s
Comment: CoreDebug_DEMCR_VC_CORERESET_Pos used once
CoreDebug_DEMCR_VC_HARDERR_Msk 00000400

Symbol: CoreDebug_DEMCR_VC_HARDERR_Msk
   Definitions
      At line 947 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DEMCR_VC_HARDERR_Msk unused
CoreDebug_DEMCR_VC_HARDERR_Pos 0000000A

Symbol: CoreDebug_DEMCR_VC_HARDERR_Pos
   Definitions
      At line 946 in file core_cm4_constants.s
   Uses
      At line 947 in file core_cm4_constants.s
Comment: CoreDebug_DEMCR_VC_HARDERR_Pos used once
CoreDebug_DEMCR_VC_INTERR_Msk 00000200

Symbol: CoreDebug_DEMCR_VC_INTERR_Msk
   Definitions
      At line 950 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DEMCR_VC_INTERR_Msk unused
CoreDebug_DEMCR_VC_INTERR_Pos 00000009

Symbol: CoreDebug_DEMCR_VC_INTERR_Pos
   Definitions
      At line 949 in file core_cm4_constants.s
   Uses
      At line 950 in file core_cm4_constants.s
Comment: CoreDebug_DEMCR_VC_INTERR_Pos used once
CoreDebug_DEMCR_VC_MMERR_Msk 00000010

Symbol: CoreDebug_DEMCR_VC_MMERR_Msk
   Definitions



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

      At line 965 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DEMCR_VC_MMERR_Msk unused
CoreDebug_DEMCR_VC_MMERR_Pos 00000004

Symbol: CoreDebug_DEMCR_VC_MMERR_Pos
   Definitions
      At line 964 in file core_cm4_constants.s
   Uses
      At line 965 in file core_cm4_constants.s
Comment: CoreDebug_DEMCR_VC_MMERR_Pos used once
CoreDebug_DEMCR_VC_NOCPERR_Msk 00000020

Symbol: CoreDebug_DEMCR_VC_NOCPERR_Msk
   Definitions
      At line 962 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DEMCR_VC_NOCPERR_Msk unused
CoreDebug_DEMCR_VC_NOCPERR_Pos 00000005

Symbol: CoreDebug_DEMCR_VC_NOCPERR_Pos
   Definitions
      At line 961 in file core_cm4_constants.s
   Uses
      At line 962 in file core_cm4_constants.s
Comment: CoreDebug_DEMCR_VC_NOCPERR_Pos used once
CoreDebug_DEMCR_VC_STATERR_Msk 00000080

Symbol: CoreDebug_DEMCR_VC_STATERR_Msk
   Definitions
      At line 956 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DEMCR_VC_STATERR_Msk unused
CoreDebug_DEMCR_VC_STATERR_Pos 00000007

Symbol: CoreDebug_DEMCR_VC_STATERR_Pos
   Definitions
      At line 955 in file core_cm4_constants.s
   Uses
      At line 956 in file core_cm4_constants.s
Comment: CoreDebug_DEMCR_VC_STATERR_Pos used once
CoreDebug_DHCSR 00000000

Symbol: CoreDebug_DHCSR
   Definitions
      At line 881 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DHCSR unused
CoreDebug_DHCSR_C_DEBUGEN_Msk 00000001

Symbol: CoreDebug_DHCSR_C_DEBUGEN_Msk
   Definitions
      At line 921 in file core_cm4_constants.s
   Uses
      None



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

Comment: CoreDebug_DHCSR_C_DEBUGEN_Msk unused
CoreDebug_DHCSR_C_DEBUGEN_Pos 00000000

Symbol: CoreDebug_DHCSR_C_DEBUGEN_Pos
   Definitions
      At line 920 in file core_cm4_constants.s
   Uses
      At line 921 in file core_cm4_constants.s
Comment: CoreDebug_DHCSR_C_DEBUGEN_Pos used once
CoreDebug_DHCSR_C_HALT_Msk 00000002

Symbol: CoreDebug_DHCSR_C_HALT_Msk
   Definitions
      At line 918 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DHCSR_C_HALT_Msk unused
CoreDebug_DHCSR_C_HALT_Pos 00000001

Symbol: CoreDebug_DHCSR_C_HALT_Pos
   Definitions
      At line 917 in file core_cm4_constants.s
   Uses
      At line 918 in file core_cm4_constants.s
Comment: CoreDebug_DHCSR_C_HALT_Pos used once
CoreDebug_DHCSR_C_MASKINTS_Msk 00000008

Symbol: CoreDebug_DHCSR_C_MASKINTS_Msk
   Definitions
      At line 912 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DHCSR_C_MASKINTS_Msk unused
CoreDebug_DHCSR_C_MASKINTS_Pos 00000003

Symbol: CoreDebug_DHCSR_C_MASKINTS_Pos
   Definitions
      At line 911 in file core_cm4_constants.s
   Uses
      At line 912 in file core_cm4_constants.s
Comment: CoreDebug_DHCSR_C_MASKINTS_Pos used once
CoreDebug_DHCSR_C_SNAPSTALL_Msk 00000020

Symbol: CoreDebug_DHCSR_C_SNAPSTALL_Msk
   Definitions
      At line 909 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DHCSR_C_SNAPSTALL_Msk unused
CoreDebug_DHCSR_C_SNAPSTALL_Pos 00000005

Symbol: CoreDebug_DHCSR_C_SNAPSTALL_Pos
   Definitions
      At line 908 in file core_cm4_constants.s
   Uses
      At line 909 in file core_cm4_constants.s
Comment: CoreDebug_DHCSR_C_SNAPSTALL_Pos used once
CoreDebug_DHCSR_C_STEP_Msk 00000004




ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

Symbol: CoreDebug_DHCSR_C_STEP_Msk
   Definitions
      At line 915 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DHCSR_C_STEP_Msk unused
CoreDebug_DHCSR_C_STEP_Pos 00000002

Symbol: CoreDebug_DHCSR_C_STEP_Pos
   Definitions
      At line 914 in file core_cm4_constants.s
   Uses
      At line 915 in file core_cm4_constants.s
Comment: CoreDebug_DHCSR_C_STEP_Pos used once
CoreDebug_DHCSR_DBGKEY_Msk FFFF0000

Symbol: CoreDebug_DHCSR_DBGKEY_Msk
   Definitions
      At line 888 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DHCSR_DBGKEY_Msk unused
CoreDebug_DHCSR_DBGKEY_Pos 00000010

Symbol: CoreDebug_DHCSR_DBGKEY_Pos
   Definitions
      At line 887 in file core_cm4_constants.s
   Uses
      At line 888 in file core_cm4_constants.s
Comment: CoreDebug_DHCSR_DBGKEY_Pos used once
CoreDebug_DHCSR_S_HALT_Msk 00020000

Symbol: CoreDebug_DHCSR_S_HALT_Msk
   Definitions
      At line 903 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DHCSR_S_HALT_Msk unused
CoreDebug_DHCSR_S_HALT_Pos 00000011

Symbol: CoreDebug_DHCSR_S_HALT_Pos
   Definitions
      At line 902 in file core_cm4_constants.s
   Uses
      At line 903 in file core_cm4_constants.s
Comment: CoreDebug_DHCSR_S_HALT_Pos used once
CoreDebug_DHCSR_S_LOCKUP_Msk 00080000

Symbol: CoreDebug_DHCSR_S_LOCKUP_Msk
   Definitions
      At line 897 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DHCSR_S_LOCKUP_Msk unused
CoreDebug_DHCSR_S_LOCKUP_Pos 00000013

Symbol: CoreDebug_DHCSR_S_LOCKUP_Pos
   Definitions
      At line 896 in file core_cm4_constants.s



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 897 in file core_cm4_constants.s
Comment: CoreDebug_DHCSR_S_LOCKUP_Pos used once
CoreDebug_DHCSR_S_REGRDY_Msk 00010000

Symbol: CoreDebug_DHCSR_S_REGRDY_Msk
   Definitions
      At line 906 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DHCSR_S_REGRDY_Msk unused
CoreDebug_DHCSR_S_REGRDY_Pos 00000010

Symbol: CoreDebug_DHCSR_S_REGRDY_Pos
   Definitions
      At line 905 in file core_cm4_constants.s
   Uses
      At line 906 in file core_cm4_constants.s
Comment: CoreDebug_DHCSR_S_REGRDY_Pos used once
CoreDebug_DHCSR_S_RESET_ST_Msk 02000000

Symbol: CoreDebug_DHCSR_S_RESET_ST_Msk
   Definitions
      At line 891 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DHCSR_S_RESET_ST_Msk unused
CoreDebug_DHCSR_S_RESET_ST_Pos 00000019

Symbol: CoreDebug_DHCSR_S_RESET_ST_Pos
   Definitions
      At line 890 in file core_cm4_constants.s
   Uses
      At line 891 in file core_cm4_constants.s
Comment: CoreDebug_DHCSR_S_RESET_ST_Pos used once
CoreDebug_DHCSR_S_RETIRE_ST_Msk 01000000

Symbol: CoreDebug_DHCSR_S_RETIRE_ST_Msk
   Definitions
      At line 894 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DHCSR_S_RETIRE_ST_Msk unused
CoreDebug_DHCSR_S_RETIRE_ST_Pos 00000018

Symbol: CoreDebug_DHCSR_S_RETIRE_ST_Pos
   Definitions
      At line 893 in file core_cm4_constants.s
   Uses
      At line 894 in file core_cm4_constants.s
Comment: CoreDebug_DHCSR_S_RETIRE_ST_Pos used once
CoreDebug_DHCSR_S_SLEEP_Msk 00040000

Symbol: CoreDebug_DHCSR_S_SLEEP_Msk
   Definitions
      At line 900 in file core_cm4_constants.s
   Uses
      None
Comment: CoreDebug_DHCSR_S_SLEEP_Msk unused



ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols

CoreDebug_DHCSR_S_SLEEP_Pos 00000012

Symbol: CoreDebug_DHCSR_S_SLEEP_Pos
   Definitions
      At line 899 in file core_cm4_constants.s
   Uses
      At line 900 in file core_cm4_constants.s
Comment: CoreDebug_DHCSR_S_SLEEP_Pos used once
DWT E0001000

Symbol: DWT
   Definitions
      At line 989 in file core_cm4_constants.s
   Uses
      None
Comment: DWT unused
DWT_BASE E0001000

Symbol: DWT_BASE
   Definitions
      At line 977 in file core_cm4_constants.s
   Uses
      At line 989 in file core_cm4_constants.s
Comment: DWT_BASE used once
DWT_COMP0 00000020

Symbol: DWT_COMP0
   Definitions
      At line 438 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_COMP0 unused
DWT_COMP1 00000030

Symbol: DWT_COMP1
   Definitions
      At line 441 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_COMP1 unused
DWT_COMP2 00000040

Symbol: DWT_COMP2
   Definitions
      At line 444 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_COMP2 unused
DWT_COMP3 00000050

Symbol: DWT_COMP3
   Definitions
      At line 447 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_COMP3 unused
DWT_CPICNT 00000008

Symbol: DWT_CPICNT



ARM Macro Assembler    Page 10 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 432 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CPICNT unused
DWT_CPICNT_CPICNT_Msk 000000FF

Symbol: DWT_CPICNT_CPICNT_Msk
   Definitions
      At line 508 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CPICNT_CPICNT_Msk unused
DWT_CPICNT_CPICNT_Pos 00000000

Symbol: DWT_CPICNT_CPICNT_Pos
   Definitions
      At line 507 in file core_cm4_constants.s
   Uses
      At line 508 in file core_cm4_constants.s
Comment: DWT_CPICNT_CPICNT_Pos used once
DWT_CTRL 00000000

Symbol: DWT_CTRL
   Definitions
      At line 430 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL unused
DWT_CTRL_CPIEVTENA_Msk 00020000

Symbol: DWT_CTRL_CPIEVTENA_Msk
   Definitions
      At line 483 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL_CPIEVTENA_Msk unused
DWT_CTRL_CPIEVTENA_Pos 00000011

Symbol: DWT_CTRL_CPIEVTENA_Pos
   Definitions
      At line 482 in file core_cm4_constants.s
   Uses
      At line 483 in file core_cm4_constants.s
Comment: DWT_CTRL_CPIEVTENA_Pos used once
DWT_CTRL_CYCCNTENA_Msk 00000001

Symbol: DWT_CTRL_CYCCNTENA_Msk
   Definitions
      At line 504 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL_CYCCNTENA_Msk unused
DWT_CTRL_CYCCNTENA_Pos 00000000

Symbol: DWT_CTRL_CYCCNTENA_Pos
   Definitions
      At line 503 in file core_cm4_constants.s
   Uses



ARM Macro Assembler    Page 11 Alphabetic symbol ordering
Absolute symbols

      At line 504 in file core_cm4_constants.s
Comment: DWT_CTRL_CYCCNTENA_Pos used once
DWT_CTRL_CYCEVTENA_Msk 00400000

Symbol: DWT_CTRL_CYCEVTENA_Msk
   Definitions
      At line 468 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL_CYCEVTENA_Msk unused
DWT_CTRL_CYCEVTENA_Pos 00000016

Symbol: DWT_CTRL_CYCEVTENA_Pos
   Definitions
      At line 467 in file core_cm4_constants.s
   Uses
      At line 468 in file core_cm4_constants.s
Comment: DWT_CTRL_CYCEVTENA_Pos used once
DWT_CTRL_CYCTAP_Msk 00000200

Symbol: DWT_CTRL_CYCTAP_Msk
   Definitions
      At line 495 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL_CYCTAP_Msk unused
DWT_CTRL_CYCTAP_Pos 00000009

Symbol: DWT_CTRL_CYCTAP_Pos
   Definitions
      At line 494 in file core_cm4_constants.s
   Uses
      At line 495 in file core_cm4_constants.s
Comment: DWT_CTRL_CYCTAP_Pos used once
DWT_CTRL_EXCEVTENA_Msk 00040000

Symbol: DWT_CTRL_EXCEVTENA_Msk
   Definitions
      At line 480 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL_EXCEVTENA_Msk unused
DWT_CTRL_EXCEVTENA_Pos 00000012

Symbol: DWT_CTRL_EXCEVTENA_Pos
   Definitions
      At line 479 in file core_cm4_constants.s
   Uses
      At line 480 in file core_cm4_constants.s
Comment: DWT_CTRL_EXCEVTENA_Pos used once
DWT_CTRL_EXCTRCENA_Msk 00010000

Symbol: DWT_CTRL_EXCTRCENA_Msk
   Definitions
      At line 486 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL_EXCTRCENA_Msk unused
DWT_CTRL_EXCTRCENA_Pos 00000010



ARM Macro Assembler    Page 12 Alphabetic symbol ordering
Absolute symbols


Symbol: DWT_CTRL_EXCTRCENA_Pos
   Definitions
      At line 485 in file core_cm4_constants.s
   Uses
      At line 486 in file core_cm4_constants.s
Comment: DWT_CTRL_EXCTRCENA_Pos used once
DWT_CTRL_FOLDEVTENA_Msk 00200000

Symbol: DWT_CTRL_FOLDEVTENA_Msk
   Definitions
      At line 471 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL_FOLDEVTENA_Msk unused
DWT_CTRL_FOLDEVTENA_Pos 00000015

Symbol: DWT_CTRL_FOLDEVTENA_Pos
   Definitions
      At line 470 in file core_cm4_constants.s
   Uses
      At line 471 in file core_cm4_constants.s
Comment: DWT_CTRL_FOLDEVTENA_Pos used once
DWT_CTRL_LSUEVTENA_Msk 00100000

Symbol: DWT_CTRL_LSUEVTENA_Msk
   Definitions
      At line 474 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL_LSUEVTENA_Msk unused
DWT_CTRL_LSUEVTENA_Pos 00000014

Symbol: DWT_CTRL_LSUEVTENA_Pos
   Definitions
      At line 473 in file core_cm4_constants.s
   Uses
      At line 474 in file core_cm4_constants.s
Comment: DWT_CTRL_LSUEVTENA_Pos used once
DWT_CTRL_NOCYCCNT_Msk 02000000

Symbol: DWT_CTRL_NOCYCCNT_Msk
   Definitions
      At line 462 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL_NOCYCCNT_Msk unused
DWT_CTRL_NOCYCCNT_Pos 00000019

Symbol: DWT_CTRL_NOCYCCNT_Pos
   Definitions
      At line 461 in file core_cm4_constants.s
   Uses
      At line 462 in file core_cm4_constants.s
Comment: DWT_CTRL_NOCYCCNT_Pos used once
DWT_CTRL_NOEXTTRIG_Msk 04000000

Symbol: DWT_CTRL_NOEXTTRIG_Msk
   Definitions



ARM Macro Assembler    Page 13 Alphabetic symbol ordering
Absolute symbols

      At line 459 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL_NOEXTTRIG_Msk unused
DWT_CTRL_NOEXTTRIG_Pos 0000001A

Symbol: DWT_CTRL_NOEXTTRIG_Pos
   Definitions
      At line 458 in file core_cm4_constants.s
   Uses
      At line 459 in file core_cm4_constants.s
Comment: DWT_CTRL_NOEXTTRIG_Pos used once
DWT_CTRL_NOPRFCNT_Msk 01000000

Symbol: DWT_CTRL_NOPRFCNT_Msk
   Definitions
      At line 465 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL_NOPRFCNT_Msk unused
DWT_CTRL_NOPRFCNT_Pos 00000018

Symbol: DWT_CTRL_NOPRFCNT_Pos
   Definitions
      At line 464 in file core_cm4_constants.s
   Uses
      At line 465 in file core_cm4_constants.s
Comment: DWT_CTRL_NOPRFCNT_Pos used once
DWT_CTRL_NOTRCPKT_Msk 08000000

Symbol: DWT_CTRL_NOTRCPKT_Msk
   Definitions
      At line 456 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL_NOTRCPKT_Msk unused
DWT_CTRL_NOTRCPKT_Pos 0000001B

Symbol: DWT_CTRL_NOTRCPKT_Pos
   Definitions
      At line 455 in file core_cm4_constants.s
   Uses
      At line 456 in file core_cm4_constants.s
Comment: DWT_CTRL_NOTRCPKT_Pos used once
DWT_CTRL_NUMCOMP_Msk F0000000

Symbol: DWT_CTRL_NUMCOMP_Msk
   Definitions
      At line 453 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL_NUMCOMP_Msk unused
DWT_CTRL_NUMCOMP_Pos 0000001C

Symbol: DWT_CTRL_NUMCOMP_Pos
   Definitions
      At line 452 in file core_cm4_constants.s
   Uses
      At line 453 in file core_cm4_constants.s



ARM Macro Assembler    Page 14 Alphabetic symbol ordering
Absolute symbols

Comment: DWT_CTRL_NUMCOMP_Pos used once
DWT_CTRL_PCSAMPLENA_Msk 00001000

Symbol: DWT_CTRL_PCSAMPLENA_Msk
   Definitions
      At line 489 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL_PCSAMPLENA_Msk unused
DWT_CTRL_PCSAMPLENA_Pos 0000000C

Symbol: DWT_CTRL_PCSAMPLENA_Pos
   Definitions
      At line 488 in file core_cm4_constants.s
   Uses
      At line 489 in file core_cm4_constants.s
Comment: DWT_CTRL_PCSAMPLENA_Pos used once
DWT_CTRL_POSTINIT_Msk 000001E0

Symbol: DWT_CTRL_POSTINIT_Msk
   Definitions
      At line 498 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL_POSTINIT_Msk unused
DWT_CTRL_POSTINIT_Pos 00000005

Symbol: DWT_CTRL_POSTINIT_Pos
   Definitions
      At line 497 in file core_cm4_constants.s
   Uses
      At line 498 in file core_cm4_constants.s
Comment: DWT_CTRL_POSTINIT_Pos used once
DWT_CTRL_POSTPRESET_Msk 0000001E

Symbol: DWT_CTRL_POSTPRESET_Msk
   Definitions
      At line 501 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL_POSTPRESET_Msk unused
DWT_CTRL_POSTPRESET_Pos 00000001

Symbol: DWT_CTRL_POSTPRESET_Pos
   Definitions
      At line 500 in file core_cm4_constants.s
   Uses
      At line 501 in file core_cm4_constants.s
Comment: DWT_CTRL_POSTPRESET_Pos used once
DWT_CTRL_SLEEPEVTENA_Msk 00080000

Symbol: DWT_CTRL_SLEEPEVTENA_Msk
   Definitions
      At line 477 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL_SLEEPEVTENA_Msk unused
DWT_CTRL_SLEEPEVTENA_Pos 00000013




ARM Macro Assembler    Page 15 Alphabetic symbol ordering
Absolute symbols

Symbol: DWT_CTRL_SLEEPEVTENA_Pos
   Definitions
      At line 476 in file core_cm4_constants.s
   Uses
      At line 477 in file core_cm4_constants.s
Comment: DWT_CTRL_SLEEPEVTENA_Pos used once
DWT_CTRL_SYNCTAP_Msk 00000C00

Symbol: DWT_CTRL_SYNCTAP_Msk
   Definitions
      At line 492 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CTRL_SYNCTAP_Msk unused
DWT_CTRL_SYNCTAP_Pos 0000000A

Symbol: DWT_CTRL_SYNCTAP_Pos
   Definitions
      At line 491 in file core_cm4_constants.s
   Uses
      At line 492 in file core_cm4_constants.s
Comment: DWT_CTRL_SYNCTAP_Pos used once
DWT_CYCCNT 00000004

Symbol: DWT_CYCCNT
   Definitions
      At line 431 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_CYCCNT unused
DWT_EXCCNT 0000000C

Symbol: DWT_EXCCNT
   Definitions
      At line 433 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_EXCCNT unused
DWT_EXCCNT_EXCCNT_Msk 000000FF

Symbol: DWT_EXCCNT_EXCCNT_Msk
   Definitions
      At line 512 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_EXCCNT_EXCCNT_Msk unused
DWT_EXCCNT_EXCCNT_Pos 00000000

Symbol: DWT_EXCCNT_EXCCNT_Pos
   Definitions
      At line 511 in file core_cm4_constants.s
   Uses
      At line 512 in file core_cm4_constants.s
Comment: DWT_EXCCNT_EXCCNT_Pos used once
DWT_FOLDCNT 00000018

Symbol: DWT_FOLDCNT
   Definitions
      At line 436 in file core_cm4_constants.s



ARM Macro Assembler    Page 16 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: DWT_FOLDCNT unused
DWT_FOLDCNT_FOLDCNT_Msk 000000FF

Symbol: DWT_FOLDCNT_FOLDCNT_Msk
   Definitions
      At line 524 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_FOLDCNT_FOLDCNT_Msk unused
DWT_FOLDCNT_FOLDCNT_Pos 00000000

Symbol: DWT_FOLDCNT_FOLDCNT_Pos
   Definitions
      At line 523 in file core_cm4_constants.s
   Uses
      At line 524 in file core_cm4_constants.s
Comment: DWT_FOLDCNT_FOLDCNT_Pos used once
DWT_FUNCTION0 00000028

Symbol: DWT_FUNCTION0
   Definitions
      At line 440 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_FUNCTION0 unused
DWT_FUNCTION1 00000038

Symbol: DWT_FUNCTION1
   Definitions
      At line 443 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_FUNCTION1 unused
DWT_FUNCTION2 00000048

Symbol: DWT_FUNCTION2
   Definitions
      At line 446 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_FUNCTION2 unused
DWT_FUNCTION3 00000058

Symbol: DWT_FUNCTION3
   Definitions
      At line 449 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_FUNCTION3 unused
DWT_FUNCTION_CYCMATCH_Msk 00000080

Symbol: DWT_FUNCTION_CYCMATCH_Msk
   Definitions
      At line 550 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_FUNCTION_CYCMATCH_Msk unused



ARM Macro Assembler    Page 17 Alphabetic symbol ordering
Absolute symbols

DWT_FUNCTION_CYCMATCH_Pos 00000007

Symbol: DWT_FUNCTION_CYCMATCH_Pos
   Definitions
      At line 549 in file core_cm4_constants.s
   Uses
      At line 550 in file core_cm4_constants.s
Comment: DWT_FUNCTION_CYCMATCH_Pos used once
DWT_FUNCTION_DATAVADDR0_Msk 0000F000

Symbol: DWT_FUNCTION_DATAVADDR0_Msk
   Definitions
      At line 538 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_FUNCTION_DATAVADDR0_Msk unused
DWT_FUNCTION_DATAVADDR0_Pos 0000000C

Symbol: DWT_FUNCTION_DATAVADDR0_Pos
   Definitions
      At line 537 in file core_cm4_constants.s
   Uses
      At line 538 in file core_cm4_constants.s
Comment: DWT_FUNCTION_DATAVADDR0_Pos used once
DWT_FUNCTION_DATAVADDR1_Msk 000F0000

Symbol: DWT_FUNCTION_DATAVADDR1_Msk
   Definitions
      At line 535 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_FUNCTION_DATAVADDR1_Msk unused
DWT_FUNCTION_DATAVADDR1_Pos 00000010

Symbol: DWT_FUNCTION_DATAVADDR1_Pos
   Definitions
      At line 534 in file core_cm4_constants.s
   Uses
      At line 535 in file core_cm4_constants.s
Comment: DWT_FUNCTION_DATAVADDR1_Pos used once
DWT_FUNCTION_DATAVMATCH_Msk 00000100

Symbol: DWT_FUNCTION_DATAVMATCH_Msk
   Definitions
      At line 547 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_FUNCTION_DATAVMATCH_Msk unused
DWT_FUNCTION_DATAVMATCH_Pos 00000008

Symbol: DWT_FUNCTION_DATAVMATCH_Pos
   Definitions
      At line 546 in file core_cm4_constants.s
   Uses
      At line 547 in file core_cm4_constants.s
Comment: DWT_FUNCTION_DATAVMATCH_Pos used once
DWT_FUNCTION_DATAVSIZE_Msk 00000C00

Symbol: DWT_FUNCTION_DATAVSIZE_Msk



ARM Macro Assembler    Page 18 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 541 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_FUNCTION_DATAVSIZE_Msk unused
DWT_FUNCTION_DATAVSIZE_Pos 0000000A

Symbol: DWT_FUNCTION_DATAVSIZE_Pos
   Definitions
      At line 540 in file core_cm4_constants.s
   Uses
      At line 541 in file core_cm4_constants.s
Comment: DWT_FUNCTION_DATAVSIZE_Pos used once
DWT_FUNCTION_EMITRANGE_Msk 00000020

Symbol: DWT_FUNCTION_EMITRANGE_Msk
   Definitions
      At line 553 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_FUNCTION_EMITRANGE_Msk unused
DWT_FUNCTION_EMITRANGE_Pos 00000005

Symbol: DWT_FUNCTION_EMITRANGE_Pos
   Definitions
      At line 552 in file core_cm4_constants.s
   Uses
      At line 553 in file core_cm4_constants.s
Comment: DWT_FUNCTION_EMITRANGE_Pos used once
DWT_FUNCTION_FUNCTION_Msk 0000000F

Symbol: DWT_FUNCTION_FUNCTION_Msk
   Definitions
      At line 556 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_FUNCTION_FUNCTION_Msk unused
DWT_FUNCTION_FUNCTION_Pos 00000000

Symbol: DWT_FUNCTION_FUNCTION_Pos
   Definitions
      At line 555 in file core_cm4_constants.s
   Uses
      At line 556 in file core_cm4_constants.s
Comment: DWT_FUNCTION_FUNCTION_Pos used once
DWT_FUNCTION_LNK1ENA_Msk 00000200

Symbol: DWT_FUNCTION_LNK1ENA_Msk
   Definitions
      At line 544 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_FUNCTION_LNK1ENA_Msk unused
DWT_FUNCTION_LNK1ENA_Pos 00000009

Symbol: DWT_FUNCTION_LNK1ENA_Pos
   Definitions
      At line 543 in file core_cm4_constants.s
   Uses



ARM Macro Assembler    Page 19 Alphabetic symbol ordering
Absolute symbols

      At line 544 in file core_cm4_constants.s
Comment: DWT_FUNCTION_LNK1ENA_Pos used once
DWT_FUNCTION_MATCHED_Msk 01000000

Symbol: DWT_FUNCTION_MATCHED_Msk
   Definitions
      At line 532 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_FUNCTION_MATCHED_Msk unused
DWT_FUNCTION_MATCHED_Pos 00000018

Symbol: DWT_FUNCTION_MATCHED_Pos
   Definitions
      At line 531 in file core_cm4_constants.s
   Uses
      At line 532 in file core_cm4_constants.s
Comment: DWT_FUNCTION_MATCHED_Pos used once
DWT_LSUCNT 00000014

Symbol: DWT_LSUCNT
   Definitions
      At line 435 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_LSUCNT unused
DWT_LSUCNT_LSUCNT_Msk 000000FF

Symbol: DWT_LSUCNT_LSUCNT_Msk
   Definitions
      At line 520 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_LSUCNT_LSUCNT_Msk unused
DWT_LSUCNT_LSUCNT_Pos 00000000

Symbol: DWT_LSUCNT_LSUCNT_Pos
   Definitions
      At line 519 in file core_cm4_constants.s
   Uses
      At line 520 in file core_cm4_constants.s
Comment: DWT_LSUCNT_LSUCNT_Pos used once
DWT_MASK0 00000024

Symbol: DWT_MASK0
   Definitions
      At line 439 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_MASK0 unused
DWT_MASK1 00000034

Symbol: DWT_MASK1
   Definitions
      At line 442 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_MASK1 unused
DWT_MASK2 00000044



ARM Macro Assembler    Page 20 Alphabetic symbol ordering
Absolute symbols


Symbol: DWT_MASK2
   Definitions
      At line 445 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_MASK2 unused
DWT_MASK3 00000054

Symbol: DWT_MASK3
   Definitions
      At line 448 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_MASK3 unused
DWT_MASK_MASK_Msk 0000001F

Symbol: DWT_MASK_MASK_Msk
   Definitions
      At line 528 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_MASK_MASK_Msk unused
DWT_MASK_MASK_Pos 00000000

Symbol: DWT_MASK_MASK_Pos
   Definitions
      At line 527 in file core_cm4_constants.s
   Uses
      At line 528 in file core_cm4_constants.s
Comment: DWT_MASK_MASK_Pos used once
DWT_PCSR 0000001C

Symbol: DWT_PCSR
   Definitions
      At line 437 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_PCSR unused
DWT_SLEEPCNT 00000010

Symbol: DWT_SLEEPCNT
   Definitions
      At line 434 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_SLEEPCNT unused
DWT_SLEEPCNT_SLEEPCNT_Msk 000000FF

Symbol: DWT_SLEEPCNT_SLEEPCNT_Msk
   Definitions
      At line 516 in file core_cm4_constants.s
   Uses
      None
Comment: DWT_SLEEPCNT_SLEEPCNT_Msk unused
DWT_SLEEPCNT_SLEEPCNT_Pos 00000000

Symbol: DWT_SLEEPCNT_SLEEPCNT_Pos
   Definitions



ARM Macro Assembler    Page 21 Alphabetic symbol ordering
Absolute symbols

      At line 515 in file core_cm4_constants.s
   Uses
      At line 516 in file core_cm4_constants.s
Comment: DWT_SLEEPCNT_SLEEPCNT_Pos used once
FPU E000EF30

Symbol: FPU
   Definitions
      At line 997 in file core_cm4_constants.s
   Uses
      None
Comment: FPU unused
FPU_BASE E000EF30

Symbol: FPU_BASE
   Definitions
      At line 996 in file core_cm4_constants.s
   Uses
      At line 997 in file core_cm4_constants.s
Comment: FPU_BASE used once
FPU_FPCAR 00000008

Symbol: FPU_FPCAR
   Definitions
      At line 788 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_FPCAR unused
FPU_FPCAR_ADDRESS_Msk FFFFFFF8

Symbol: FPU_FPCAR_ADDRESS_Msk
   Definitions
      At line 823 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_FPCAR_ADDRESS_Msk unused
FPU_FPCAR_ADDRESS_Pos 00000003

Symbol: FPU_FPCAR_ADDRESS_Pos
   Definitions
      At line 822 in file core_cm4_constants.s
   Uses
      At line 823 in file core_cm4_constants.s
Comment: FPU_FPCAR_ADDRESS_Pos used once
FPU_FPCCR 00000004

Symbol: FPU_FPCCR
   Definitions
      At line 787 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_FPCCR unused
FPU_FPCCR_ASPEN_Msk 80000000

Symbol: FPU_FPCCR_ASPEN_Msk
   Definitions
      At line 795 in file core_cm4_constants.s
   Uses
      None



ARM Macro Assembler    Page 22 Alphabetic symbol ordering
Absolute symbols

Comment: FPU_FPCCR_ASPEN_Msk unused
FPU_FPCCR_ASPEN_Pos 0000001F

Symbol: FPU_FPCCR_ASPEN_Pos
   Definitions
      At line 794 in file core_cm4_constants.s
   Uses
      At line 795 in file core_cm4_constants.s
Comment: FPU_FPCCR_ASPEN_Pos used once
FPU_FPCCR_BFRDY_Msk 00000040

Symbol: FPU_FPCCR_BFRDY_Msk
   Definitions
      At line 804 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_FPCCR_BFRDY_Msk unused
FPU_FPCCR_BFRDY_Pos 00000006

Symbol: FPU_FPCCR_BFRDY_Pos
   Definitions
      At line 803 in file core_cm4_constants.s
   Uses
      At line 804 in file core_cm4_constants.s
Comment: FPU_FPCCR_BFRDY_Pos used once
FPU_FPCCR_HFRDY_Msk 00000010

Symbol: FPU_FPCCR_HFRDY_Msk
   Definitions
      At line 810 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_FPCCR_HFRDY_Msk unused
FPU_FPCCR_HFRDY_Pos 00000004

Symbol: FPU_FPCCR_HFRDY_Pos
   Definitions
      At line 809 in file core_cm4_constants.s
   Uses
      At line 810 in file core_cm4_constants.s
Comment: FPU_FPCCR_HFRDY_Pos used once
FPU_FPCCR_LSPACT_Msk 00000001

Symbol: FPU_FPCCR_LSPACT_Msk
   Definitions
      At line 819 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_FPCCR_LSPACT_Msk unused
FPU_FPCCR_LSPACT_Pos 00000000

Symbol: FPU_FPCCR_LSPACT_Pos
   Definitions
      At line 818 in file core_cm4_constants.s
   Uses
      At line 819 in file core_cm4_constants.s
Comment: FPU_FPCCR_LSPACT_Pos used once
FPU_FPCCR_LSPEN_Msk 40000000




ARM Macro Assembler    Page 23 Alphabetic symbol ordering
Absolute symbols

Symbol: FPU_FPCCR_LSPEN_Msk
   Definitions
      At line 798 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_FPCCR_LSPEN_Msk unused
FPU_FPCCR_LSPEN_Pos 0000001E

Symbol: FPU_FPCCR_LSPEN_Pos
   Definitions
      At line 797 in file core_cm4_constants.s
   Uses
      At line 798 in file core_cm4_constants.s
Comment: FPU_FPCCR_LSPEN_Pos used once
FPU_FPCCR_MMRDY_Msk 00000020

Symbol: FPU_FPCCR_MMRDY_Msk
   Definitions
      At line 807 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_FPCCR_MMRDY_Msk unused
FPU_FPCCR_MMRDY_Pos 00000005

Symbol: FPU_FPCCR_MMRDY_Pos
   Definitions
      At line 806 in file core_cm4_constants.s
   Uses
      At line 807 in file core_cm4_constants.s
Comment: FPU_FPCCR_MMRDY_Pos used once
FPU_FPCCR_MONRDY_Msk 00000100

Symbol: FPU_FPCCR_MONRDY_Msk
   Definitions
      At line 801 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_FPCCR_MONRDY_Msk unused
FPU_FPCCR_MONRDY_Pos 00000008

Symbol: FPU_FPCCR_MONRDY_Pos
   Definitions
      At line 800 in file core_cm4_constants.s
   Uses
      At line 801 in file core_cm4_constants.s
Comment: FPU_FPCCR_MONRDY_Pos used once
FPU_FPCCR_THREAD_Msk 00000008

Symbol: FPU_FPCCR_THREAD_Msk
   Definitions
      At line 813 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_FPCCR_THREAD_Msk unused
FPU_FPCCR_THREAD_Pos 00000003

Symbol: FPU_FPCCR_THREAD_Pos
   Definitions
      At line 812 in file core_cm4_constants.s



ARM Macro Assembler    Page 24 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 813 in file core_cm4_constants.s
Comment: FPU_FPCCR_THREAD_Pos used once
FPU_FPCCR_USER_Msk 00000002

Symbol: FPU_FPCCR_USER_Msk
   Definitions
      At line 816 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_FPCCR_USER_Msk unused
FPU_FPCCR_USER_Pos 00000001

Symbol: FPU_FPCCR_USER_Pos
   Definitions
      At line 815 in file core_cm4_constants.s
   Uses
      At line 816 in file core_cm4_constants.s
Comment: FPU_FPCCR_USER_Pos used once
FPU_FPDSCR 0000000C

Symbol: FPU_FPDSCR
   Definitions
      At line 789 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_FPDSCR unused
FPU_FPDSCR_AHP_Msk 04000000

Symbol: FPU_FPDSCR_AHP_Msk
   Definitions
      At line 827 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_FPDSCR_AHP_Msk unused
FPU_FPDSCR_AHP_Pos 0000001A

Symbol: FPU_FPDSCR_AHP_Pos
   Definitions
      At line 826 in file core_cm4_constants.s
   Uses
      At line 827 in file core_cm4_constants.s
Comment: FPU_FPDSCR_AHP_Pos used once
FPU_FPDSCR_DN_Msk 02000000

Symbol: FPU_FPDSCR_DN_Msk
   Definitions
      At line 830 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_FPDSCR_DN_Msk unused
FPU_FPDSCR_DN_Pos 00000019

Symbol: FPU_FPDSCR_DN_Pos
   Definitions
      At line 829 in file core_cm4_constants.s
   Uses
      At line 830 in file core_cm4_constants.s
Comment: FPU_FPDSCR_DN_Pos used once



ARM Macro Assembler    Page 25 Alphabetic symbol ordering
Absolute symbols

FPU_FPDSCR_FZ_Msk 01000000

Symbol: FPU_FPDSCR_FZ_Msk
   Definitions
      At line 833 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_FPDSCR_FZ_Msk unused
FPU_FPDSCR_FZ_Pos 00000018

Symbol: FPU_FPDSCR_FZ_Pos
   Definitions
      At line 832 in file core_cm4_constants.s
   Uses
      At line 833 in file core_cm4_constants.s
Comment: FPU_FPDSCR_FZ_Pos used once
FPU_FPDSCR_RMode_Msk 00C00000

Symbol: FPU_FPDSCR_RMode_Msk
   Definitions
      At line 836 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_FPDSCR_RMode_Msk unused
FPU_FPDSCR_RMode_Pos 00000016

Symbol: FPU_FPDSCR_RMode_Pos
   Definitions
      At line 835 in file core_cm4_constants.s
   Uses
      At line 836 in file core_cm4_constants.s
Comment: FPU_FPDSCR_RMode_Pos used once
FPU_MVFR0 00000010

Symbol: FPU_MVFR0
   Definitions
      At line 790 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_MVFR0 unused
FPU_MVFR0_A_SIMD_registers_Msk 0000000F

Symbol: FPU_MVFR0_A_SIMD_registers_Msk
   Definitions
      At line 861 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_MVFR0_A_SIMD_registers_Msk unused
FPU_MVFR0_A_SIMD_registers_Pos 00000000

Symbol: FPU_MVFR0_A_SIMD_registers_Pos
   Definitions
      At line 860 in file core_cm4_constants.s
   Uses
      At line 861 in file core_cm4_constants.s
Comment: FPU_MVFR0_A_SIMD_registers_Pos used once
FPU_MVFR0_Divide_Msk 000F0000

Symbol: FPU_MVFR0_Divide_Msk



ARM Macro Assembler    Page 26 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 849 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_MVFR0_Divide_Msk unused
FPU_MVFR0_Divide_Pos 00000010

Symbol: FPU_MVFR0_Divide_Pos
   Definitions
      At line 848 in file core_cm4_constants.s
   Uses
      At line 849 in file core_cm4_constants.s
Comment: FPU_MVFR0_Divide_Pos used once
FPU_MVFR0_Double_precision_Msk 00000F00

Symbol: FPU_MVFR0_Double_precision_Msk
   Definitions
      At line 855 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_MVFR0_Double_precision_Msk unused
FPU_MVFR0_Double_precision_Pos 00000008

Symbol: FPU_MVFR0_Double_precision_Pos
   Definitions
      At line 854 in file core_cm4_constants.s
   Uses
      At line 855 in file core_cm4_constants.s
Comment: FPU_MVFR0_Double_precision_Pos used once
FPU_MVFR0_FP_excep_trapping_Msk 0000F000

Symbol: FPU_MVFR0_FP_excep_trapping_Msk
   Definitions
      At line 852 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_MVFR0_FP_excep_trapping_Msk unused
FPU_MVFR0_FP_excep_trapping_Pos 0000000C

Symbol: FPU_MVFR0_FP_excep_trapping_Pos
   Definitions
      At line 851 in file core_cm4_constants.s
   Uses
      At line 852 in file core_cm4_constants.s
Comment: FPU_MVFR0_FP_excep_trapping_Pos used once
FPU_MVFR0_FP_rounding_modes_Msk F0000000

Symbol: FPU_MVFR0_FP_rounding_modes_Msk
   Definitions
      At line 840 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_MVFR0_FP_rounding_modes_Msk unused
FPU_MVFR0_FP_rounding_modes_Pos 0000001C

Symbol: FPU_MVFR0_FP_rounding_modes_Pos
   Definitions
      At line 839 in file core_cm4_constants.s
   Uses



ARM Macro Assembler    Page 27 Alphabetic symbol ordering
Absolute symbols

      At line 840 in file core_cm4_constants.s
Comment: FPU_MVFR0_FP_rounding_modes_Pos used once
FPU_MVFR0_Short_vectors_Msk 0F000000

Symbol: FPU_MVFR0_Short_vectors_Msk
   Definitions
      At line 843 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_MVFR0_Short_vectors_Msk unused
FPU_MVFR0_Short_vectors_Pos 00000018

Symbol: FPU_MVFR0_Short_vectors_Pos
   Definitions
      At line 842 in file core_cm4_constants.s
   Uses
      At line 843 in file core_cm4_constants.s
Comment: FPU_MVFR0_Short_vectors_Pos used once
FPU_MVFR0_Single_precision_Msk 000000F0

Symbol: FPU_MVFR0_Single_precision_Msk
   Definitions
      At line 858 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_MVFR0_Single_precision_Msk unused
FPU_MVFR0_Single_precision_Pos 00000004

Symbol: FPU_MVFR0_Single_precision_Pos
   Definitions
      At line 857 in file core_cm4_constants.s
   Uses
      At line 858 in file core_cm4_constants.s
Comment: FPU_MVFR0_Single_precision_Pos used once
FPU_MVFR0_Square_root_Msk 00F00000

Symbol: FPU_MVFR0_Square_root_Msk
   Definitions
      At line 846 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_MVFR0_Square_root_Msk unused
FPU_MVFR0_Square_root_Pos 00000014

Symbol: FPU_MVFR0_Square_root_Pos
   Definitions
      At line 845 in file core_cm4_constants.s
   Uses
      At line 846 in file core_cm4_constants.s
Comment: FPU_MVFR0_Square_root_Pos used once
FPU_MVFR1 00000014

Symbol: FPU_MVFR1
   Definitions
      At line 791 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_MVFR1 unused
FPU_MVFR1_D_NaN_mode_Msk 000000F0



ARM Macro Assembler    Page 28 Alphabetic symbol ordering
Absolute symbols


Symbol: FPU_MVFR1_D_NaN_mode_Msk
   Definitions
      At line 871 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_MVFR1_D_NaN_mode_Msk unused
FPU_MVFR1_D_NaN_mode_Pos 00000004

Symbol: FPU_MVFR1_D_NaN_mode_Pos
   Definitions
      At line 870 in file core_cm4_constants.s
   Uses
      At line 871 in file core_cm4_constants.s
Comment: FPU_MVFR1_D_NaN_mode_Pos used once
FPU_MVFR1_FP_HPFP_Msk 0F000000

Symbol: FPU_MVFR1_FP_HPFP_Msk
   Definitions
      At line 868 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_MVFR1_FP_HPFP_Msk unused
FPU_MVFR1_FP_HPFP_Pos 00000018

Symbol: FPU_MVFR1_FP_HPFP_Pos
   Definitions
      At line 867 in file core_cm4_constants.s
   Uses
      At line 868 in file core_cm4_constants.s
Comment: FPU_MVFR1_FP_HPFP_Pos used once
FPU_MVFR1_FP_fused_MAC_Msk F0000000

Symbol: FPU_MVFR1_FP_fused_MAC_Msk
   Definitions
      At line 865 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_MVFR1_FP_fused_MAC_Msk unused
FPU_MVFR1_FP_fused_MAC_Pos 0000001C

Symbol: FPU_MVFR1_FP_fused_MAC_Pos
   Definitions
      At line 864 in file core_cm4_constants.s
   Uses
      At line 865 in file core_cm4_constants.s
Comment: FPU_MVFR1_FP_fused_MAC_Pos used once
FPU_MVFR1_FtZ_mode_Msk 0000000F

Symbol: FPU_MVFR1_FtZ_mode_Msk
   Definitions
      At line 874 in file core_cm4_constants.s
   Uses
      None
Comment: FPU_MVFR1_FtZ_mode_Msk unused
FPU_MVFR1_FtZ_mode_Pos 00000000

Symbol: FPU_MVFR1_FtZ_mode_Pos
   Definitions



ARM Macro Assembler    Page 29 Alphabetic symbol ordering
Absolute symbols

      At line 873 in file core_cm4_constants.s
   Uses
      At line 874 in file core_cm4_constants.s
Comment: FPU_MVFR1_FtZ_mode_Pos used once
ITM E0000000

Symbol: ITM
   Definitions
      At line 988 in file core_cm4_constants.s
   Uses
      None
Comment: ITM unused
ITM_BASE E0000000

Symbol: ITM_BASE
   Definitions
      At line 976 in file core_cm4_constants.s
   Uses
      At line 988 in file core_cm4_constants.s
Comment: ITM_BASE used once
ITM_CID0 00000FF0

Symbol: ITM_CID0
   Definitions
      At line 366 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_CID0 unused
ITM_CID1 00000FF4

Symbol: ITM_CID1
   Definitions
      At line 367 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_CID1 unused
ITM_CID2 00000FF8

Symbol: ITM_CID2
   Definitions
      At line 368 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_CID2 unused
ITM_CID3 00000FFC

Symbol: ITM_CID3
   Definitions
      At line 369 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_CID3 unused
ITM_IMCR 00000F00

Symbol: ITM_IMCR
   Definitions
      At line 355 in file core_cm4_constants.s
   Uses
      None



ARM Macro Assembler    Page 30 Alphabetic symbol ordering
Absolute symbols

Comment: ITM_IMCR unused
ITM_IMCR_INTEGRATION_Msk 00000001

Symbol: ITM_IMCR_INTEGRATION_Msk
   Definitions
      At line 413 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_IMCR_INTEGRATION_Msk unused
ITM_IMCR_INTEGRATION_Pos 00000000

Symbol: ITM_IMCR_INTEGRATION_Pos
   Definitions
      At line 412 in file core_cm4_constants.s
   Uses
      At line 413 in file core_cm4_constants.s
Comment: ITM_IMCR_INTEGRATION_Pos used once
ITM_IRR 00000EFC

Symbol: ITM_IRR
   Definitions
      At line 354 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_IRR unused
ITM_IRR_ATREADYM_Msk 00000001

Symbol: ITM_IRR_ATREADYM_Msk
   Definitions
      At line 409 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_IRR_ATREADYM_Msk unused
ITM_IRR_ATREADYM_Pos 00000000

Symbol: ITM_IRR_ATREADYM_Pos
   Definitions
      At line 408 in file core_cm4_constants.s
   Uses
      At line 409 in file core_cm4_constants.s
Comment: ITM_IRR_ATREADYM_Pos used once
ITM_IWR 00000EF8

Symbol: ITM_IWR
   Definitions
      At line 353 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_IWR unused
ITM_IWR_ATVALIDM_Msk 00000001

Symbol: ITM_IWR_ATVALIDM_Msk
   Definitions
      At line 405 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_IWR_ATVALIDM_Msk unused
ITM_IWR_ATVALIDM_Pos 00000000




ARM Macro Assembler    Page 31 Alphabetic symbol ordering
Absolute symbols

Symbol: ITM_IWR_ATVALIDM_Pos
   Definitions
      At line 404 in file core_cm4_constants.s
   Uses
      At line 405 in file core_cm4_constants.s
Comment: ITM_IWR_ATVALIDM_Pos used once
ITM_LAR 00000FB0

Symbol: ITM_LAR
   Definitions
      At line 356 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_LAR unused
ITM_LSR 00000FB4

Symbol: ITM_LSR
   Definitions
      At line 357 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_LSR unused
ITM_LSR_Access_Msk 00000002

Symbol: ITM_LSR_Access_Msk
   Definitions
      At line 420 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_LSR_Access_Msk unused
ITM_LSR_Access_Pos 00000001

Symbol: ITM_LSR_Access_Pos
   Definitions
      At line 419 in file core_cm4_constants.s
   Uses
      At line 420 in file core_cm4_constants.s
Comment: ITM_LSR_Access_Pos used once
ITM_LSR_ByteAcc_Msk 00000004

Symbol: ITM_LSR_ByteAcc_Msk
   Definitions
      At line 417 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_LSR_ByteAcc_Msk unused
ITM_LSR_ByteAcc_Pos 00000002

Symbol: ITM_LSR_ByteAcc_Pos
   Definitions
      At line 416 in file core_cm4_constants.s
   Uses
      At line 417 in file core_cm4_constants.s
Comment: ITM_LSR_ByteAcc_Pos used once
ITM_LSR_Present_Msk 00000001

Symbol: ITM_LSR_Present_Msk
   Definitions
      At line 423 in file core_cm4_constants.s



ARM Macro Assembler    Page 32 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: ITM_LSR_Present_Msk unused
ITM_LSR_Present_Pos 00000000

Symbol: ITM_LSR_Present_Pos
   Definitions
      At line 422 in file core_cm4_constants.s
   Uses
      At line 423 in file core_cm4_constants.s
Comment: ITM_LSR_Present_Pos used once
ITM_PID0 00000FE0

Symbol: ITM_PID0
   Definitions
      At line 362 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_PID0 unused
ITM_PID1 00000FE4

Symbol: ITM_PID1
   Definitions
      At line 363 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_PID1 unused
ITM_PID2 00000FE8

Symbol: ITM_PID2
   Definitions
      At line 364 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_PID2 unused
ITM_PID3 00000FEC

Symbol: ITM_PID3
   Definitions
      At line 365 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_PID3 unused
ITM_PID4 00000FD0

Symbol: ITM_PID4
   Definitions
      At line 358 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_PID4 unused
ITM_PID5 00000FD4

Symbol: ITM_PID5
   Definitions
      At line 359 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_PID5 unused



ARM Macro Assembler    Page 33 Alphabetic symbol ordering
Absolute symbols

ITM_PID6 00000FD5

Symbol: ITM_PID6
   Definitions
      At line 360 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_PID6 unused
ITM_PID7 00000FDC

Symbol: ITM_PID7
   Definitions
      At line 361 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_PID7 unused
ITM_PORT 00000000

Symbol: ITM_PORT
   Definitions
      At line 349 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_PORT unused
ITM_TCR 00000E80

Symbol: ITM_TCR
   Definitions
      At line 352 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_TCR unused
ITM_TCR_BUSY_Msk 00800000

Symbol: ITM_TCR_BUSY_Msk
   Definitions
      At line 377 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_TCR_BUSY_Msk unused
ITM_TCR_BUSY_Pos 00000017

Symbol: ITM_TCR_BUSY_Pos
   Definitions
      At line 376 in file core_cm4_constants.s
   Uses
      At line 377 in file core_cm4_constants.s
Comment: ITM_TCR_BUSY_Pos used once
ITM_TCR_DWTENA_Msk 00000008

Symbol: ITM_TCR_DWTENA_Msk
   Definitions
      At line 392 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_TCR_DWTENA_Msk unused
ITM_TCR_DWTENA_Pos 00000003

Symbol: ITM_TCR_DWTENA_Pos



ARM Macro Assembler    Page 34 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 391 in file core_cm4_constants.s
   Uses
      At line 392 in file core_cm4_constants.s
Comment: ITM_TCR_DWTENA_Pos used once
ITM_TCR_GTSFREQ_Msk 00000C00

Symbol: ITM_TCR_GTSFREQ_Msk
   Definitions
      At line 383 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_TCR_GTSFREQ_Msk unused
ITM_TCR_GTSFREQ_Pos 0000000A

Symbol: ITM_TCR_GTSFREQ_Pos
   Definitions
      At line 382 in file core_cm4_constants.s
   Uses
      At line 383 in file core_cm4_constants.s
Comment: ITM_TCR_GTSFREQ_Pos used once
ITM_TCR_ITMENA_Msk 00000001

Symbol: ITM_TCR_ITMENA_Msk
   Definitions
      At line 401 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_TCR_ITMENA_Msk unused
ITM_TCR_ITMENA_Pos 00000000

Symbol: ITM_TCR_ITMENA_Pos
   Definitions
      At line 400 in file core_cm4_constants.s
   Uses
      At line 401 in file core_cm4_constants.s
Comment: ITM_TCR_ITMENA_Pos used once
ITM_TCR_SWOENA_Msk 00000010

Symbol: ITM_TCR_SWOENA_Msk
   Definitions
      At line 389 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_TCR_SWOENA_Msk unused
ITM_TCR_SWOENA_Pos 00000004

Symbol: ITM_TCR_SWOENA_Pos
   Definitions
      At line 388 in file core_cm4_constants.s
   Uses
      At line 389 in file core_cm4_constants.s
Comment: ITM_TCR_SWOENA_Pos used once
ITM_TCR_SYNCENA_Msk 00000004

Symbol: ITM_TCR_SYNCENA_Msk
   Definitions
      At line 395 in file core_cm4_constants.s
   Uses



ARM Macro Assembler    Page 35 Alphabetic symbol ordering
Absolute symbols

      None
Comment: ITM_TCR_SYNCENA_Msk unused
ITM_TCR_SYNCENA_Pos 00000002

Symbol: ITM_TCR_SYNCENA_Pos
   Definitions
      At line 394 in file core_cm4_constants.s
   Uses
      At line 395 in file core_cm4_constants.s
Comment: ITM_TCR_SYNCENA_Pos used once
ITM_TCR_TSENA_Msk 00000002

Symbol: ITM_TCR_TSENA_Msk
   Definitions
      At line 398 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_TCR_TSENA_Msk unused
ITM_TCR_TSENA_Pos 00000001

Symbol: ITM_TCR_TSENA_Pos
   Definitions
      At line 397 in file core_cm4_constants.s
   Uses
      At line 398 in file core_cm4_constants.s
Comment: ITM_TCR_TSENA_Pos used once
ITM_TCR_TSPrescale_Msk 00000300

Symbol: ITM_TCR_TSPrescale_Msk
   Definitions
      At line 386 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_TCR_TSPrescale_Msk unused
ITM_TCR_TSPrescale_Pos 00000008

Symbol: ITM_TCR_TSPrescale_Pos
   Definitions
      At line 385 in file core_cm4_constants.s
   Uses
      At line 386 in file core_cm4_constants.s
Comment: ITM_TCR_TSPrescale_Pos used once
ITM_TCR_TraceBusID_Msk 007F0000

Symbol: ITM_TCR_TraceBusID_Msk
   Definitions
      At line 380 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_TCR_TraceBusID_Msk unused
ITM_TCR_TraceBusID_Pos 00000010

Symbol: ITM_TCR_TraceBusID_Pos
   Definitions
      At line 379 in file core_cm4_constants.s
   Uses
      At line 380 in file core_cm4_constants.s
Comment: ITM_TCR_TraceBusID_Pos used once
ITM_TER 00000E00



ARM Macro Assembler    Page 36 Alphabetic symbol ordering
Absolute symbols


Symbol: ITM_TER
   Definitions
      At line 350 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_TER unused
ITM_TPR 00000E40

Symbol: ITM_TPR
   Definitions
      At line 351 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_TPR unused
ITM_TPR_PRIVMASK_Msk 0000000F

Symbol: ITM_TPR_PRIVMASK_Msk
   Definitions
      At line 373 in file core_cm4_constants.s
   Uses
      None
Comment: ITM_TPR_PRIVMASK_Msk unused
ITM_TPR_PRIVMASK_Pos 00000000

Symbol: ITM_TPR_PRIVMASK_Pos
   Definitions
      At line 372 in file core_cm4_constants.s
   Uses
      At line 373 in file core_cm4_constants.s
Comment: ITM_TPR_PRIVMASK_Pos used once
MPU E000ED90

Symbol: MPU
   Definitions
      At line 994 in file core_cm4_constants.s
   Uses
      None
Comment: MPU unused
MPU_BASE E000ED90

Symbol: MPU_BASE
   Definitions
      At line 993 in file core_cm4_constants.s
   Uses
      At line 994 in file core_cm4_constants.s
Comment: MPU_BASE used once
MPU_CTRL 00000004

Symbol: MPU_CTRL
   Definitions
      At line 705 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_CTRL unused
MPU_CTRL_ENABLE_Msk 00000001

Symbol: MPU_CTRL_ENABLE_Msk
   Definitions



ARM Macro Assembler    Page 37 Alphabetic symbol ordering
Absolute symbols

      At line 734 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_CTRL_ENABLE_Msk unused
MPU_CTRL_ENABLE_Pos 00000000

Symbol: MPU_CTRL_ENABLE_Pos
   Definitions
      At line 733 in file core_cm4_constants.s
   Uses
      At line 734 in file core_cm4_constants.s
Comment: MPU_CTRL_ENABLE_Pos used once
MPU_CTRL_HFNMIENA_Msk 00000002

Symbol: MPU_CTRL_HFNMIENA_Msk
   Definitions
      At line 731 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_CTRL_HFNMIENA_Msk unused
MPU_CTRL_HFNMIENA_Pos 00000001

Symbol: MPU_CTRL_HFNMIENA_Pos
   Definitions
      At line 730 in file core_cm4_constants.s
   Uses
      At line 731 in file core_cm4_constants.s
Comment: MPU_CTRL_HFNMIENA_Pos used once
MPU_CTRL_PRIVDEFENA_Msk 00000004

Symbol: MPU_CTRL_PRIVDEFENA_Msk
   Definitions
      At line 728 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_CTRL_PRIVDEFENA_Msk unused
MPU_CTRL_PRIVDEFENA_Pos 00000002

Symbol: MPU_CTRL_PRIVDEFENA_Pos
   Definitions
      At line 727 in file core_cm4_constants.s
   Uses
      At line 728 in file core_cm4_constants.s
Comment: MPU_CTRL_PRIVDEFENA_Pos used once
MPU_RASR 00000010

Symbol: MPU_RASR
   Definitions
      At line 708 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RASR unused
MPU_RASR_A1 00000018

Symbol: MPU_RASR_A1
   Definitions
      At line 710 in file core_cm4_constants.s
   Uses
      None



ARM Macro Assembler    Page 38 Alphabetic symbol ordering
Absolute symbols

Comment: MPU_RASR_A1 unused
MPU_RASR_A2 00000020

Symbol: MPU_RASR_A2
   Definitions
      At line 712 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RASR_A2 unused
MPU_RASR_A3 00000028

Symbol: MPU_RASR_A3
   Definitions
      At line 714 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RASR_A3 unused
MPU_RASR_AP_Msk 07000000

Symbol: MPU_RASR_AP_Msk
   Definitions
      At line 758 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RASR_AP_Msk unused
MPU_RASR_AP_Pos 00000018

Symbol: MPU_RASR_AP_Pos
   Definitions
      At line 757 in file core_cm4_constants.s
   Uses
      At line 758 in file core_cm4_constants.s
Comment: MPU_RASR_AP_Pos used once
MPU_RASR_ATTRS_Msk FFFF0000

Symbol: MPU_RASR_ATTRS_Msk
   Definitions
      At line 752 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RASR_ATTRS_Msk unused
MPU_RASR_ATTRS_Pos 00000010

Symbol: MPU_RASR_ATTRS_Pos
   Definitions
      At line 751 in file core_cm4_constants.s
   Uses
      At line 752 in file core_cm4_constants.s
Comment: MPU_RASR_ATTRS_Pos used once
MPU_RASR_B_Msk 00010000

Symbol: MPU_RASR_B_Msk
   Definitions
      At line 770 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RASR_B_Msk unused
MPU_RASR_B_Pos 00000010




ARM Macro Assembler    Page 39 Alphabetic symbol ordering
Absolute symbols

Symbol: MPU_RASR_B_Pos
   Definitions
      At line 769 in file core_cm4_constants.s
   Uses
      At line 770 in file core_cm4_constants.s
Comment: MPU_RASR_B_Pos used once
MPU_RASR_C_Msk 00020000

Symbol: MPU_RASR_C_Msk
   Definitions
      At line 767 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RASR_C_Msk unused
MPU_RASR_C_Pos 00000011

Symbol: MPU_RASR_C_Pos
   Definitions
      At line 766 in file core_cm4_constants.s
   Uses
      At line 767 in file core_cm4_constants.s
Comment: MPU_RASR_C_Pos used once
MPU_RASR_ENABLE_Msk 00000001

Symbol: MPU_RASR_ENABLE_Msk
   Definitions
      At line 779 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RASR_ENABLE_Msk unused
MPU_RASR_ENABLE_Pos 00000000

Symbol: MPU_RASR_ENABLE_Pos
   Definitions
      At line 778 in file core_cm4_constants.s
   Uses
      At line 779 in file core_cm4_constants.s
Comment: MPU_RASR_ENABLE_Pos used once
MPU_RASR_SIZE_Msk 0000003E

Symbol: MPU_RASR_SIZE_Msk
   Definitions
      At line 776 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RASR_SIZE_Msk unused
MPU_RASR_SIZE_Pos 00000001

Symbol: MPU_RASR_SIZE_Pos
   Definitions
      At line 775 in file core_cm4_constants.s
   Uses
      At line 776 in file core_cm4_constants.s
Comment: MPU_RASR_SIZE_Pos used once
MPU_RASR_SRD_Msk 0000FF00

Symbol: MPU_RASR_SRD_Msk
   Definitions
      At line 773 in file core_cm4_constants.s



ARM Macro Assembler    Page 40 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: MPU_RASR_SRD_Msk unused
MPU_RASR_SRD_Pos 00000008

Symbol: MPU_RASR_SRD_Pos
   Definitions
      At line 772 in file core_cm4_constants.s
   Uses
      At line 773 in file core_cm4_constants.s
Comment: MPU_RASR_SRD_Pos used once
MPU_RASR_S_Msk 00040000

Symbol: MPU_RASR_S_Msk
   Definitions
      At line 764 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RASR_S_Msk unused
MPU_RASR_S_Pos 00000012

Symbol: MPU_RASR_S_Pos
   Definitions
      At line 763 in file core_cm4_constants.s
   Uses
      At line 764 in file core_cm4_constants.s
Comment: MPU_RASR_S_Pos used once
MPU_RASR_TEX_Msk 00380000

Symbol: MPU_RASR_TEX_Msk
   Definitions
      At line 761 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RASR_TEX_Msk unused
MPU_RASR_TEX_Pos 00000013

Symbol: MPU_RASR_TEX_Pos
   Definitions
      At line 760 in file core_cm4_constants.s
   Uses
      At line 761 in file core_cm4_constants.s
Comment: MPU_RASR_TEX_Pos used once
MPU_RASR_XN_Msk 10000000

Symbol: MPU_RASR_XN_Msk
   Definitions
      At line 755 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RASR_XN_Msk unused
MPU_RASR_XN_Pos 0000001C

Symbol: MPU_RASR_XN_Pos
   Definitions
      At line 754 in file core_cm4_constants.s
   Uses
      At line 755 in file core_cm4_constants.s
Comment: MPU_RASR_XN_Pos used once



ARM Macro Assembler    Page 41 Alphabetic symbol ordering
Absolute symbols

MPU_RBAR 0000000C

Symbol: MPU_RBAR
   Definitions
      At line 707 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RBAR unused
MPU_RBAR_A1 00000014

Symbol: MPU_RBAR_A1
   Definitions
      At line 709 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RBAR_A1 unused
MPU_RBAR_A2 0000001C

Symbol: MPU_RBAR_A2
   Definitions
      At line 711 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RBAR_A2 unused
MPU_RBAR_A3 00000024

Symbol: MPU_RBAR_A3
   Definitions
      At line 713 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RBAR_A3 unused
MPU_RBAR_ADDR_Msk FFFFFFE0

Symbol: MPU_RBAR_ADDR_Msk
   Definitions
      At line 742 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RBAR_ADDR_Msk unused
MPU_RBAR_ADDR_Pos 00000005

Symbol: MPU_RBAR_ADDR_Pos
   Definitions
      At line 741 in file core_cm4_constants.s
   Uses
      At line 742 in file core_cm4_constants.s
Comment: MPU_RBAR_ADDR_Pos used once
MPU_RBAR_REGION_Msk 0000000F

Symbol: MPU_RBAR_REGION_Msk
   Definitions
      At line 748 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RBAR_REGION_Msk unused
MPU_RBAR_REGION_Pos 00000000

Symbol: MPU_RBAR_REGION_Pos



ARM Macro Assembler    Page 42 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 747 in file core_cm4_constants.s
   Uses
      At line 748 in file core_cm4_constants.s
Comment: MPU_RBAR_REGION_Pos used once
MPU_RBAR_VALID_Msk 00000010

Symbol: MPU_RBAR_VALID_Msk
   Definitions
      At line 745 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RBAR_VALID_Msk unused
MPU_RBAR_VALID_Pos 00000004

Symbol: MPU_RBAR_VALID_Pos
   Definitions
      At line 744 in file core_cm4_constants.s
   Uses
      At line 745 in file core_cm4_constants.s
Comment: MPU_RBAR_VALID_Pos used once
MPU_RNR 00000008

Symbol: MPU_RNR
   Definitions
      At line 706 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RNR unused
MPU_RNR_REGION_Msk 000000FF

Symbol: MPU_RNR_REGION_Msk
   Definitions
      At line 738 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_RNR_REGION_Msk unused
MPU_RNR_REGION_Pos 00000000

Symbol: MPU_RNR_REGION_Pos
   Definitions
      At line 737 in file core_cm4_constants.s
   Uses
      At line 738 in file core_cm4_constants.s
Comment: MPU_RNR_REGION_Pos used once
MPU_TYPE 00000000

Symbol: MPU_TYPE
   Definitions
      At line 704 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_TYPE unused
MPU_TYPE_DREGION_Msk 0000FF00

Symbol: MPU_TYPE_DREGION_Msk
   Definitions
      At line 721 in file core_cm4_constants.s
   Uses



ARM Macro Assembler    Page 43 Alphabetic symbol ordering
Absolute symbols

      None
Comment: MPU_TYPE_DREGION_Msk unused
MPU_TYPE_DREGION_Pos 00000008

Symbol: MPU_TYPE_DREGION_Pos
   Definitions
      At line 720 in file core_cm4_constants.s
   Uses
      At line 721 in file core_cm4_constants.s
Comment: MPU_TYPE_DREGION_Pos used once
MPU_TYPE_IREGION_Msk 00FF0000

Symbol: MPU_TYPE_IREGION_Msk
   Definitions
      At line 718 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_TYPE_IREGION_Msk unused
MPU_TYPE_IREGION_Pos 00000010

Symbol: MPU_TYPE_IREGION_Pos
   Definitions
      At line 717 in file core_cm4_constants.s
   Uses
      At line 718 in file core_cm4_constants.s
Comment: MPU_TYPE_IREGION_Pos used once
MPU_TYPE_SEPARATE_Msk 00000001

Symbol: MPU_TYPE_SEPARATE_Msk
   Definitions
      At line 724 in file core_cm4_constants.s
   Uses
      None
Comment: MPU_TYPE_SEPARATE_Msk unused
MPU_TYPE_SEPARATE_Pos 00000000

Symbol: MPU_TYPE_SEPARATE_Pos
   Definitions
      At line 723 in file core_cm4_constants.s
   Uses
      At line 724 in file core_cm4_constants.s
Comment: MPU_TYPE_SEPARATE_Pos used once
NVIC E000E100

Symbol: NVIC
   Definitions
      At line 987 in file core_cm4_constants.s
   Uses
      None
Comment: NVIC unused
NVIC_BASE E000E100

Symbol: NVIC_BASE
   Definitions
      At line 981 in file core_cm4_constants.s
   Uses
      At line 987 in file core_cm4_constants.s
Comment: NVIC_BASE used once
NVIC_IABR 00000200



ARM Macro Assembler    Page 44 Alphabetic symbol ordering
Absolute symbols


Symbol: NVIC_IABR
   Definitions
      At line 50 in file core_cm4_constants.s
   Uses
      None
Comment: NVIC_IABR unused
NVIC_IABR0 00000200

Symbol: NVIC_IABR0
   Definitions
      At line 41 in file core_cm4_constants.s
   Uses
      None
Comment: NVIC_IABR0 unused
NVIC_ICER 00000080

Symbol: NVIC_ICER
   Definitions
      At line 47 in file core_cm4_constants.s
   Uses
      None
Comment: NVIC_ICER unused
NVIC_ICER0 00000080

Symbol: NVIC_ICER0
   Definitions
      At line 38 in file core_cm4_constants.s
   Uses
      None
Comment: NVIC_ICER0 unused
NVIC_ICPR 00000180

Symbol: NVIC_ICPR
   Definitions
      At line 49 in file core_cm4_constants.s
   Uses
      None
Comment: NVIC_ICPR unused
NVIC_ICPR0 00000180

Symbol: NVIC_ICPR0
   Definitions
      At line 40 in file core_cm4_constants.s
   Uses
      None
Comment: NVIC_ICPR0 unused
NVIC_IP 00000300

Symbol: NVIC_IP
   Definitions
      At line 51 in file core_cm4_constants.s
   Uses
      None
Comment: NVIC_IP unused
NVIC_IP0 00000300

Symbol: NVIC_IP0
   Definitions



ARM Macro Assembler    Page 45 Alphabetic symbol ordering
Absolute symbols

      At line 42 in file core_cm4_constants.s
   Uses
      None
Comment: NVIC_IP0 unused
NVIC_IPR 00000300

Symbol: NVIC_IPR
   Definitions
      At line 52 in file core_cm4_constants.s
   Uses
      None
Comment: NVIC_IPR unused
NVIC_IPR0 00000300

Symbol: NVIC_IPR0
   Definitions
      At line 43 in file core_cm4_constants.s
   Uses
      None
Comment: NVIC_IPR0 unused
NVIC_ISER 00000000

Symbol: NVIC_ISER
   Definitions
      At line 46 in file core_cm4_constants.s
   Uses
      None
Comment: NVIC_ISER unused
NVIC_ISER0 00000000

Symbol: NVIC_ISER0
   Definitions
      At line 37 in file core_cm4_constants.s
   Uses
      None
Comment: NVIC_ISER0 unused
NVIC_ISPR 00000100

Symbol: NVIC_ISPR
   Definitions
      At line 48 in file core_cm4_constants.s
   Uses
      None
Comment: NVIC_ISPR unused
NVIC_ISPR0 00000100

Symbol: NVIC_ISPR0
   Definitions
      At line 39 in file core_cm4_constants.s
   Uses
      None
Comment: NVIC_ISPR0 unused
NVIC_STIR 00000E00

Symbol: NVIC_STIR
   Definitions
      At line 53 in file core_cm4_constants.s
   Uses
      None



ARM Macro Assembler    Page 46 Alphabetic symbol ordering
Absolute symbols

Comment: NVIC_STIR unused
NVIC_STIR0 00000E00

Symbol: NVIC_STIR0
   Definitions
      At line 44 in file core_cm4_constants.s
   Uses
      None
Comment: NVIC_STIR0 unused
NVIC_STIR_INTID_Msk 000001FF

Symbol: NVIC_STIR_INTID_Msk
   Definitions
      At line 57 in file core_cm4_constants.s
   Uses
      None
Comment: NVIC_STIR_INTID_Msk unused
NVIC_STIR_INTID_Pos 00000000

Symbol: NVIC_STIR_INTID_Pos
   Definitions
      At line 56 in file core_cm4_constants.s
   Uses
      At line 57 in file core_cm4_constants.s
Comment: NVIC_STIR_INTID_Pos used once
SCB E000ED00

Symbol: SCB
   Definitions
      At line 985 in file core_cm4_constants.s
   Uses
      None
Comment: SCB unused
SCB_ADR 0000004C

Symbol: SCB_ADR
   Definitions
      At line 81 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_ADR unused
SCB_AFSR 0000003C

Symbol: SCB_AFSR
   Definitions
      At line 78 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_AFSR unused
SCB_AIRCR 0000000C

Symbol: SCB_AIRCR
   Definitions
      At line 68 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_AIRCR unused
SCB_AIRCR_ENDIANESS_Msk 00008000




ARM Macro Assembler    Page 47 Alphabetic symbol ordering
Absolute symbols

Symbol: SCB_AIRCR_ENDIANESS_Msk
   Definitions
      At line 145 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_AIRCR_ENDIANESS_Msk unused
SCB_AIRCR_ENDIANESS_Pos 0000000F

Symbol: SCB_AIRCR_ENDIANESS_Pos
   Definitions
      At line 144 in file core_cm4_constants.s
   Uses
      At line 145 in file core_cm4_constants.s
Comment: SCB_AIRCR_ENDIANESS_Pos used once
SCB_AIRCR_PRIGROUP_Msk 00000700

Symbol: SCB_AIRCR_PRIGROUP_Msk
   Definitions
      At line 148 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_AIRCR_PRIGROUP_Msk unused
SCB_AIRCR_PRIGROUP_Pos 00000008

Symbol: SCB_AIRCR_PRIGROUP_Pos
   Definitions
      At line 147 in file core_cm4_constants.s
   Uses
      At line 148 in file core_cm4_constants.s
Comment: SCB_AIRCR_PRIGROUP_Pos used once
SCB_AIRCR_SYSRESETREQ_Msk 00000004

Symbol: SCB_AIRCR_SYSRESETREQ_Msk
   Definitions
      At line 151 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_AIRCR_SYSRESETREQ_Msk unused
SCB_AIRCR_SYSRESETREQ_Pos 00000002

Symbol: SCB_AIRCR_SYSRESETREQ_Pos
   Definitions
      At line 150 in file core_cm4_constants.s
   Uses
      At line 151 in file core_cm4_constants.s
Comment: SCB_AIRCR_SYSRESETREQ_Pos used once
SCB_AIRCR_VECTCLRACTIVE_Msk 00000002

Symbol: SCB_AIRCR_VECTCLRACTIVE_Msk
   Definitions
      At line 154 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_AIRCR_VECTCLRACTIVE_Msk unused
SCB_AIRCR_VECTCLRACTIVE_Pos 00000001

Symbol: SCB_AIRCR_VECTCLRACTIVE_Pos
   Definitions
      At line 153 in file core_cm4_constants.s



ARM Macro Assembler    Page 48 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 154 in file core_cm4_constants.s
Comment: SCB_AIRCR_VECTCLRACTIVE_Pos used once
SCB_AIRCR_VECTKEYSTAT_Msk FFFF0000

Symbol: SCB_AIRCR_VECTKEYSTAT_Msk
   Definitions
      At line 142 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_AIRCR_VECTKEYSTAT_Msk unused
SCB_AIRCR_VECTKEYSTAT_Pos 00000010

Symbol: SCB_AIRCR_VECTKEYSTAT_Pos
   Definitions
      At line 141 in file core_cm4_constants.s
   Uses
      At line 142 in file core_cm4_constants.s
Comment: SCB_AIRCR_VECTKEYSTAT_Pos used once
SCB_AIRCR_VECTKEY_Msk FFFF0000

Symbol: SCB_AIRCR_VECTKEY_Msk
   Definitions
      At line 139 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_AIRCR_VECTKEY_Msk unused
SCB_AIRCR_VECTKEY_Pos 00000010

Symbol: SCB_AIRCR_VECTKEY_Pos
   Definitions
      At line 138 in file core_cm4_constants.s
   Uses
      At line 139 in file core_cm4_constants.s
Comment: SCB_AIRCR_VECTKEY_Pos used once
SCB_AIRCR_VECTRESET_Msk 00000001

Symbol: SCB_AIRCR_VECTRESET_Msk
   Definitions
      At line 157 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_AIRCR_VECTRESET_Msk unused
SCB_AIRCR_VECTRESET_Pos 00000000

Symbol: SCB_AIRCR_VECTRESET_Pos
   Definitions
      At line 156 in file core_cm4_constants.s
   Uses
      At line 157 in file core_cm4_constants.s
Comment: SCB_AIRCR_VECTRESET_Pos used once
SCB_BASE E000ED00

Symbol: SCB_BASE
   Definitions
      At line 982 in file core_cm4_constants.s
   Uses
      At line 985 in file core_cm4_constants.s
Comment: SCB_BASE used once



ARM Macro Assembler    Page 49 Alphabetic symbol ordering
Absolute symbols

SCB_BFAR 00000038

Symbol: SCB_BFAR
   Definitions
      At line 77 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_BFAR unused
SCB_CCR 00000014

Symbol: SCB_CCR
   Definitions
      At line 70 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_CCR unused
SCB_CCR_BFHFNMIGN_Msk 00000100

Symbol: SCB_CCR_BFHFNMIGN_Msk
   Definitions
      At line 174 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_CCR_BFHFNMIGN_Msk unused
SCB_CCR_BFHFNMIGN_Pos 00000008

Symbol: SCB_CCR_BFHFNMIGN_Pos
   Definitions
      At line 173 in file core_cm4_constants.s
   Uses
      At line 174 in file core_cm4_constants.s
Comment: SCB_CCR_BFHFNMIGN_Pos used once
SCB_CCR_DIV_0_TRP_Msk 00000010

Symbol: SCB_CCR_DIV_0_TRP_Msk
   Definitions
      At line 177 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_CCR_DIV_0_TRP_Msk unused
SCB_CCR_DIV_0_TRP_Pos 00000004

Symbol: SCB_CCR_DIV_0_TRP_Pos
   Definitions
      At line 176 in file core_cm4_constants.s
   Uses
      At line 177 in file core_cm4_constants.s
Comment: SCB_CCR_DIV_0_TRP_Pos used once
SCB_CCR_NONBASETHRDENA_Msk 00000001

Symbol: SCB_CCR_NONBASETHRDENA_Msk
   Definitions
      At line 186 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_CCR_NONBASETHRDENA_Msk unused
SCB_CCR_NONBASETHRDENA_Pos 00000000

Symbol: SCB_CCR_NONBASETHRDENA_Pos



ARM Macro Assembler    Page 50 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 185 in file core_cm4_constants.s
   Uses
      At line 186 in file core_cm4_constants.s
Comment: SCB_CCR_NONBASETHRDENA_Pos used once
SCB_CCR_STKALIGN_Msk 00000200

Symbol: SCB_CCR_STKALIGN_Msk
   Definitions
      At line 171 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_CCR_STKALIGN_Msk unused
SCB_CCR_STKALIGN_Pos 00000009

Symbol: SCB_CCR_STKALIGN_Pos
   Definitions
      At line 170 in file core_cm4_constants.s
   Uses
      At line 171 in file core_cm4_constants.s
Comment: SCB_CCR_STKALIGN_Pos used once
SCB_CCR_UNALIGN_TRP_Msk 00000008

Symbol: SCB_CCR_UNALIGN_TRP_Msk
   Definitions
      At line 180 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_CCR_UNALIGN_TRP_Msk unused
SCB_CCR_UNALIGN_TRP_Pos 00000003

Symbol: SCB_CCR_UNALIGN_TRP_Pos
   Definitions
      At line 179 in file core_cm4_constants.s
   Uses
      At line 180 in file core_cm4_constants.s
Comment: SCB_CCR_UNALIGN_TRP_Pos used once
SCB_CCR_USERSETMPEND_Msk 00000002

Symbol: SCB_CCR_USERSETMPEND_Msk
   Definitions
      At line 183 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_CCR_USERSETMPEND_Msk unused
SCB_CCR_USERSETMPEND_Pos 00000001

Symbol: SCB_CCR_USERSETMPEND_Pos
   Definitions
      At line 182 in file core_cm4_constants.s
   Uses
      At line 183 in file core_cm4_constants.s
Comment: SCB_CCR_USERSETMPEND_Pos used once
SCB_CFSR 00000028

Symbol: SCB_CFSR
   Definitions
      At line 73 in file core_cm4_constants.s
   Uses



ARM Macro Assembler    Page 51 Alphabetic symbol ordering
Absolute symbols

      None
Comment: SCB_CFSR unused
SCB_CFSR_BUSFAULTSR_Msk 0000FF00

Symbol: SCB_CFSR_BUSFAULTSR_Msk
   Definitions
      At line 236 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_CFSR_BUSFAULTSR_Msk unused
SCB_CFSR_BUSFAULTSR_Pos 00000008

Symbol: SCB_CFSR_BUSFAULTSR_Pos
   Definitions
      At line 235 in file core_cm4_constants.s
   Uses
      At line 236 in file core_cm4_constants.s
Comment: SCB_CFSR_BUSFAULTSR_Pos used once
SCB_CFSR_MEMFAULTSR_Msk 000000FF

Symbol: SCB_CFSR_MEMFAULTSR_Msk
   Definitions
      At line 239 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_CFSR_MEMFAULTSR_Msk unused
SCB_CFSR_MEMFAULTSR_Pos 00000000

Symbol: SCB_CFSR_MEMFAULTSR_Pos
   Definitions
      At line 238 in file core_cm4_constants.s
   Uses
      At line 239 in file core_cm4_constants.s
Comment: SCB_CFSR_MEMFAULTSR_Pos used once
SCB_CFSR_USGFAULTSR_Msk FFFF0000

Symbol: SCB_CFSR_USGFAULTSR_Msk
   Definitions
      At line 233 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_CFSR_USGFAULTSR_Msk unused
SCB_CFSR_USGFAULTSR_Pos 00000010

Symbol: SCB_CFSR_USGFAULTSR_Pos
   Definitions
      At line 232 in file core_cm4_constants.s
   Uses
      At line 233 in file core_cm4_constants.s
Comment: SCB_CFSR_USGFAULTSR_Pos used once
SCB_CPACR 00000088

Symbol: SCB_CPACR
   Definitions
      At line 84 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_CPACR unused
SCB_CPUID 00000000



ARM Macro Assembler    Page 52 Alphabetic symbol ordering
Absolute symbols


Symbol: SCB_CPUID
   Definitions
      At line 65 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_CPUID unused
SCB_CPUID_ARCHITECTURE_Msk 000F0000

Symbol: SCB_CPUID_ARCHITECTURE_Msk
   Definitions
      At line 94 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_CPUID_ARCHITECTURE_Msk unused
SCB_CPUID_ARCHITECTURE_Pos 00000010

Symbol: SCB_CPUID_ARCHITECTURE_Pos
   Definitions
      At line 93 in file core_cm4_constants.s
   Uses
      At line 94 in file core_cm4_constants.s
Comment: SCB_CPUID_ARCHITECTURE_Pos used once
SCB_CPUID_IMPLEMENTER_Msk FF000000

Symbol: SCB_CPUID_IMPLEMENTER_Msk
   Definitions
      At line 88 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_CPUID_IMPLEMENTER_Msk unused
SCB_CPUID_IMPLEMENTER_Pos 00000018

Symbol: SCB_CPUID_IMPLEMENTER_Pos
   Definitions
      At line 87 in file core_cm4_constants.s
   Uses
      At line 88 in file core_cm4_constants.s
Comment: SCB_CPUID_IMPLEMENTER_Pos used once
SCB_CPUID_PARTNO_Msk 0000FFF0

Symbol: SCB_CPUID_PARTNO_Msk
   Definitions
      At line 97 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_CPUID_PARTNO_Msk unused
SCB_CPUID_PARTNO_Pos 00000004

Symbol: SCB_CPUID_PARTNO_Pos
   Definitions
      At line 96 in file core_cm4_constants.s
   Uses
      At line 97 in file core_cm4_constants.s
Comment: SCB_CPUID_PARTNO_Pos used once
SCB_CPUID_REVISION_Msk 0000000F

Symbol: SCB_CPUID_REVISION_Msk
   Definitions



ARM Macro Assembler    Page 53 Alphabetic symbol ordering
Absolute symbols

      At line 100 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_CPUID_REVISION_Msk unused
SCB_CPUID_REVISION_Pos 00000000

Symbol: SCB_CPUID_REVISION_Pos
   Definitions
      At line 99 in file core_cm4_constants.s
   Uses
      At line 100 in file core_cm4_constants.s
Comment: SCB_CPUID_REVISION_Pos used once
SCB_CPUID_VARIANT_Msk 00F00000

Symbol: SCB_CPUID_VARIANT_Msk
   Definitions
      At line 91 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_CPUID_VARIANT_Msk unused
SCB_CPUID_VARIANT_Pos 00000014

Symbol: SCB_CPUID_VARIANT_Pos
   Definitions
      At line 90 in file core_cm4_constants.s
   Uses
      At line 91 in file core_cm4_constants.s
Comment: SCB_CPUID_VARIANT_Pos used once
SCB_DFR 00000048

Symbol: SCB_DFR
   Definitions
      At line 80 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_DFR unused
SCB_DFSR 00000030

Symbol: SCB_DFSR
   Definitions
      At line 75 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_DFSR unused
SCB_DFSR_BKPT_Msk 00000002

Symbol: SCB_DFSR_BKPT_Msk
   Definitions
      At line 262 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_DFSR_BKPT_Msk unused
SCB_DFSR_BKPT_Pos 00000001

Symbol: SCB_DFSR_BKPT_Pos
   Definitions
      At line 261 in file core_cm4_constants.s
   Uses
      At line 262 in file core_cm4_constants.s



ARM Macro Assembler    Page 54 Alphabetic symbol ordering
Absolute symbols

Comment: SCB_DFSR_BKPT_Pos used once
SCB_DFSR_DWTTRAP_Msk 00000004

Symbol: SCB_DFSR_DWTTRAP_Msk
   Definitions
      At line 259 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_DFSR_DWTTRAP_Msk unused
SCB_DFSR_DWTTRAP_Pos 00000002

Symbol: SCB_DFSR_DWTTRAP_Pos
   Definitions
      At line 258 in file core_cm4_constants.s
   Uses
      At line 259 in file core_cm4_constants.s
Comment: SCB_DFSR_DWTTRAP_Pos used once
SCB_DFSR_EXTERNAL_Msk 00000010

Symbol: SCB_DFSR_EXTERNAL_Msk
   Definitions
      At line 253 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_DFSR_EXTERNAL_Msk unused
SCB_DFSR_EXTERNAL_Pos 00000004

Symbol: SCB_DFSR_EXTERNAL_Pos
   Definitions
      At line 252 in file core_cm4_constants.s
   Uses
      At line 253 in file core_cm4_constants.s
Comment: SCB_DFSR_EXTERNAL_Pos used once
SCB_DFSR_HALTED_Msk 00000001

Symbol: SCB_DFSR_HALTED_Msk
   Definitions
      At line 265 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_DFSR_HALTED_Msk unused
SCB_DFSR_HALTED_Pos 00000000

Symbol: SCB_DFSR_HALTED_Pos
   Definitions
      At line 264 in file core_cm4_constants.s
   Uses
      At line 265 in file core_cm4_constants.s
Comment: SCB_DFSR_HALTED_Pos used once
SCB_DFSR_VCATCH_Msk 00000008

Symbol: SCB_DFSR_VCATCH_Msk
   Definitions
      At line 256 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_DFSR_VCATCH_Msk unused
SCB_DFSR_VCATCH_Pos 00000003




ARM Macro Assembler    Page 55 Alphabetic symbol ordering
Absolute symbols

Symbol: SCB_DFSR_VCATCH_Pos
   Definitions
      At line 255 in file core_cm4_constants.s
   Uses
      At line 256 in file core_cm4_constants.s
Comment: SCB_DFSR_VCATCH_Pos used once
SCB_HFSR 0000002C

Symbol: SCB_HFSR
   Definitions
      At line 74 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_HFSR unused
SCB_HFSR_DEBUGEVT_Msk 80000000

Symbol: SCB_HFSR_DEBUGEVT_Msk
   Definitions
      At line 243 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_HFSR_DEBUGEVT_Msk unused
SCB_HFSR_DEBUGEVT_Pos 0000001F

Symbol: SCB_HFSR_DEBUGEVT_Pos
   Definitions
      At line 242 in file core_cm4_constants.s
   Uses
      At line 243 in file core_cm4_constants.s
Comment: SCB_HFSR_DEBUGEVT_Pos used once
SCB_HFSR_FORCED_Msk 40000000

Symbol: SCB_HFSR_FORCED_Msk
   Definitions
      At line 246 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_HFSR_FORCED_Msk unused
SCB_HFSR_FORCED_Pos 0000001E

Symbol: SCB_HFSR_FORCED_Pos
   Definitions
      At line 245 in file core_cm4_constants.s
   Uses
      At line 246 in file core_cm4_constants.s
Comment: SCB_HFSR_FORCED_Pos used once
SCB_HFSR_VECTTBL_Msk 00000002

Symbol: SCB_HFSR_VECTTBL_Msk
   Definitions
      At line 249 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_HFSR_VECTTBL_Msk unused
SCB_HFSR_VECTTBL_Pos 00000001

Symbol: SCB_HFSR_VECTTBL_Pos
   Definitions
      At line 248 in file core_cm4_constants.s



ARM Macro Assembler    Page 56 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 249 in file core_cm4_constants.s
Comment: SCB_HFSR_VECTTBL_Pos used once
SCB_ICSR 00000004

Symbol: SCB_ICSR
   Definitions
      At line 66 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_ICSR unused
SCB_ICSR_ISRPENDING_Msk 00400000

Symbol: SCB_ICSR_ISRPENDING_Msk
   Definitions
      At line 122 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_ICSR_ISRPENDING_Msk unused
SCB_ICSR_ISRPENDING_Pos 00000016

Symbol: SCB_ICSR_ISRPENDING_Pos
   Definitions
      At line 121 in file core_cm4_constants.s
   Uses
      At line 122 in file core_cm4_constants.s
Comment: SCB_ICSR_ISRPENDING_Pos used once
SCB_ICSR_ISRPREEMPT_Msk 00800000

Symbol: SCB_ICSR_ISRPREEMPT_Msk
   Definitions
      At line 119 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_ICSR_ISRPREEMPT_Msk unused
SCB_ICSR_ISRPREEMPT_Pos 00000017

Symbol: SCB_ICSR_ISRPREEMPT_Pos
   Definitions
      At line 118 in file core_cm4_constants.s
   Uses
      At line 119 in file core_cm4_constants.s
Comment: SCB_ICSR_ISRPREEMPT_Pos used once
SCB_ICSR_NMIPENDSET_Msk 80000000

Symbol: SCB_ICSR_NMIPENDSET_Msk
   Definitions
      At line 104 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_ICSR_NMIPENDSET_Msk unused
SCB_ICSR_NMIPENDSET_Pos 0000001F

Symbol: SCB_ICSR_NMIPENDSET_Pos
   Definitions
      At line 103 in file core_cm4_constants.s
   Uses
      At line 104 in file core_cm4_constants.s
Comment: SCB_ICSR_NMIPENDSET_Pos used once



ARM Macro Assembler    Page 57 Alphabetic symbol ordering
Absolute symbols

SCB_ICSR_PENDSTCLR_Msk 02000000

Symbol: SCB_ICSR_PENDSTCLR_Msk
   Definitions
      At line 116 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_ICSR_PENDSTCLR_Msk unused
SCB_ICSR_PENDSTCLR_Pos 00000019

Symbol: SCB_ICSR_PENDSTCLR_Pos
   Definitions
      At line 115 in file core_cm4_constants.s
   Uses
      At line 116 in file core_cm4_constants.s
Comment: SCB_ICSR_PENDSTCLR_Pos used once
SCB_ICSR_PENDSTSET_Msk 04000000

Symbol: SCB_ICSR_PENDSTSET_Msk
   Definitions
      At line 113 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_ICSR_PENDSTSET_Msk unused
SCB_ICSR_PENDSTSET_Pos 0000001A

Symbol: SCB_ICSR_PENDSTSET_Pos
   Definitions
      At line 112 in file core_cm4_constants.s
   Uses
      At line 113 in file core_cm4_constants.s
Comment: SCB_ICSR_PENDSTSET_Pos used once
SCB_ICSR_PENDSVCLR_Msk 08000000

Symbol: SCB_ICSR_PENDSVCLR_Msk
   Definitions
      At line 110 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_ICSR_PENDSVCLR_Msk unused
SCB_ICSR_PENDSVCLR_Pos 0000001B

Symbol: SCB_ICSR_PENDSVCLR_Pos
   Definitions
      At line 109 in file core_cm4_constants.s
   Uses
      At line 110 in file core_cm4_constants.s
Comment: SCB_ICSR_PENDSVCLR_Pos used once
SCB_ICSR_PENDSVSET_Msk 10000000

Symbol: SCB_ICSR_PENDSVSET_Msk
   Definitions
      At line 107 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_ICSR_PENDSVSET_Msk unused
SCB_ICSR_PENDSVSET_Pos 0000001C

Symbol: SCB_ICSR_PENDSVSET_Pos



ARM Macro Assembler    Page 58 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 106 in file core_cm4_constants.s
   Uses
      At line 107 in file core_cm4_constants.s
Comment: SCB_ICSR_PENDSVSET_Pos used once
SCB_ICSR_RETTOBASE_Msk 00000800

Symbol: SCB_ICSR_RETTOBASE_Msk
   Definitions
      At line 128 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_ICSR_RETTOBASE_Msk unused
SCB_ICSR_RETTOBASE_Pos 0000000B

Symbol: SCB_ICSR_RETTOBASE_Pos
   Definitions
      At line 127 in file core_cm4_constants.s
   Uses
      At line 128 in file core_cm4_constants.s
Comment: SCB_ICSR_RETTOBASE_Pos used once
SCB_ICSR_VECTACTIVE_Msk 000001FF

Symbol: SCB_ICSR_VECTACTIVE_Msk
   Definitions
      At line 131 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_ICSR_VECTACTIVE_Msk unused
SCB_ICSR_VECTACTIVE_Pos 00000000

Symbol: SCB_ICSR_VECTACTIVE_Pos
   Definitions
      At line 130 in file core_cm4_constants.s
   Uses
      At line 131 in file core_cm4_constants.s
Comment: SCB_ICSR_VECTACTIVE_Pos used once
SCB_ICSR_VECTPENDING_Msk 001FF000

Symbol: SCB_ICSR_VECTPENDING_Msk
   Definitions
      At line 125 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_ICSR_VECTPENDING_Msk unused
SCB_ICSR_VECTPENDING_Pos 0000000C

Symbol: SCB_ICSR_VECTPENDING_Pos
   Definitions
      At line 124 in file core_cm4_constants.s
   Uses
      At line 125 in file core_cm4_constants.s
Comment: SCB_ICSR_VECTPENDING_Pos used once
SCB_ISAR 00000060

Symbol: SCB_ISAR
   Definitions
      At line 83 in file core_cm4_constants.s
   Uses



ARM Macro Assembler    Page 59 Alphabetic symbol ordering
Absolute symbols

      None
Comment: SCB_ISAR unused
SCB_MMFAR 00000034

Symbol: SCB_MMFAR
   Definitions
      At line 76 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_MMFAR unused
SCB_MMFR 00000050

Symbol: SCB_MMFR
   Definitions
      At line 82 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_MMFR unused
SCB_PFR 00000040

Symbol: SCB_PFR
   Definitions
      At line 79 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_PFR unused
SCB_SCR 00000010

Symbol: SCB_SCR
   Definitions
      At line 69 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SCR unused
SCB_SCR_SEVONPEND_Msk 00000010

Symbol: SCB_SCR_SEVONPEND_Msk
   Definitions
      At line 161 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SCR_SEVONPEND_Msk unused
SCB_SCR_SEVONPEND_Pos 00000004

Symbol: SCB_SCR_SEVONPEND_Pos
   Definitions
      At line 160 in file core_cm4_constants.s
   Uses
      At line 161 in file core_cm4_constants.s
Comment: SCB_SCR_SEVONPEND_Pos used once
SCB_SCR_SLEEPDEEP_Msk 00000004

Symbol: SCB_SCR_SLEEPDEEP_Msk
   Definitions
      At line 164 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SCR_SLEEPDEEP_Msk unused
SCB_SCR_SLEEPDEEP_Pos 00000002



ARM Macro Assembler    Page 60 Alphabetic symbol ordering
Absolute symbols


Symbol: SCB_SCR_SLEEPDEEP_Pos
   Definitions
      At line 163 in file core_cm4_constants.s
   Uses
      At line 164 in file core_cm4_constants.s
Comment: SCB_SCR_SLEEPDEEP_Pos used once
SCB_SCR_SLEEPONEXIT_Msk 00000002

Symbol: SCB_SCR_SLEEPONEXIT_Msk
   Definitions
      At line 167 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SCR_SLEEPONEXIT_Msk unused
SCB_SCR_SLEEPONEXIT_Pos 00000001

Symbol: SCB_SCR_SLEEPONEXIT_Pos
   Definitions
      At line 166 in file core_cm4_constants.s
   Uses
      At line 167 in file core_cm4_constants.s
Comment: SCB_SCR_SLEEPONEXIT_Pos used once
SCB_SHCSR 00000024

Symbol: SCB_SHCSR
   Definitions
      At line 72 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SHCSR unused
SCB_SHCSR_BUSFAULTACT_Msk 00000002

Symbol: SCB_SHCSR_BUSFAULTACT_Msk
   Definitions
      At line 226 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SHCSR_BUSFAULTACT_Msk unused
SCB_SHCSR_BUSFAULTACT_Pos 00000001

Symbol: SCB_SHCSR_BUSFAULTACT_Pos
   Definitions
      At line 225 in file core_cm4_constants.s
   Uses
      At line 226 in file core_cm4_constants.s
Comment: SCB_SHCSR_BUSFAULTACT_Pos used once
SCB_SHCSR_BUSFAULTENA_Msk 00020000

Symbol: SCB_SHCSR_BUSFAULTENA_Msk
   Definitions
      At line 193 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SHCSR_BUSFAULTENA_Msk unused
SCB_SHCSR_BUSFAULTENA_Pos 00000011

Symbol: SCB_SHCSR_BUSFAULTENA_Pos
   Definitions



ARM Macro Assembler    Page 61 Alphabetic symbol ordering
Absolute symbols

      At line 192 in file core_cm4_constants.s
   Uses
      At line 193 in file core_cm4_constants.s
Comment: SCB_SHCSR_BUSFAULTENA_Pos used once
SCB_SHCSR_BUSFAULTPENDED_Msk 00004000

Symbol: SCB_SHCSR_BUSFAULTPENDED_Msk
   Definitions
      At line 202 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SHCSR_BUSFAULTPENDED_Msk unused
SCB_SHCSR_BUSFAULTPENDED_Pos 0000000E

Symbol: SCB_SHCSR_BUSFAULTPENDED_Pos
   Definitions
      At line 201 in file core_cm4_constants.s
   Uses
      At line 202 in file core_cm4_constants.s
Comment: SCB_SHCSR_BUSFAULTPENDED_Pos used once
SCB_SHCSR_MEMFAULTACT_Msk 00000001

Symbol: SCB_SHCSR_MEMFAULTACT_Msk
   Definitions
      At line 229 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SHCSR_MEMFAULTACT_Msk unused
SCB_SHCSR_MEMFAULTACT_Pos 00000000

Symbol: SCB_SHCSR_MEMFAULTACT_Pos
   Definitions
      At line 228 in file core_cm4_constants.s
   Uses
      At line 229 in file core_cm4_constants.s
Comment: SCB_SHCSR_MEMFAULTACT_Pos used once
SCB_SHCSR_MEMFAULTENA_Msk 00010000

Symbol: SCB_SHCSR_MEMFAULTENA_Msk
   Definitions
      At line 196 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SHCSR_MEMFAULTENA_Msk unused
SCB_SHCSR_MEMFAULTENA_Pos 00000010

Symbol: SCB_SHCSR_MEMFAULTENA_Pos
   Definitions
      At line 195 in file core_cm4_constants.s
   Uses
      At line 196 in file core_cm4_constants.s
Comment: SCB_SHCSR_MEMFAULTENA_Pos used once
SCB_SHCSR_MEMFAULTPENDED_Msk 00002000

Symbol: SCB_SHCSR_MEMFAULTPENDED_Msk
   Definitions
      At line 205 in file core_cm4_constants.s
   Uses
      None



ARM Macro Assembler    Page 62 Alphabetic symbol ordering
Absolute symbols

Comment: SCB_SHCSR_MEMFAULTPENDED_Msk unused
SCB_SHCSR_MEMFAULTPENDED_Pos 0000000D

Symbol: SCB_SHCSR_MEMFAULTPENDED_Pos
   Definitions
      At line 204 in file core_cm4_constants.s
   Uses
      At line 205 in file core_cm4_constants.s
Comment: SCB_SHCSR_MEMFAULTPENDED_Pos used once
SCB_SHCSR_MONITORACT_Msk 00000100

Symbol: SCB_SHCSR_MONITORACT_Msk
   Definitions
      At line 217 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SHCSR_MONITORACT_Msk unused
SCB_SHCSR_MONITORACT_Pos 00000008

Symbol: SCB_SHCSR_MONITORACT_Pos
   Definitions
      At line 216 in file core_cm4_constants.s
   Uses
      At line 217 in file core_cm4_constants.s
Comment: SCB_SHCSR_MONITORACT_Pos used once
SCB_SHCSR_PENDSVACT_Msk 00000400

Symbol: SCB_SHCSR_PENDSVACT_Msk
   Definitions
      At line 214 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SHCSR_PENDSVACT_Msk unused
SCB_SHCSR_PENDSVACT_Pos 0000000A

Symbol: SCB_SHCSR_PENDSVACT_Pos
   Definitions
      At line 213 in file core_cm4_constants.s
   Uses
      At line 214 in file core_cm4_constants.s
Comment: SCB_SHCSR_PENDSVACT_Pos used once
SCB_SHCSR_SVCALLACT_Msk 00000080

Symbol: SCB_SHCSR_SVCALLACT_Msk
   Definitions
      At line 220 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SHCSR_SVCALLACT_Msk unused
SCB_SHCSR_SVCALLACT_Pos 00000007

Symbol: SCB_SHCSR_SVCALLACT_Pos
   Definitions
      At line 219 in file core_cm4_constants.s
   Uses
      At line 220 in file core_cm4_constants.s
Comment: SCB_SHCSR_SVCALLACT_Pos used once
SCB_SHCSR_SVCALLPENDED_Msk 00008000




ARM Macro Assembler    Page 63 Alphabetic symbol ordering
Absolute symbols

Symbol: SCB_SHCSR_SVCALLPENDED_Msk
   Definitions
      At line 199 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SHCSR_SVCALLPENDED_Msk unused
SCB_SHCSR_SVCALLPENDED_Pos 0000000F

Symbol: SCB_SHCSR_SVCALLPENDED_Pos
   Definitions
      At line 198 in file core_cm4_constants.s
   Uses
      At line 199 in file core_cm4_constants.s
Comment: SCB_SHCSR_SVCALLPENDED_Pos used once
SCB_SHCSR_SYSTICKACT_Msk 00000800

Symbol: SCB_SHCSR_SYSTICKACT_Msk
   Definitions
      At line 211 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SHCSR_SYSTICKACT_Msk unused
SCB_SHCSR_SYSTICKACT_Pos 0000000B

Symbol: SCB_SHCSR_SYSTICKACT_Pos
   Definitions
      At line 210 in file core_cm4_constants.s
   Uses
      At line 211 in file core_cm4_constants.s
Comment: SCB_SHCSR_SYSTICKACT_Pos used once
SCB_SHCSR_USGFAULTACT_Msk 00000008

Symbol: SCB_SHCSR_USGFAULTACT_Msk
   Definitions
      At line 223 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SHCSR_USGFAULTACT_Msk unused
SCB_SHCSR_USGFAULTACT_Pos 00000003

Symbol: SCB_SHCSR_USGFAULTACT_Pos
   Definitions
      At line 222 in file core_cm4_constants.s
   Uses
      At line 223 in file core_cm4_constants.s
Comment: SCB_SHCSR_USGFAULTACT_Pos used once
SCB_SHCSR_USGFAULTENA_Msk 00040000

Symbol: SCB_SHCSR_USGFAULTENA_Msk
   Definitions
      At line 190 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SHCSR_USGFAULTENA_Msk unused
SCB_SHCSR_USGFAULTENA_Pos 00000012

Symbol: SCB_SHCSR_USGFAULTENA_Pos
   Definitions
      At line 189 in file core_cm4_constants.s



ARM Macro Assembler    Page 64 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 190 in file core_cm4_constants.s
Comment: SCB_SHCSR_USGFAULTENA_Pos used once
SCB_SHCSR_USGFAULTPENDED_Msk 00001000

Symbol: SCB_SHCSR_USGFAULTPENDED_Msk
   Definitions
      At line 208 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SHCSR_USGFAULTPENDED_Msk unused
SCB_SHCSR_USGFAULTPENDED_Pos 0000000C

Symbol: SCB_SHCSR_USGFAULTPENDED_Pos
   Definitions
      At line 207 in file core_cm4_constants.s
   Uses
      At line 208 in file core_cm4_constants.s
Comment: SCB_SHCSR_USGFAULTPENDED_Pos used once
SCB_SHP 00000018

Symbol: SCB_SHP
   Definitions
      At line 71 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_SHP unused
SCB_VTOR 00000008

Symbol: SCB_VTOR
   Definitions
      At line 67 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_VTOR unused
SCB_VTOR_TBLOFF_Msk FFFFFF80

Symbol: SCB_VTOR_TBLOFF_Msk
   Definitions
      At line 135 in file core_cm4_constants.s
   Uses
      None
Comment: SCB_VTOR_TBLOFF_Msk unused
SCB_VTOR_TBLOFF_Pos 00000007

Symbol: SCB_VTOR_TBLOFF_Pos
   Definitions
      At line 134 in file core_cm4_constants.s
   Uses
      At line 135 in file core_cm4_constants.s
Comment: SCB_VTOR_TBLOFF_Pos used once
SCS_BASE E000E000

Symbol: SCS_BASE
   Definitions
      At line 975 in file core_cm4_constants.s
   Uses
      At line 980 in file core_cm4_constants.s
      At line 981 in file core_cm4_constants.s



ARM Macro Assembler    Page 65 Alphabetic symbol ordering
Absolute symbols

      At line 982 in file core_cm4_constants.s
      At line 984 in file core_cm4_constants.s
      At line 993 in file core_cm4_constants.s
      At line 996 in file core_cm4_constants.s

SCnSCB E000E000

Symbol: SCnSCB
   Definitions
      At line 984 in file core_cm4_constants.s
   Uses
      None
Comment: SCnSCB unused
SCnSCB_ACTLR 00000008

Symbol: SCnSCB_ACTLR
   Definitions
      At line 276 in file core_cm4_constants.s
   Uses
      None
Comment: SCnSCB_ACTLR unused
SCnSCB_ACTLR_DISDEFWBUF_Msk 00000002

Symbol: SCnSCB_ACTLR_DISDEFWBUF_Msk
   Definitions
      At line 293 in file core_cm4_constants.s
   Uses
      None
Comment: SCnSCB_ACTLR_DISDEFWBUF_Msk unused
SCnSCB_ACTLR_DISDEFWBUF_Pos 00000001

Symbol: SCnSCB_ACTLR_DISDEFWBUF_Pos
   Definitions
      At line 292 in file core_cm4_constants.s
   Uses
      At line 293 in file core_cm4_constants.s
Comment: SCnSCB_ACTLR_DISDEFWBUF_Pos used once
SCnSCB_ACTLR_DISFOLD_Msk 00000004

Symbol: SCnSCB_ACTLR_DISFOLD_Msk
   Definitions
      At line 290 in file core_cm4_constants.s
   Uses
      None
Comment: SCnSCB_ACTLR_DISFOLD_Msk unused
SCnSCB_ACTLR_DISFOLD_Pos 00000002

Symbol: SCnSCB_ACTLR_DISFOLD_Pos
   Definitions
      At line 289 in file core_cm4_constants.s
   Uses
      At line 290 in file core_cm4_constants.s
Comment: SCnSCB_ACTLR_DISFOLD_Pos used once
SCnSCB_ACTLR_DISFPCA_Msk 00000100

Symbol: SCnSCB_ACTLR_DISFPCA_Msk
   Definitions
      At line 287 in file core_cm4_constants.s
   Uses



ARM Macro Assembler    Page 66 Alphabetic symbol ordering
Absolute symbols

      None
Comment: SCnSCB_ACTLR_DISFPCA_Msk unused
SCnSCB_ACTLR_DISFPCA_Pos 00000008

Symbol: SCnSCB_ACTLR_DISFPCA_Pos
   Definitions
      At line 286 in file core_cm4_constants.s
   Uses
      At line 287 in file core_cm4_constants.s
Comment: SCnSCB_ACTLR_DISFPCA_Pos used once
SCnSCB_ACTLR_DISMCYCINT_Msk 00000001

Symbol: SCnSCB_ACTLR_DISMCYCINT_Msk
   Definitions
      At line 296 in file core_cm4_constants.s
   Uses
      None
Comment: SCnSCB_ACTLR_DISMCYCINT_Msk unused
SCnSCB_ACTLR_DISMCYCINT_Pos 00000000

Symbol: SCnSCB_ACTLR_DISMCYCINT_Pos
   Definitions
      At line 295 in file core_cm4_constants.s
   Uses
      At line 296 in file core_cm4_constants.s
Comment: SCnSCB_ACTLR_DISMCYCINT_Pos used once
SCnSCB_ACTLR_DISOOFP_Msk 00000200

Symbol: SCnSCB_ACTLR_DISOOFP_Msk
   Definitions
      At line 284 in file core_cm4_constants.s
   Uses
      None
Comment: SCnSCB_ACTLR_DISOOFP_Msk unused
SCnSCB_ACTLR_DISOOFP_Pos 00000009

Symbol: SCnSCB_ACTLR_DISOOFP_Pos
   Definitions
      At line 283 in file core_cm4_constants.s
   Uses
      At line 284 in file core_cm4_constants.s
Comment: SCnSCB_ACTLR_DISOOFP_Pos used once
SCnSCB_ICTR 00000004

Symbol: SCnSCB_ICTR
   Definitions
      At line 275 in file core_cm4_constants.s
   Uses
      None
Comment: SCnSCB_ICTR unused
SCnSCB_ICTR_INTLINESNUM_Msk 0000000F

Symbol: SCnSCB_ICTR_INTLINESNUM_Msk
   Definitions
      At line 280 in file core_cm4_constants.s
   Uses
      None
Comment: SCnSCB_ICTR_INTLINESNUM_Msk unused
SCnSCB_ICTR_INTLINESNUM_Pos 00000000



ARM Macro Assembler    Page 67 Alphabetic symbol ordering
Absolute symbols


Symbol: SCnSCB_ICTR_INTLINESNUM_Pos
   Definitions
      At line 279 in file core_cm4_constants.s
   Uses
      At line 280 in file core_cm4_constants.s
Comment: SCnSCB_ICTR_INTLINESNUM_Pos used once
SysTick E000E010

Symbol: SysTick
   Definitions
      At line 986 in file core_cm4_constants.s
   Uses
      None
Comment: SysTick unused
SysTick_BASE E000E010

Symbol: SysTick_BASE
   Definitions
      At line 980 in file core_cm4_constants.s
   Uses
      At line 986 in file core_cm4_constants.s
Comment: SysTick_BASE used once
SysTick_CALIB 0000000C

Symbol: SysTick_CALIB
   Definitions
      At line 309 in file core_cm4_constants.s
   Uses
      None
Comment: SysTick_CALIB unused
SysTick_CALIB_NOREF_Msk 80000000

Symbol: SysTick_CALIB_NOREF_Msk
   Definitions
      At line 334 in file core_cm4_constants.s
   Uses
      None
Comment: SysTick_CALIB_NOREF_Msk unused
SysTick_CALIB_NOREF_Pos 0000001F

Symbol: SysTick_CALIB_NOREF_Pos
   Definitions
      At line 333 in file core_cm4_constants.s
   Uses
      At line 334 in file core_cm4_constants.s
Comment: SysTick_CALIB_NOREF_Pos used once
SysTick_CALIB_SKEW_Msk 40000000

Symbol: SysTick_CALIB_SKEW_Msk
   Definitions
      At line 337 in file core_cm4_constants.s
   Uses
      None
Comment: SysTick_CALIB_SKEW_Msk unused
SysTick_CALIB_SKEW_Pos 0000001E

Symbol: SysTick_CALIB_SKEW_Pos
   Definitions



ARM Macro Assembler    Page 68 Alphabetic symbol ordering
Absolute symbols

      At line 336 in file core_cm4_constants.s
   Uses
      At line 337 in file core_cm4_constants.s
Comment: SysTick_CALIB_SKEW_Pos used once
SysTick_CALIB_TENMS_Msk 00FFFFFF

Symbol: SysTick_CALIB_TENMS_Msk
   Definitions
      At line 340 in file core_cm4_constants.s
   Uses
      None
Comment: SysTick_CALIB_TENMS_Msk unused
SysTick_CALIB_TENMS_Pos 00000000

Symbol: SysTick_CALIB_TENMS_Pos
   Definitions
      At line 339 in file core_cm4_constants.s
   Uses
      At line 340 in file core_cm4_constants.s
Comment: SysTick_CALIB_TENMS_Pos used once
SysTick_CTRL 00000000

Symbol: SysTick_CTRL
   Definitions
      At line 306 in file core_cm4_constants.s
   Uses
      None
Comment: SysTick_CTRL unused
SysTick_CTRL_CLKSOURCE_Msk 00000004

Symbol: SysTick_CTRL_CLKSOURCE_Msk
   Definitions
      At line 316 in file core_cm4_constants.s
   Uses
      None
Comment: SysTick_CTRL_CLKSOURCE_Msk unused
SysTick_CTRL_CLKSOURCE_Pos 00000002

Symbol: SysTick_CTRL_CLKSOURCE_Pos
   Definitions
      At line 315 in file core_cm4_constants.s
   Uses
      At line 316 in file core_cm4_constants.s
Comment: SysTick_CTRL_CLKSOURCE_Pos used once
SysTick_CTRL_COUNTFLAG_Msk 00010000

Symbol: SysTick_CTRL_COUNTFLAG_Msk
   Definitions
      At line 313 in file core_cm4_constants.s
   Uses
      None
Comment: SysTick_CTRL_COUNTFLAG_Msk unused
SysTick_CTRL_COUNTFLAG_Pos 00000010

Symbol: SysTick_CTRL_COUNTFLAG_Pos
   Definitions
      At line 312 in file core_cm4_constants.s
   Uses
      At line 313 in file core_cm4_constants.s



ARM Macro Assembler    Page 69 Alphabetic symbol ordering
Absolute symbols

Comment: SysTick_CTRL_COUNTFLAG_Pos used once
SysTick_CTRL_ENABLE_Msk 00000001

Symbol: SysTick_CTRL_ENABLE_Msk
   Definitions
      At line 322 in file core_cm4_constants.s
   Uses
      None
Comment: SysTick_CTRL_ENABLE_Msk unused
SysTick_CTRL_ENABLE_Pos 00000000

Symbol: SysTick_CTRL_ENABLE_Pos
   Definitions
      At line 321 in file core_cm4_constants.s
   Uses
      At line 322 in file core_cm4_constants.s
Comment: SysTick_CTRL_ENABLE_Pos used once
SysTick_CTRL_TICKINT_Msk 00000002

Symbol: SysTick_CTRL_TICKINT_Msk
   Definitions
      At line 319 in file core_cm4_constants.s
   Uses
      None
Comment: SysTick_CTRL_TICKINT_Msk unused
SysTick_CTRL_TICKINT_Pos 00000001

Symbol: SysTick_CTRL_TICKINT_Pos
   Definitions
      At line 318 in file core_cm4_constants.s
   Uses
      At line 319 in file core_cm4_constants.s
Comment: SysTick_CTRL_TICKINT_Pos used once
SysTick_LOAD 00000004

Symbol: SysTick_LOAD
   Definitions
      At line 307 in file core_cm4_constants.s
   Uses
      None
Comment: SysTick_LOAD unused
SysTick_LOAD_RELOAD_Msk 00FFFFFF

Symbol: SysTick_LOAD_RELOAD_Msk
   Definitions
      At line 326 in file core_cm4_constants.s
   Uses
      None
Comment: SysTick_LOAD_RELOAD_Msk unused
SysTick_LOAD_RELOAD_Pos 00000000

Symbol: SysTick_LOAD_RELOAD_Pos
   Definitions
      At line 325 in file core_cm4_constants.s
   Uses
      At line 326 in file core_cm4_constants.s
Comment: SysTick_LOAD_RELOAD_Pos used once
SysTick_VAL 00000008




ARM Macro Assembler    Page 70 Alphabetic symbol ordering
Absolute symbols

Symbol: SysTick_VAL
   Definitions
      At line 308 in file core_cm4_constants.s
   Uses
      None
Comment: SysTick_VAL unused
SysTick_VAL_CURRENT_Msk 00FFFFFF

Symbol: SysTick_VAL_CURRENT_Msk
   Definitions
      At line 330 in file core_cm4_constants.s
   Uses
      None
Comment: SysTick_VAL_CURRENT_Msk unused
SysTick_VAL_CURRENT_Pos 00000000

Symbol: SysTick_VAL_CURRENT_Pos
   Definitions
      At line 329 in file core_cm4_constants.s
   Uses
      At line 330 in file core_cm4_constants.s
Comment: SysTick_VAL_CURRENT_Pos used once
TPI E0040000

Symbol: TPI
   Definitions
      At line 990 in file core_cm4_constants.s
   Uses
      None
Comment: TPI unused
TPI_ACPR 00000010

Symbol: TPI_ACPR
   Definitions
      At line 568 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_ACPR unused
TPI_ACPR_PRESCALER_Msk 00001FFF

Symbol: TPI_ACPR_PRESCALER_Msk
   Definitions
      At line 586 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_ACPR_PRESCALER_Msk unused
TPI_ACPR_PRESCALER_Pos 00000000

Symbol: TPI_ACPR_PRESCALER_Pos
   Definitions
      At line 585 in file core_cm4_constants.s
   Uses
      At line 586 in file core_cm4_constants.s
Comment: TPI_ACPR_PRESCALER_Pos used once
TPI_BASE E0040000

Symbol: TPI_BASE
   Definitions
      At line 978 in file core_cm4_constants.s



ARM Macro Assembler    Page 71 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 990 in file core_cm4_constants.s
Comment: TPI_BASE used once
TPI_CLAIMCLR 00000FA4

Symbol: TPI_CLAIMCLR
   Definitions
      At line 580 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_CLAIMCLR unused
TPI_CLAIMSET 00000FA0

Symbol: TPI_CLAIMSET
   Definitions
      At line 579 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_CLAIMSET unused
TPI_CSPSR 00000004

Symbol: TPI_CSPSR
   Definitions
      At line 567 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_CSPSR unused
TPI_DEVID 00000FC8

Symbol: TPI_DEVID
   Definitions
      At line 581 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_DEVID unused
TPI_DEVID_AsynClkIn_Msk 00000020

Symbol: TPI_DEVID_AsynClkIn_Msk
   Definitions
      At line 686 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_DEVID_AsynClkIn_Msk unused
TPI_DEVID_AsynClkIn_Pos 00000005

Symbol: TPI_DEVID_AsynClkIn_Pos
   Definitions
      At line 685 in file core_cm4_constants.s
   Uses
      At line 686 in file core_cm4_constants.s
Comment: TPI_DEVID_AsynClkIn_Pos used once
TPI_DEVID_MANCVALID_Msk 00000400

Symbol: TPI_DEVID_MANCVALID_Msk
   Definitions
      At line 677 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_DEVID_MANCVALID_Msk unused



ARM Macro Assembler    Page 72 Alphabetic symbol ordering
Absolute symbols

TPI_DEVID_MANCVALID_Pos 0000000A

Symbol: TPI_DEVID_MANCVALID_Pos
   Definitions
      At line 676 in file core_cm4_constants.s
   Uses
      At line 677 in file core_cm4_constants.s
Comment: TPI_DEVID_MANCVALID_Pos used once
TPI_DEVID_MinBufSz_Msk 000001C0

Symbol: TPI_DEVID_MinBufSz_Msk
   Definitions
      At line 683 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_DEVID_MinBufSz_Msk unused
TPI_DEVID_MinBufSz_Pos 00000006

Symbol: TPI_DEVID_MinBufSz_Pos
   Definitions
      At line 682 in file core_cm4_constants.s
   Uses
      At line 683 in file core_cm4_constants.s
Comment: TPI_DEVID_MinBufSz_Pos used once
TPI_DEVID_NRZVALID_Msk 00000800

Symbol: TPI_DEVID_NRZVALID_Msk
   Definitions
      At line 674 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_DEVID_NRZVALID_Msk unused
TPI_DEVID_NRZVALID_Pos 0000000B

Symbol: TPI_DEVID_NRZVALID_Pos
   Definitions
      At line 673 in file core_cm4_constants.s
   Uses
      At line 674 in file core_cm4_constants.s
Comment: TPI_DEVID_NRZVALID_Pos used once
TPI_DEVID_NrTraceInput_Msk 0000001F

Symbol: TPI_DEVID_NrTraceInput_Msk
   Definitions
      At line 689 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_DEVID_NrTraceInput_Msk unused
TPI_DEVID_NrTraceInput_Pos 00000000

Symbol: TPI_DEVID_NrTraceInput_Pos
   Definitions
      At line 688 in file core_cm4_constants.s
   Uses
      At line 689 in file core_cm4_constants.s
Comment: TPI_DEVID_NrTraceInput_Pos used once
TPI_DEVID_PTINVALID_Msk 00000200

Symbol: TPI_DEVID_PTINVALID_Msk



ARM Macro Assembler    Page 73 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 680 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_DEVID_PTINVALID_Msk unused
TPI_DEVID_PTINVALID_Pos 00000009

Symbol: TPI_DEVID_PTINVALID_Pos
   Definitions
      At line 679 in file core_cm4_constants.s
   Uses
      At line 680 in file core_cm4_constants.s
Comment: TPI_DEVID_PTINVALID_Pos used once
TPI_DEVTYPE 00000FCC

Symbol: TPI_DEVTYPE
   Definitions
      At line 582 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_DEVTYPE unused
TPI_DEVTYPE_MajorType_Msk 000000F0

Symbol: TPI_DEVTYPE_MajorType_Msk
   Definitions
      At line 696 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_DEVTYPE_MajorType_Msk unused
TPI_DEVTYPE_MajorType_Pos 00000004

Symbol: TPI_DEVTYPE_MajorType_Pos
   Definitions
      At line 695 in file core_cm4_constants.s
   Uses
      At line 696 in file core_cm4_constants.s
Comment: TPI_DEVTYPE_MajorType_Pos used once
TPI_DEVTYPE_SubType_Msk 0000000F

Symbol: TPI_DEVTYPE_SubType_Msk
   Definitions
      At line 693 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_DEVTYPE_SubType_Msk unused
TPI_DEVTYPE_SubType_Pos 00000000

Symbol: TPI_DEVTYPE_SubType_Pos
   Definitions
      At line 692 in file core_cm4_constants.s
   Uses
      At line 693 in file core_cm4_constants.s
Comment: TPI_DEVTYPE_SubType_Pos used once
TPI_FFCR 00000304

Symbol: TPI_FFCR
   Definitions
      At line 571 in file core_cm4_constants.s
   Uses



ARM Macro Assembler    Page 74 Alphabetic symbol ordering
Absolute symbols

      None
Comment: TPI_FFCR unused
TPI_FFCR_EnFCont_Msk 00000002

Symbol: TPI_FFCR_EnFCont_Msk
   Definitions
      At line 610 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FFCR_EnFCont_Msk unused
TPI_FFCR_EnFCont_Pos 00000001

Symbol: TPI_FFCR_EnFCont_Pos
   Definitions
      At line 609 in file core_cm4_constants.s
   Uses
      At line 610 in file core_cm4_constants.s
Comment: TPI_FFCR_EnFCont_Pos used once
TPI_FFCR_TrigIn_Msk 00000100

Symbol: TPI_FFCR_TrigIn_Msk
   Definitions
      At line 607 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FFCR_TrigIn_Msk unused
TPI_FFCR_TrigIn_Pos 00000008

Symbol: TPI_FFCR_TrigIn_Pos
   Definitions
      At line 606 in file core_cm4_constants.s
   Uses
      At line 607 in file core_cm4_constants.s
Comment: TPI_FFCR_TrigIn_Pos used once
TPI_FFSR 00000300

Symbol: TPI_FFSR
   Definitions
      At line 570 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FFSR unused
TPI_FFSR_FlInProg_Msk 00000001

Symbol: TPI_FFSR_FlInProg_Msk
   Definitions
      At line 603 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FFSR_FlInProg_Msk unused
TPI_FFSR_FlInProg_Pos 00000000

Symbol: TPI_FFSR_FlInProg_Pos
   Definitions
      At line 602 in file core_cm4_constants.s
   Uses
      At line 603 in file core_cm4_constants.s
Comment: TPI_FFSR_FlInProg_Pos used once
TPI_FFSR_FtNonStop_Msk 00000008



ARM Macro Assembler    Page 75 Alphabetic symbol ordering
Absolute symbols


Symbol: TPI_FFSR_FtNonStop_Msk
   Definitions
      At line 594 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FFSR_FtNonStop_Msk unused
TPI_FFSR_FtNonStop_Pos 00000003

Symbol: TPI_FFSR_FtNonStop_Pos
   Definitions
      At line 593 in file core_cm4_constants.s
   Uses
      At line 594 in file core_cm4_constants.s
Comment: TPI_FFSR_FtNonStop_Pos used once
TPI_FFSR_FtStopped_Msk 00000002

Symbol: TPI_FFSR_FtStopped_Msk
   Definitions
      At line 600 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FFSR_FtStopped_Msk unused
TPI_FFSR_FtStopped_Pos 00000001

Symbol: TPI_FFSR_FtStopped_Pos
   Definitions
      At line 599 in file core_cm4_constants.s
   Uses
      At line 600 in file core_cm4_constants.s
Comment: TPI_FFSR_FtStopped_Pos used once
TPI_FFSR_TCPresent_Msk 00000004

Symbol: TPI_FFSR_TCPresent_Msk
   Definitions
      At line 597 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FFSR_TCPresent_Msk unused
TPI_FFSR_TCPresent_Pos 00000002

Symbol: TPI_FFSR_TCPresent_Pos
   Definitions
      At line 596 in file core_cm4_constants.s
   Uses
      At line 597 in file core_cm4_constants.s
Comment: TPI_FFSR_TCPresent_Pos used once
TPI_FIFO0 00000EEC

Symbol: TPI_FIFO0
   Definitions
      At line 574 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FIFO0 unused
TPI_FIFO0_ETM0_Msk 000000FF

Symbol: TPI_FIFO0_ETM0_Msk
   Definitions



ARM Macro Assembler    Page 76 Alphabetic symbol ordering
Absolute symbols

      At line 636 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FIFO0_ETM0_Msk unused
TPI_FIFO0_ETM0_Pos 00000000

Symbol: TPI_FIFO0_ETM0_Pos
   Definitions
      At line 635 in file core_cm4_constants.s
   Uses
      At line 636 in file core_cm4_constants.s
Comment: TPI_FIFO0_ETM0_Pos used once
TPI_FIFO0_ETM1_Msk 0000FF00

Symbol: TPI_FIFO0_ETM1_Msk
   Definitions
      At line 633 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FIFO0_ETM1_Msk unused
TPI_FIFO0_ETM1_Pos 00000008

Symbol: TPI_FIFO0_ETM1_Pos
   Definitions
      At line 632 in file core_cm4_constants.s
   Uses
      At line 633 in file core_cm4_constants.s
Comment: TPI_FIFO0_ETM1_Pos used once
TPI_FIFO0_ETM2_Msk 00FF0000

Symbol: TPI_FIFO0_ETM2_Msk
   Definitions
      At line 630 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FIFO0_ETM2_Msk unused
TPI_FIFO0_ETM2_Pos 00000010

Symbol: TPI_FIFO0_ETM2_Pos
   Definitions
      At line 629 in file core_cm4_constants.s
   Uses
      At line 630 in file core_cm4_constants.s
Comment: TPI_FIFO0_ETM2_Pos used once
TPI_FIFO0_ETM_ATVALID_Msk 0C000000

Symbol: TPI_FIFO0_ETM_ATVALID_Msk
   Definitions
      At line 624 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FIFO0_ETM_ATVALID_Msk unused
TPI_FIFO0_ETM_ATVALID_Pos 0000001A

Symbol: TPI_FIFO0_ETM_ATVALID_Pos
   Definitions
      At line 623 in file core_cm4_constants.s
   Uses
      At line 624 in file core_cm4_constants.s



ARM Macro Assembler    Page 77 Alphabetic symbol ordering
Absolute symbols

Comment: TPI_FIFO0_ETM_ATVALID_Pos used once
TPI_FIFO0_ETM_bytecount_Msk 03000000

Symbol: TPI_FIFO0_ETM_bytecount_Msk
   Definitions
      At line 627 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FIFO0_ETM_bytecount_Msk unused
TPI_FIFO0_ETM_bytecount_Pos 00000018

Symbol: TPI_FIFO0_ETM_bytecount_Pos
   Definitions
      At line 626 in file core_cm4_constants.s
   Uses
      At line 627 in file core_cm4_constants.s
Comment: TPI_FIFO0_ETM_bytecount_Pos used once
TPI_FIFO0_ITM_ATVALID_Msk 60000000

Symbol: TPI_FIFO0_ITM_ATVALID_Msk
   Definitions
      At line 618 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FIFO0_ITM_ATVALID_Msk unused
TPI_FIFO0_ITM_ATVALID_Pos 0000001D

Symbol: TPI_FIFO0_ITM_ATVALID_Pos
   Definitions
      At line 617 in file core_cm4_constants.s
   Uses
      At line 618 in file core_cm4_constants.s
Comment: TPI_FIFO0_ITM_ATVALID_Pos used once
TPI_FIFO0_ITM_bytecount_Msk 18000000

Symbol: TPI_FIFO0_ITM_bytecount_Msk
   Definitions
      At line 621 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FIFO0_ITM_bytecount_Msk unused
TPI_FIFO0_ITM_bytecount_Pos 0000001B

Symbol: TPI_FIFO0_ITM_bytecount_Pos
   Definitions
      At line 620 in file core_cm4_constants.s
   Uses
      At line 621 in file core_cm4_constants.s
Comment: TPI_FIFO0_ITM_bytecount_Pos used once
TPI_FIFO1 00000EFC

Symbol: TPI_FIFO1
   Definitions
      At line 577 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FIFO1 unused
TPI_FIFO1_ETM_ATVALID_Msk 0C000000




ARM Macro Assembler    Page 78 Alphabetic symbol ordering
Absolute symbols

Symbol: TPI_FIFO1_ETM_ATVALID_Msk
   Definitions
      At line 650 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FIFO1_ETM_ATVALID_Msk unused
TPI_FIFO1_ETM_ATVALID_Pos 0000001A

Symbol: TPI_FIFO1_ETM_ATVALID_Pos
   Definitions
      At line 649 in file core_cm4_constants.s
   Uses
      At line 650 in file core_cm4_constants.s
Comment: TPI_FIFO1_ETM_ATVALID_Pos used once
TPI_FIFO1_ETM_bytecount_Msk 03000000

Symbol: TPI_FIFO1_ETM_bytecount_Msk
   Definitions
      At line 653 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FIFO1_ETM_bytecount_Msk unused
TPI_FIFO1_ETM_bytecount_Pos 00000018

Symbol: TPI_FIFO1_ETM_bytecount_Pos
   Definitions
      At line 652 in file core_cm4_constants.s
   Uses
      At line 653 in file core_cm4_constants.s
Comment: TPI_FIFO1_ETM_bytecount_Pos used once
TPI_FIFO1_ITM0_Msk 000000FF

Symbol: TPI_FIFO1_ITM0_Msk
   Definitions
      At line 662 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FIFO1_ITM0_Msk unused
TPI_FIFO1_ITM0_Pos 00000000

Symbol: TPI_FIFO1_ITM0_Pos
   Definitions
      At line 661 in file core_cm4_constants.s
   Uses
      At line 662 in file core_cm4_constants.s
Comment: TPI_FIFO1_ITM0_Pos used once
TPI_FIFO1_ITM1_Msk 0000FF00

Symbol: TPI_FIFO1_ITM1_Msk
   Definitions
      At line 659 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FIFO1_ITM1_Msk unused
TPI_FIFO1_ITM1_Pos 00000008

Symbol: TPI_FIFO1_ITM1_Pos
   Definitions
      At line 658 in file core_cm4_constants.s



ARM Macro Assembler    Page 79 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 659 in file core_cm4_constants.s
Comment: TPI_FIFO1_ITM1_Pos used once
TPI_FIFO1_ITM2_Msk 00FF0000

Symbol: TPI_FIFO1_ITM2_Msk
   Definitions
      At line 656 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FIFO1_ITM2_Msk unused
TPI_FIFO1_ITM2_Pos 00000010

Symbol: TPI_FIFO1_ITM2_Pos
   Definitions
      At line 655 in file core_cm4_constants.s
   Uses
      At line 656 in file core_cm4_constants.s
Comment: TPI_FIFO1_ITM2_Pos used once
TPI_FIFO1_ITM_ATVALID_Msk 60000000

Symbol: TPI_FIFO1_ITM_ATVALID_Msk
   Definitions
      At line 644 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FIFO1_ITM_ATVALID_Msk unused
TPI_FIFO1_ITM_ATVALID_Pos 0000001D

Symbol: TPI_FIFO1_ITM_ATVALID_Pos
   Definitions
      At line 643 in file core_cm4_constants.s
   Uses
      At line 644 in file core_cm4_constants.s
Comment: TPI_FIFO1_ITM_ATVALID_Pos used once
TPI_FIFO1_ITM_bytecount_Msk 18000000

Symbol: TPI_FIFO1_ITM_bytecount_Msk
   Definitions
      At line 647 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FIFO1_ITM_bytecount_Msk unused
TPI_FIFO1_ITM_bytecount_Pos 0000001B

Symbol: TPI_FIFO1_ITM_bytecount_Pos
   Definitions
      At line 646 in file core_cm4_constants.s
   Uses
      At line 647 in file core_cm4_constants.s
Comment: TPI_FIFO1_ITM_bytecount_Pos used once
TPI_FSCR 00000308

Symbol: TPI_FSCR
   Definitions
      At line 572 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_FSCR unused



ARM Macro Assembler    Page 80 Alphabetic symbol ordering
Absolute symbols

TPI_ITATBCTR0 00000EF8

Symbol: TPI_ITATBCTR0
   Definitions
      At line 576 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_ITATBCTR0 unused
TPI_ITATBCTR0_ATREADY_Msk 00000001

Symbol: TPI_ITATBCTR0_ATREADY_Msk
   Definitions
      At line 666 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_ITATBCTR0_ATREADY_Msk unused
TPI_ITATBCTR0_ATREADY_Pos 00000000

Symbol: TPI_ITATBCTR0_ATREADY_Pos
   Definitions
      At line 665 in file core_cm4_constants.s
   Uses
      At line 666 in file core_cm4_constants.s
Comment: TPI_ITATBCTR0_ATREADY_Pos used once
TPI_ITATBCTR2 00000EF0

Symbol: TPI_ITATBCTR2
   Definitions
      At line 575 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_ITATBCTR2 unused
TPI_ITATBCTR2_ATREADY_Msk 00000001

Symbol: TPI_ITATBCTR2_ATREADY_Msk
   Definitions
      At line 640 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_ITATBCTR2_ATREADY_Msk unused
TPI_ITATBCTR2_ATREADY_Pos 00000000

Symbol: TPI_ITATBCTR2_ATREADY_Pos
   Definitions
      At line 639 in file core_cm4_constants.s
   Uses
      At line 640 in file core_cm4_constants.s
Comment: TPI_ITATBCTR2_ATREADY_Pos used once
TPI_ITCTRL 00000F00

Symbol: TPI_ITCTRL
   Definitions
      At line 578 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_ITCTRL unused
TPI_ITCTRL_Mode_Msk 00000001

Symbol: TPI_ITCTRL_Mode_Msk



ARM Macro Assembler    Page 81 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 670 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_ITCTRL_Mode_Msk unused
TPI_ITCTRL_Mode_Pos 00000000

Symbol: TPI_ITCTRL_Mode_Pos
   Definitions
      At line 669 in file core_cm4_constants.s
   Uses
      At line 670 in file core_cm4_constants.s
Comment: TPI_ITCTRL_Mode_Pos used once
TPI_SPPR 000000F0

Symbol: TPI_SPPR
   Definitions
      At line 569 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_SPPR unused
TPI_SPPR_TXMODE_Msk 00000003

Symbol: TPI_SPPR_TXMODE_Msk
   Definitions
      At line 590 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_SPPR_TXMODE_Msk unused
TPI_SPPR_TXMODE_Pos 00000000

Symbol: TPI_SPPR_TXMODE_Pos
   Definitions
      At line 589 in file core_cm4_constants.s
   Uses
      At line 590 in file core_cm4_constants.s
Comment: TPI_SPPR_TXMODE_Pos used once
TPI_SSPSR 00000000

Symbol: TPI_SSPSR
   Definitions
      At line 566 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_SSPSR unused
TPI_TRIGGER 00000EE8

Symbol: TPI_TRIGGER
   Definitions
      At line 573 in file core_cm4_constants.s
   Uses
      None
Comment: TPI_TRIGGER unused
TPI_TRIGGER_TRIGGER_Msk 00000001

Symbol: TPI_TRIGGER_TRIGGER_Msk
   Definitions
      At line 614 in file core_cm4_constants.s
   Uses



ARM Macro Assembler    Page 82 Alphabetic symbol ordering
Absolute symbols

      None
Comment: TPI_TRIGGER_TRIGGER_Msk unused
TPI_TRIGGER_TRIGGER_Pos 00000000

Symbol: TPI_TRIGGER_TRIGGER_Pos
   Definitions
      At line 613 in file core_cm4_constants.s
   Uses
      At line 614 in file core_cm4_constants.s
Comment: TPI_TRIGGER_TRIGGER_Pos used once
598 symbols
932 symbols in table
