<stg><name>voicerec_preprocessSound</name>


<trans_list>

<trans id="181" from="1" to="2">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="2" to="3">
<condition id="77">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="2" to="5">
<condition id="78">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="3" to="4">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="4" to="5">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="5" to="2">
<condition id="83">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="5" to="6">
<condition id="85">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="6" to="7">
<condition id="87">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="6" to="9">
<condition id="86">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="7" to="8">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="8" to="9">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="9" to="6">
<condition id="92">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="9" to="10">
<condition id="94">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="10" to="11">
<condition id="96">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="10" to="13">
<condition id="95">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="10" to="14">
<condition id="107">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="11" to="12">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="12" to="13">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="13" to="13">
<condition id="102">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="13" to="10">
<condition id="105">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="14" to="15">
<condition id="108">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="14" to="16">
<condition id="111">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="15" to="16">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="16" to="14">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:0  %first = phi i14 [ 0, %0 ], [ %i, %2 ]

]]></node>
<StgValue><ssdm name="first"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp = icmp ult i14 %first, -384

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16000, i64 8000)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %i = add i14 %first, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %2, label %.loopexit2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="11" bw="64" op_0_bw="14">
<![CDATA[
:0  %tmp_s = zext i14 %first to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inSound_addr = getelementptr [16000 x double]* %inSound, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="inSound_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="14">
<![CDATA[
:2  %inSound_load = load double* %inSound_addr, align 8

]]></node>
<StgValue><ssdm name="inSound_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="14">
<![CDATA[
:2  %inSound_load = load double* %inSound_addr, align 8

]]></node>
<StgValue><ssdm name="inSound_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="64" op_0_bw="64">
<![CDATA[
:3  %inSound_load_to_int = bitcast double %inSound_load to i64

]]></node>
<StgValue><ssdm name="inSound_load_to_int"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_15 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %inSound_load_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="52" op_0_bw="64">
<![CDATA[
:5  %tmp_14 = trunc i64 %inSound_load_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %notlhs1 = icmp ne i11 %tmp_15, -1

]]></node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:7  %notrhs1 = icmp eq i52 %tmp_14, 0

]]></node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp_17 = or i1 %notrhs1, %notlhs1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_18 = fcmp ogt double %inSound_load, 1.500000e-01

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_19 = and i1 %tmp_17, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %tmp_19, label %.loopexit2, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.loopexit2:0  %first1 = phi i14 [ 0, %1 ], [ %first, %2 ]

]]></node>
<StgValue><ssdm name="first1"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0">
<![CDATA[
.loopexit2:1  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
._crit_edge:0  %i_1_in = phi i14 [ -384, %.loopexit2 ], [ %tmp_16, %3 ]

]]></node>
<StgValue><ssdm name="i_1_in"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="15" op_0_bw="14">
<![CDATA[
._crit_edge:1  %i_1_in_cast = zext i14 %i_1_in to i15

]]></node>
<StgValue><ssdm name="i_1_in_cast"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge:2  %last_2 = add i15 -1, %i_1_in_cast

]]></node>
<StgValue><ssdm name="last_2"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge:3  %last_2_cast5 = sext i15 %last_2 to i32

]]></node>
<StgValue><ssdm name="last_2_cast5"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="14" op_0_bw="15">
<![CDATA[
._crit_edge:4  %tmp_16 = trunc i15 %last_2 to i14

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:5  %tmp_46 = icmp eq i14 %i_1_in, 0

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:6  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16000, i64 8000)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:7  br i1 %tmp_46, label %.loopexit, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_47 = zext i32 %last_2_cast5 to i64

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inSound_addr_1 = getelementptr [16000 x double]* %inSound, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="inSound_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="64" op_0_bw="14">
<![CDATA[
:2  %inSound_load_1 = load double* %inSound_addr_1, align 8

]]></node>
<StgValue><ssdm name="inSound_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="49" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="64" op_0_bw="14">
<![CDATA[
:2  %inSound_load_1 = load double* %inSound_addr_1, align 8

]]></node>
<StgValue><ssdm name="inSound_load_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="64">
<![CDATA[
:3  %inSound_load_1_to_int = bitcast double %inSound_load_1 to i64

]]></node>
<StgValue><ssdm name="inSound_load_1_to_int"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_20 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %inSound_load_1_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="52" op_0_bw="64">
<![CDATA[
:5  %tmp_21 = trunc i64 %inSound_load_1_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %notlhs2 = icmp ne i11 %tmp_20, -1

]]></node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:7  %notrhs2 = icmp eq i52 %tmp_21, 0

]]></node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp_22 = or i1 %notrhs2, %notlhs2

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_23 = fcmp ogt double %inSound_load_1, 1.500000e-01

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_24 = and i1 %tmp_22, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="58" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %tmp_24, label %.loopexit, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.loopexit:0  %last = phi i15 [ 0, %._crit_edge ], [ %last_2, %3 ]

]]></node>
<StgValue><ssdm name="last"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32">
<![CDATA[
.loopexit:1  %deleteFlag = alloca i32

]]></node>
<StgValue><ssdm name="deleteFlag"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32">
<![CDATA[
.loopexit:2  %count = alloca i32

]]></node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32">
<![CDATA[
.loopexit:3  %markBegin = alloca i32

]]></node>
<StgValue><ssdm name="markBegin"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:4  store i32 0, i32* %markBegin

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  store i32 0, i32* %count

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:6  store i32 0, i32* %deleteFlag

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:7  br label %._crit_edge11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
._crit_edge11:0  %markBegin_2 = phi i14 [ 0, %.loopexit ], [ %i_5, %._crit_edge11.backedge ]

]]></node>
<StgValue><ssdm name="markBegin_2"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="15" op_0_bw="14">
<![CDATA[
._crit_edge11:1  %markBegin_2_cast = zext i14 %markBegin_2 to i15

]]></node>
<StgValue><ssdm name="markBegin_2_cast"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge11:2  %exitcond1 = icmp eq i14 %markBegin_2, -384

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge11:3  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16000, i64 16000, i64 16000)

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge11:4  %i_5 = add i14 %markBegin_2, 1

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge11:5  br i1 %exitcond1, label %.preheader.preheader, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_48 = icmp ult i14 %markBegin_2, %first1

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_49 = icmp sgt i15 %markBegin_2_cast, %last

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond = or i1 %tmp_48, %tmp_49

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond, label %._crit_edge11.backedge, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_54 = zext i14 %markBegin_2 to i64

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inSound_addr_3 = getelementptr [16000 x double]* %inSound, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="inSound_addr_3"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="14">
<![CDATA[
:4  %inSound_load_2 = load double* %inSound_addr_3, align 8

]]></node>
<StgValue><ssdm name="inSound_load_2"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %j_1 = alloca i32

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  store i32 0, i32* %j_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="83" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="14">
<![CDATA[
:4  %inSound_load_2 = load double* %inSound_addr_3, align 8

]]></node>
<StgValue><ssdm name="inSound_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32">
<![CDATA[
:0  %markBegin_load_1 = load i32* %markBegin

]]></node>
<StgValue><ssdm name="markBegin_load_1"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_50 = icmp eq i32 %markBegin_load_1, 0

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="64" op_0_bw="64">
<![CDATA[
:5  %p_Val2_s = bitcast double %inSound_load_2 to i64

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="63" op_0_bw="64">
<![CDATA[
:6  %tmp_25 = trunc i64 %p_Val2_s to i63

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="52" op_0_bw="64">
<![CDATA[
:7  %tmp_26 = trunc i64 %p_Val2_s to i52

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:8  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_25)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64">
<![CDATA[
:9  %ret_i_i_i_i_i = bitcast i64 %p_Result_s to double

]]></node>
<StgValue><ssdm name="ret_i_i_i_i_i"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_33 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:11  %notlhs4 = icmp ne i11 %tmp_33, -1

]]></node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:12  %notrhs4 = icmp eq i52 %tmp_26, 0

]]></node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_34 = or i1 %notrhs4, %notlhs4

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_35 = fcmp olt double %ret_i_i_i_i_i, 1.500000e-01

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %tmp_36 = and i1 %tmp_34, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %tmp_50, label %6, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32">
<![CDATA[
:0  %deleteFlag_load = load i32* %deleteFlag

]]></node>
<StgValue><ssdm name="deleteFlag_load"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_36, label %8, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_58 = icmp eq i32 %deleteFlag_load, 1

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_58, label %.preheader7, label %.loopexit8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32">
<![CDATA[
:0  %count_load = load i32* %count

]]></node>
<StgValue><ssdm name="count_load"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %count_1 = add nsw i32 %count_load, 1

]]></node>
<StgValue><ssdm name="count_1"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_57 = icmp eq i32 %count_1, 200

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_deleteFlag = select i1 %tmp_57, i32 1, i32 %deleteFlag_load

]]></node>
<StgValue><ssdm name="p_deleteFlag"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %count_1, i32* %count

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %p_deleteFlag, i32* %deleteFlag

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge11.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader7:0  %j9 = phi i14 [ %j_8, %._crit_edge12 ], [ 0, %9 ]

]]></node>
<StgValue><ssdm name="j9"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="14">
<![CDATA[
.preheader7:1  %j9_cast3 = zext i14 %j9 to i32

]]></node>
<StgValue><ssdm name="j9_cast3"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader7:2  %exitcond = icmp eq i14 %j9, -384

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16000, i64 16000, i64 16000)

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader7:4  %j_8 = add i14 %j9, 1

]]></node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5  br i1 %exitcond, label %.loopexit8, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32">
<![CDATA[
:0  %markBegin_load = load i32* %markBegin

]]></node>
<StgValue><ssdm name="markBegin_load"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %slt = icmp slt i32 %j9_cast3, %markBegin_load

]]></node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %rev6 = xor i1 %slt, true

]]></node>
<StgValue><ssdm name="rev6"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %tmp_61 = icmp ult i14 %j9, %markBegin_2

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %or_cond4 = and i1 %rev6, %tmp_61

]]></node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %or_cond4, label %11, label %._crit_edge12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="64" op_0_bw="14">
<![CDATA[
:0  %tmp_62 = zext i14 %j9 to i64

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inSound_addr_4 = getelementptr [16000 x double]* %inSound, i64 0, i64 %tmp_62

]]></node>
<StgValue><ssdm name="inSound_addr_4"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:2  store double 0.000000e+00, double* %inSound_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge12:0  br label %.preheader7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit8:0  store i32 0, i32* %markBegin

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit8:1  store i32 0, i32* %count

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit8:2  store i32 0, i32* %deleteFlag

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0">
<![CDATA[
.loopexit8:3  br label %._crit_edge11.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:0  %markBegin_1 = select i1 %tmp_36, i14 %markBegin_2, i14 0

]]></node>
<StgValue><ssdm name="markBegin_1"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="14">
<![CDATA[
:1  %markBegin_1_cast = zext i14 %markBegin_1 to i32

]]></node>
<StgValue><ssdm name="markBegin_1_cast"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %markBegin_1_cast, i32* %markBegin

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge11.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge11.backedge:0  br label %._crit_edge11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:0  %i_3 = phi i14 [ 0, %.preheader.preheader ], [ %i_4, %.preheader.backedge ]

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="15" op_0_bw="14">
<![CDATA[
.preheader:1  %i_3_cast = zext i14 %i_3 to i15

]]></node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:2  %exitcond2 = icmp eq i14 %i_3, -384

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16000, i64 16000, i64 16000)

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:4  %i_4 = add i14 %i_3, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond2, label %17, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32">
<![CDATA[
:0  %j_1_load = load i32* %j_1

]]></node>
<StgValue><ssdm name="j_1_load"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_51 = icmp ult i14 %i_3, %first1

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_52 = icmp sgt i15 %i_3_cast, %last

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_53 = icmp eq i32 %j_1_load, 8000

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %tmp1 = or i1 %tmp_52, %tmp_53

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_cond6 = or i1 %tmp1, %tmp_51

]]></node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %or_cond6, label %15, label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="64" op_0_bw="14">
<![CDATA[
:0  %tmp_56 = zext i14 %i_3 to i64

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inSound_addr_2 = getelementptr [16000 x double]* %inSound, i64 0, i64 %tmp_56

]]></node>
<StgValue><ssdm name="inSound_addr_2"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="64" op_0_bw="14">
<![CDATA[
:2  %inSound_load_3 = load double* %inSound_addr_2, align 8

]]></node>
<StgValue><ssdm name="inSound_load_3"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_55 = icmp slt i32 %j_1_load, 8000

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_55, label %16, label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond6" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_59 = sext i32 %j_1_load to i64

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond6" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %outSound_addr = getelementptr [8000 x double]* %outSound, i64 0, i64 %tmp_59

]]></node>
<StgValue><ssdm name="outSound_addr"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond6" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="0" op_0_bw="64" op_1_bw="13">
<![CDATA[
:2  store double 0.000000e+00, double* %outSound_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond6" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %j = add nsw i32 %j_1_load, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond6" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %j, i32* %j_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond6" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="160" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="64" op_0_bw="14">
<![CDATA[
:2  %inSound_load_3 = load double* %inSound_addr_2, align 8

]]></node>
<StgValue><ssdm name="inSound_load_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="64" op_0_bw="64">
<![CDATA[
:3  %p_Val2_1 = bitcast double %inSound_load_3 to i64

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="63" op_0_bw="64">
<![CDATA[
:4  %tmp_31 = trunc i64 %p_Val2_1 to i63

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="52" op_0_bw="64">
<![CDATA[
:5  %tmp_32 = trunc i64 %p_Val2_1 to i52

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:6  %p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_31)

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="64" op_0_bw="64">
<![CDATA[
:7  %ret_i_i_i_i_i2 = bitcast i64 %p_Result_1 to double

]]></node>
<StgValue><ssdm name="ret_i_i_i_i_i2"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_27 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %notlhs3 = icmp ne i11 %tmp_27, -1

]]></node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:10  %notrhs3 = icmp eq i52 %tmp_32, 0

]]></node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_28 = or i1 %notrhs3, %notlhs3

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_29 = fcmp ogt double %ret_i_i_i_i_i2, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_30 = and i1 %tmp_28, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %tmp_30, label %14, label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32">
<![CDATA[
:0  %j_1_load_1 = load i32* %j_1

]]></node>
<StgValue><ssdm name="j_1_load_1"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_60 = sext i32 %j_1_load_1 to i64

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %outSound_addr_1 = getelementptr [8000 x double]* %outSound, i64 0, i64 %tmp_60

]]></node>
<StgValue><ssdm name="outSound_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="64" op_1_bw="13">
<![CDATA[
:3  store double %inSound_load_3, double* %outSound_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %j_7 = add nsw i32 %j_1_load_1, 1

]]></node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %j_7, i32* %j_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge:0  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
