<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_fg"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][31]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][30]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][29]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][28]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][27]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][26]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][25]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][24]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][23]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][22]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][21]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][20]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][19]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][18]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][17]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][16]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][15]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][14]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][13]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][12]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][11]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][10]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][9]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][8]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][7]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][6]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][5]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][4]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][3]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][2]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][1]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][0][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_fg"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="32"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][31]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][30]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][29]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][28]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][27]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][26]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][25]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][24]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][23]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][22]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][21]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][20]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][19]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][18]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][17]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][16]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][15]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][14]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][13]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][12]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][11]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][10]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][9]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][8]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][7]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][6]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][5]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][4]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][3]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][2]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][1]"/>
        <net name="i_dbg[fg][fgwr][vbufi_do][1][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_fg"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="64"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][fsm][2]"/>
        <net name="i_dbg[fg][fgwr][fsm][1]"/>
        <net name="i_dbg[fg][fgwr][fsm][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_fg"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="67"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][fr_rownum][10]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][9]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][8]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][7]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][6]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][5]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][4]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][3]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][2]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][1]"/>
        <net name="i_dbg[fg][fgwr][fr_rownum][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_fg"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="78"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][mem_start]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_fg"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="79"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][mem_done]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_fg"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="80"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][err]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_fg"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="81"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][vbufi_sel]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_fg"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="82"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][vbufi_empty_all]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_fg"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="83"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][fr_rdy0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_fg"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="84"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][vbufi_full_det]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_fg"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="85"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][vbufi_rd]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_fg"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="86"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][vbufi_empty]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="m_dbg_fg"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="87"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[fg][fgwr][vbufi_full]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_swt"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[swt][ethio_rx_axi_tvalid]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_swt"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[swt][ethio_rx_axi_tuser][1]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tuser][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_swt"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="3"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][63]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][62]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][61]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][60]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][59]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][58]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][57]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][56]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][55]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][54]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][53]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][52]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][51]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][50]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][49]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][48]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][47]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][46]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][45]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][44]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][43]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][42]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][41]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][40]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][39]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][38]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][37]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][36]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][35]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][34]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][33]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][32]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][31]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][30]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][29]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][28]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][27]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][26]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][25]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][24]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][23]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][22]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][21]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][20]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][19]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][18]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][17]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][16]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][15]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][14]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][13]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][12]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][11]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][10]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][9]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][8]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][7]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][6]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][5]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][4]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][3]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][2]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][1]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tdata][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="m_dbg_swt"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="67"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="i_dbg[swt][ethio_rx_axi_tkeep][7]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tkeep][6]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tkeep][5]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tkeep][4]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tkeep][3]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tkeep][2]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tkeep][1]"/>
        <net name="i_dbg[swt][ethio_rx_axi_tkeep][0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
