{"context": " More than 1 year has passed since last update.\n\n\u524d\u66f8\u304d\n\u5148\u65e5\u307e\u3068\u307e\u3063\u305f\u6642\u9593\u3092\u3068\u3063\u3066FPGA\u3092\u52d5\u304b\u3057\u3066\u307f\u305f\u3068\u3053\u308d\u3001\u3044\u304f\u3064\u304b\u4e88\u671f\u305b\u306c\u30c8\u30e9\u30d6\u30eb\u306b\u898b\u821e\u308f\u308c\u307e\u3057\u305f\u306e\u3067\u3001\u521d\u5fc3\u8005\u304c\u906d\u9047\u3057\u5f97\u308b\u30c8\u30e9\u30d6\u30eb\u4f8b\u3092\u6319\u3052\u3066\u307f\u307e\u3059\u3002\n\u672c\u7a3f\u3067\u306f Quartus II \u3084 HDL \u306e\u6271\u3044\u65b9\u306b\u3064\u3044\u3066\u8a00\u53ca\u3057\u307e\u305b\u3093\u3002\u56de\u8def\u306e\u5b9f\u88c5\u307e\u3067\u306e\u5177\u4f53\u7684\u306a\u4f5c\u696d\u624b\u9806\u306a\u3069\u306b\u3064\u3044\u3066\u306f\u4ed6\u306e\u60c5\u5831\u6e90\u306b\u8b72\u308a\u307e\u3059\u3002\n\u305f\u3068\u3048\u3070\u53c2\u8003\u6587\u732e[2]\u304c\u3001\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u65b0\u898f\u4f5c\u6210\u304b\u3089\u30d4\u30f3\u30a2\u30b5\u30a4\u30f3\u3001\u66f8\u304d\u8fbc\u307f\u307e\u3067\u306e\u624b\u9806\u3092\u753b\u9762\u4ed8\u304d\u3067\u4e00\u901a\u308a\u63b2\u8f09\u3057\u3066\u3044\u3066\u3068\u3066\u3082\u826f\u3044\u3067\u3059\u3002\n\n\u691c\u8a3c\u74b0\u5883\n\nOS\nWindows8.1 / Antergos Linux(Arch Linux Based)\nFPGA \u30dc\u30fc\u30c9\nDE0-Nano (Cyclone IV EP4CE22F17C6N)\nHDL\nVHDL\n\n\n\u672c\u984c\n\u307e\u305a VHDL \u306e\u30b3\u30fc\u30c9\u3092\u4ee5\u4e0b\u306b\u8a18\u8f09\u3057\u307e\u3059\u3002\n\nLED_blink.vhd\nlibrary IEEE;\nuse IEEE.std_logic_1164.all;\nuse IEEE.numeric_std.all;\n\nentity LED_blink is\n    port(\n        clk : in std_logic := 'X';\n        LED : out std_logic_vector(7 downto 0) := (others => 'X')\n    );\nend entity;\n\narchitecture IMP of LED_blink is\n\nsignal LED_reg : std_logic_vector(31 downto 0) := (others => '0');\n\nbegin \n    process(clk)\n    begin\n        if rising_edge(clk) then\n            LED_reg <= std_logic_vector(unsigned(LED_reg) + 1);\n        end if;\n    end process;\n\n    LED <= LED_reg(31 downto 24);\n\nend architecture;\n\n\n\u3053\u308c\u306f\u30ec\u30b8\u30b9\u30bfLED_reg\u3092\u30ab\u30a6\u30f3\u30c8\u30a2\u30c3\u30d7\u3057 LED \u306b\u3053\u306e\u30d3\u30c3\u30c8\u30d1\u30bf\u30fc\u30f3\u3092\u51fa\u529b\u3059\u308b\u56de\u8def\u3067\u3059\u3002\u4f5c\u6210\u3057\u305f\u3089\u3001\u306a\u306b\u3082\u8003\u3048\u305a Quartus II \u3067\u8ad6\u7406\u5408\u6210\u3057\u307e\u3059\u3002\n\n1. HDL\u306e\u6587\u6cd5\u30a8\u30e9\u30fc\n\u8003\u3048\u3089\u308c\u308b\u539f\u56e0: Top-level entity1 \u306e\u540d\u524d\u304c VHDL \u306e entity \u540d\u3068\u4e00\u81f4\u3057\u306a\u3044\nQuartus II \u3067\u306f\u3001\u65b0\u898f\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u4f5c\u6210\u6642\u306b Top-level entity \u3068\u3044\u3046\u5c5e\u6027\u3092\u8a2d\u5b9a\u3057\u3066\u3044\u307e\u3059\u3002\u3053\u306e\u540d\u524d\u3068 VHDL \u30b3\u30fc\u30c9\u306e entity \u540d\u304c\u4e00\u81f4\u3057\u306a\u3044\u3068\u30a8\u30e9\u30fc\u3092\u5f15\u304d\u8d77\u3053\u3057\u307e\u3059\u3002\n\n\u89e3\u6c7a\u65b9\u6cd5 1. \u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u8a2d\u5b9a\u3092\u5909\u3048\u308b\n[Assignments]\u2192[Settings]\u2192[General]\u304b\u3089 \"Top-level entity\" \u3092\u76f4\u63a5\u7de8\u96c6\u3057\u307e\u3059\u3002\n\n\u3053\u3053\u3067\u8a2d\u5b9a\u3055\u308c\u3066\u3044\u308b top_level \u3092 LED_blink \u306b\u3001\u3064\u307e\u308a\u30b3\u30fc\u30c9\u5074\u306b\u5408\u308f\u305b\u3066\u5909\u3048\u308b\u3068\u826f\u3044\u3067\u3057\u3087\u3046\u3002\n\n\u89e3\u6c7a\u65b9\u6cd5 2. \u5225\u306e\u56de\u8def\u304b\u3089\u547c\u3073\u51fa\u3059\n\u5148\u306e\u65b9\u6cd5\u3068\u306f\u9006\u306b\u3001\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u8a2d\u5b9a\u306b\u5408\u3046\u3088\u3046\u306b\u4fee\u6b63\u3057\u307e\u3059\u3002\u3082\u3063\u3068\u3082\u7c21\u5358\u306a\u306e\u306f VHDL \u5074\u306e\u4fee\u6b63\u3067\u3059\u304c\u3001\u3053\u3053\u3067\u306f\u5225\u30d5\u30a1\u30a4\u30eb\u304b\u3089\u547c\u3073\u51fa\u3059\u3088\u3046\u306b\u3057\u3066\u307f\u307e\u3059\u3002\n\u307e\u305a\u65b0\u898f\u306b VHDL \u30b3\u30fc\u30c9\u3092\u4f5c\u6210\u3057\u3001\u3053\u3053\u3067\u4f5c\u6210\u3059\u308b entity \u540d\u3092 top_level \u3068\u3057\u307e\u3059\u3002\n\u3053\u306e\u56de\u8def\u3067 component \u3068\u3057\u3066 LED_blink \u3092\u547c\u3073\u51fa\u3059\u3053\u3068\u3067\u3001\u5148\u3068\u540c\u69d8\u306e\u6319\u52d5\u3092\u3059\u308b\u56de\u8def\u304c\u8ad6\u7406\u5408\u6210\u3067\u304d\u307e\u3059\u3002\n\ntop_level.vhd\nlibrary IEEE;\nlibrary work; -- local library ; \u7701\u7565\u53ef\u80fd\nuse IEEE.std_logic_1164.all;\nuse work.LED_blink; -- \u7701\u7565\u53ef\u80fd\u3002\u305f\u3060\u3057 work.all \u3067\u306f\u3053\u308c\u81ea\u8eab\u3092\u542b\u3080\u53ef\u80fd\u6027\u304c\u3042\u308b\n\nentity top_level is\n    port (CLK : in  std_logic;\n          LED : out std_logic_vector(7 downto 0));\nend top_level;\n\n\narchitecture IMP of top_level is\n\n-- begin \u306e\u524d\u306b component \u3092\u767b\u9332\u3057\u3066\u304a\u304f\n\ncomponent LED_blink is\n    port (CLK : in  std_logic;\n          LED : out std_logic_vector(7 downto 0));\nend component;\n\n-- \n\n\nbegin\n\n    p1 : entity work.LED_blink(IMP)\n    -- \u7701\u7565\u3057\u3066\u5358\u306b\u6b21\u306e\u3088\u3046\u306b\u8a18\u8ff0\u3057\u3066\u3082OK\n    -- p1 : LED_blink\n    port map(CLK => CLK, \n             LED => LED);\n\nend IMP;\n\n\n\u6ce8: Quartus II \u306b\u4f9d\u5b58\u3057\u305f\u8a18\u8ff0\u304b\u3082\u3057\u308c\u307e\u305b\u3093\u3002\u672a\u691c\u8a3c\u3067\u3059\u3002\n\n2. USB Blaster\u3092\u8a8d\u8b58\u3057\u306a\u3044\n\u8003\u3048\u3089\u308c\u308b\u539f\u56e0: \u30c9\u30e9\u30a4\u30d0\u304c\u767b\u9332\u3055\u308c\u3066\u3044\u306a\u3044\u53ef\u80fd\u6027\n\nWindows \u306e\u5834\u5408\n\u30c7\u30d0\u30a4\u30b9\u30de\u30cd\u30fc\u30b8\u30e3\u304b\u3089[\u307b\u304b\u306e\u30c7\u30d0\u30a4\u30b9]\u2192[USB-Blaster]\u2192[\u30d7\u30ed\u30d1\u30c6\u30a3]\u2192[\u30c9\u30e9\u30a4\u30d0\u30fc\u306e\u66f4\u65b0]\u3092\u9078\u629e\u3002\n\n[\u30b3\u30f3\u30d4\u30e5\u30fc\u30bf\u3092\u53c2\u7167\u3057\u3066\u30c9\u30e9\u30a4\u30d0\u30fc\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u3092\u691c\u7d22\u3057\u307e\u3059]\u3092\u9078\u629e\u3002\n\n\u9ed2\u5857\u308a\u3057\u3066\u308b\u7b87\u6240\u306b <Quartus II \u306e\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u5834\u6240>\\drivers \u3092\u6307\u5b9a\u3057\u3066\u304f\u3060\u3055\u3044\u3002[\u6b21\u3078]\u3092\u62bc\u3059\u3068\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u304c\u5b8c\u4e86\u3057\u307e\u3059\u3002\n\nLinux \u306e\u5834\u5408\n\u4ee5\u4e0b\u306e\u8a18\u4e8b\u306b\u3057\u305f\u304c\u3063\u3066 /etc/udev/ \u306e\u4e0b\u306b\u624b\u52d5\u3067\u30eb\u30fc\u30eb\u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\nAltera Design Software - ArchWiki\n\n3. \u8ad6\u7406\u5408\u6210\u306f\u6210\u529f\u3057\u305f\u304cLED\u304c\u5149\u3089\u306a\u3044\n\u8003\u3048\u3089\u308c\u308b\u539f\u56e0: \u30d4\u30f3\u30a2\u30b5\u30a4\u30f3\u306e\u8a2d\u5b9a\u304c\u3067\u304d\u3066\u3044\u306a\u3044\u53ef\u80fd\u6027\u304c\u3042\u308b\u3002\n[Assignments]\u2192[Pin Planer]\u304b\u3089\u30d4\u30f3\u30a2\u30b5\u30a4\u30f3\u304c\u4e0b\u8868\u306e\u3088\u3046\u306b\u306a\u3063\u3066\u3044\u308b\u304b\u78ba\u8a8d\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\n\n\nNode Name\nLocation\n\n\n\n\nCLK\nPIN_R8\n\n\nLED[7]\nPIN_L3\n\n\nLED[6]\nPIN_B1\n\n\nLED[5]\nPIN_F3\n\n\nLED[4]\nPIN_D1\n\n\nLED[3]\nPIN_A11\n\n\nLED[2]\nPIN_B13\n\n\nLED[1]\nPIN_A13\n\n\nLED[0]\nPIN_A15\n\n\n\n\u8868\u306f\u53c2\u8003\u6587\u732e[1]\u304b\u3089\u5f15\u7528\u3057\u307e\u3057\u305f\u3002\n\u30d4\u30f3\u30a2\u30b5\u30a4\u30f3\u3092\u8a2d\u5b9a\u3059\u308b\u969b\u306f Quartus \u306e\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u3042\u308b\u30c7\u30a3\u30ec\u30af\u30c8\u30ea\u306b [\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u540d].qsf \u304c\u914d\u7f6e\u3055\u308c\u3066\u3044\u308b\u306e\u3067\u3001\u3053\u306e\u30b9\u30af\u30ea\u30d7\u30c8\u3092\u7de8\u96c6\u3059\u308b\u3053\u3068\u3092\u304a\u52e7\u3081\u3057\u307e\u3059\u3002\n\u5148\u306e\u8868\u306b\u5bfe\u5fdc\u3057\u305f\u30b3\u30fc\u30c9\u3092\u4e0b\u8a18\u306b\u8a18\u8f09\u3057\u307e\u3059\u3002\n\nproject.qsf\n(\u7565)\n...\nset_location_assignment PIN_L3 -to LED[7]\nset_location_assignment PIN_B1 -to LED[6]\nset_location_assignment PIN_F3 -to LED[5]\nset_location_assignment PIN_D1 -to LED[4]\nset_location_assignment PIN_A11 -to LED[3]\nset_location_assignment PIN_B13 -to LED[2]\nset_location_assignment PIN_A13 -to LED[1]\nset_location_assignment PIN_A15 -to LED[0]\nset_location_assignment PIN_R8 -to clk\n...\n(\u7565)\n\n\n\n\u7d42\u308f\u308a\u306b\n\u4ee5\u4e0a\u3001FPGA\u3067\u521d\u3081\u3066\u958b\u767a\u3059\u308b\u969b\u306b\u5f15\u3063\u639b\u304b\u308a\u305d\u3046\u306a\u30c8\u30e9\u30d6\u30eb\u3092\u4e09\u4f8b\u307b\u3069\u6319\u3052\u307e\u3057\u305f\u3002\n \u6b21\u56de\u306f Nios II \u30d7\u30ed\u30bb\u30c3\u30b5\u306b\u95a2\u3059\u308b\u5185\u5bb9\u3092\u4e88\u5b9a\u3057\u3066\u3044\u307e\u3059\u3002 \n\n\u53c2\u8003\u6587\u732e\n\nDE0-Nano User Manual\nDE0-Nano\u306e\u899a\u3048\u66f8\u304d | \u306a\u3093\u3067\u3082\u72ec\u308a\u8a00\n\n\n\u811a\u6ce8\n\n\n\n\n\u3053\u3053\u3067\u306f\u30d7\u30ed\u30b0\u30e9\u30e0\u306b\u304a\u3051\u308b\u30a8\u30f3\u30c8\u30ea\u30dd\u30a4\u30f3\u30c8\u3002\u306a\u304a entity \u306f Verilog \u306b\u304a\u3051\u308b module\u00a0\u21a9\n\n\n\n\n# \u524d\u66f8\u304d\n\n\u5148\u65e5\u307e\u3068\u307e\u3063\u305f\u6642\u9593\u3092\u3068\u3063\u3066FPGA\u3092\u52d5\u304b\u3057\u3066\u307f\u305f\u3068\u3053\u308d\u3001\u3044\u304f\u3064\u304b\u4e88\u671f\u305b\u306c\u30c8\u30e9\u30d6\u30eb\u306b\u898b\u821e\u308f\u308c\u307e\u3057\u305f\u306e\u3067\u3001\u521d\u5fc3\u8005\u304c\u906d\u9047\u3057\u5f97\u308b\u30c8\u30e9\u30d6\u30eb\u4f8b\u3092\u6319\u3052\u3066\u307f\u307e\u3059\u3002\n\n\u672c\u7a3f\u3067\u306f Quartus II \u3084 HDL \u306e\u6271\u3044\u65b9\u306b\u3064\u3044\u3066\u8a00\u53ca\u3057\u307e\u305b\u3093\u3002\u56de\u8def\u306e\u5b9f\u88c5\u307e\u3067\u306e\u5177\u4f53\u7684\u306a\u4f5c\u696d\u624b\u9806\u306a\u3069\u306b\u3064\u3044\u3066\u306f\u4ed6\u306e\u60c5\u5831\u6e90\u306b\u8b72\u308a\u307e\u3059\u3002\n\u305f\u3068\u3048\u3070\u53c2\u8003\u6587\u732e[\\[2\\]][ref2]\u304c\u3001\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u65b0\u898f\u4f5c\u6210\u304b\u3089\u30d4\u30f3\u30a2\u30b5\u30a4\u30f3\u3001\u66f8\u304d\u8fbc\u307f\u307e\u3067\u306e\u624b\u9806\u3092\u753b\u9762\u4ed8\u304d\u3067\u4e00\u901a\u308a\u63b2\u8f09\u3057\u3066\u3044\u3066\u3068\u3066\u3082\u826f\u3044\u3067\u3059\u3002\n\n\n## \u691c\u8a3c\u74b0\u5883\n\n- OS\n\tWindows8.1 / Antergos Linux(Arch Linux Based)\n\n- FPGA \u30dc\u30fc\u30c9\n\tDE0-Nano (Cyclone IV EP4CE22F17C6N)\n\n- HDL\n\tVHDL\n\n# \u672c\u984c\n\n\u307e\u305a VHDL \u306e\u30b3\u30fc\u30c9\u3092\u4ee5\u4e0b\u306b\u8a18\u8f09\u3057\u307e\u3059\u3002\n\n```vhdl:LED_blink.vhd\nlibrary IEEE;\nuse IEEE.std_logic_1164.all;\nuse IEEE.numeric_std.all;\n\nentity LED_blink is\n\tport(\n\t\tclk : in std_logic := 'X';\n\t\tLED : out std_logic_vector(7 downto 0) := (others => 'X')\n\t);\nend entity;\n\narchitecture IMP of LED_blink is\n\nsignal LED_reg : std_logic_vector(31 downto 0) := (others => '0');\n\nbegin \n\tprocess(clk)\n\tbegin\n\t\tif rising_edge(clk) then\n\t\t\tLED_reg <= std_logic_vector(unsigned(LED_reg) + 1);\n\t\tend if;\n\tend process;\n\t\n\tLED <= LED_reg(31 downto 24);\n\t\nend architecture;\n```\n\n\u3053\u308c\u306f\u30ec\u30b8\u30b9\u30bf`LED_reg`\u3092\u30ab\u30a6\u30f3\u30c8\u30a2\u30c3\u30d7\u3057 `LED` \u306b\u3053\u306e\u30d3\u30c3\u30c8\u30d1\u30bf\u30fc\u30f3\u3092\u51fa\u529b\u3059\u308b\u56de\u8def\u3067\u3059\u3002\u4f5c\u6210\u3057\u305f\u3089\u3001\u306a\u306b\u3082\u8003\u3048\u305a Quartus II \u3067\u8ad6\u7406\u5408\u6210\u3057\u307e\u3059\u3002\n\n## 1. HDL\u306e\u6587\u6cd5\u30a8\u30e9\u30fc\n\n\u8003\u3048\u3089\u308c\u308b\u539f\u56e0: **Top-level entity**[^2] \u306e\u540d\u524d\u304c VHDL \u306e `entity` \u540d\u3068\u4e00\u81f4\u3057\u306a\u3044\n\nQuartus II \u3067\u306f\u3001\u65b0\u898f\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u4f5c\u6210\u6642\u306b Top-level entity \u3068\u3044\u3046\u5c5e\u6027\u3092\u8a2d\u5b9a\u3057\u3066\u3044\u307e\u3059\u3002\u3053\u306e\u540d\u524d\u3068 VHDL \u30b3\u30fc\u30c9\u306e `entity` \u540d\u304c\u4e00\u81f4\u3057\u306a\u3044\u3068\u30a8\u30e9\u30fc\u3092\u5f15\u304d\u8d77\u3053\u3057\u307e\u3059\u3002\n\n### \u89e3\u6c7a\u65b9\u6cd5 1. \u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u8a2d\u5b9a\u3092\u5909\u3048\u308b\n\n[Assignments]\u2192[Settings]\u2192[General]\u304b\u3089 \"Top-level entity\" \u3092\u76f4\u63a5\u7de8\u96c6\u3057\u307e\u3059\u3002\n\n![top_setting.png](https://qiita-image-store.s3.amazonaws.com/0/63874/476cf239-d3a3-41d0-96d8-97655522ba6d.png)\n\n\u3053\u3053\u3067\u8a2d\u5b9a\u3055\u308c\u3066\u3044\u308b `top_level` \u3092 `LED_blink` \u306b\u3001\u3064\u307e\u308a\u30b3\u30fc\u30c9\u5074\u306b\u5408\u308f\u305b\u3066\u5909\u3048\u308b\u3068\u826f\u3044\u3067\u3057\u3087\u3046\u3002\n\n### \u89e3\u6c7a\u65b9\u6cd5 2. \u5225\u306e\u56de\u8def\u304b\u3089\u547c\u3073\u51fa\u3059\n\n\u5148\u306e\u65b9\u6cd5\u3068\u306f\u9006\u306b\u3001\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u8a2d\u5b9a\u306b\u5408\u3046\u3088\u3046\u306b\u4fee\u6b63\u3057\u307e\u3059\u3002\u3082\u3063\u3068\u3082\u7c21\u5358\u306a\u306e\u306f VHDL \u5074\u306e\u4fee\u6b63\u3067\u3059\u304c\u3001\u3053\u3053\u3067\u306f\u5225\u30d5\u30a1\u30a4\u30eb\u304b\u3089\u547c\u3073\u51fa\u3059\u3088\u3046\u306b\u3057\u3066\u307f\u307e\u3059\u3002\n\n\u307e\u305a\u65b0\u898f\u306b VHDL \u30b3\u30fc\u30c9\u3092\u4f5c\u6210\u3057\u3001\u3053\u3053\u3067\u4f5c\u6210\u3059\u308b `entity` \u540d\u3092 `top_level` \u3068\u3057\u307e\u3059\u3002\n\u3053\u306e\u56de\u8def\u3067 `component` \u3068\u3057\u3066 `LED_blink` \u3092\u547c\u3073\u51fa\u3059\u3053\u3068\u3067\u3001\u5148\u3068\u540c\u69d8\u306e\u6319\u52d5\u3092\u3059\u308b\u56de\u8def\u304c\u8ad6\u7406\u5408\u6210\u3067\u304d\u307e\u3059\u3002\n\n```vhdl:top_level.vhd\nlibrary IEEE;\nlibrary work; -- local library ; \u7701\u7565\u53ef\u80fd\nuse IEEE.std_logic_1164.all;\nuse work.LED_blink; -- \u7701\u7565\u53ef\u80fd\u3002\u305f\u3060\u3057 work.all \u3067\u306f\u3053\u308c\u81ea\u8eab\u3092\u542b\u3080\u53ef\u80fd\u6027\u304c\u3042\u308b\n\nentity top_level is\n    port (CLK : in  std_logic;\n          LED : out std_logic_vector(7 downto 0));\nend top_level;\n\n\narchitecture IMP of top_level is\n\n-- begin \u306e\u524d\u306b component \u3092\u767b\u9332\u3057\u3066\u304a\u304f\n\ncomponent LED_blink is\n    port (CLK : in  std_logic;\n          LED : out std_logic_vector(7 downto 0));\nend component;\n\n-- \n\n\nbegin\n\n    p1 : entity work.LED_blink(IMP)\n    -- \u7701\u7565\u3057\u3066\u5358\u306b\u6b21\u306e\u3088\u3046\u306b\u8a18\u8ff0\u3057\u3066\u3082OK\n    -- p1 : LED_blink\n    port map(CLK => CLK, \n             LED => LED);\n\nend IMP;\n```\n\n\u6ce8: Quartus II \u306b\u4f9d\u5b58\u3057\u305f\u8a18\u8ff0\u304b\u3082\u3057\u308c\u307e\u305b\u3093\u3002\u672a\u691c\u8a3c\u3067\u3059\u3002\n\n## 2. USB Blaster\u3092\u8a8d\u8b58\u3057\u306a\u3044\n\n\u8003\u3048\u3089\u308c\u308b\u539f\u56e0: \u30c9\u30e9\u30a4\u30d0\u304c\u767b\u9332\u3055\u308c\u3066\u3044\u306a\u3044\u53ef\u80fd\u6027\n\n### Windows \u306e\u5834\u5408\n\n\u30c7\u30d0\u30a4\u30b9\u30de\u30cd\u30fc\u30b8\u30e3\u304b\u3089[\u307b\u304b\u306e\u30c7\u30d0\u30a4\u30b9]\u2192[USB-Blaster]\u2192[\u30d7\u30ed\u30d1\u30c6\u30a3]\u2192[\u30c9\u30e9\u30a4\u30d0\u30fc\u306e\u66f4\u65b0]\u3092\u9078\u629e\u3002\n\n![dev_win1.png](https://qiita-image-store.s3.amazonaws.com/0/63874/2f85d7f7-879e-f794-0ed8-ecbd8e60efdf.png)\n\n[\u30b3\u30f3\u30d4\u30e5\u30fc\u30bf\u3092\u53c2\u7167\u3057\u3066\u30c9\u30e9\u30a4\u30d0\u30fc\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u3092\u691c\u7d22\u3057\u307e\u3059]\u3092\u9078\u629e\u3002\n\n![dev_win2.png](https://qiita-image-store.s3.amazonaws.com/0/63874/e02897c0-3bc9-627b-9dad-fda2bd0713c4.png)\n\n\u9ed2\u5857\u308a\u3057\u3066\u308b\u7b87\u6240\u306b `<Quartus II \u306e\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u5834\u6240>\\drivers` \u3092\u6307\u5b9a\u3057\u3066\u304f\u3060\u3055\u3044\u3002[\u6b21\u3078]\u3092\u62bc\u3059\u3068\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u304c\u5b8c\u4e86\u3057\u307e\u3059\u3002\n\n### Linux \u306e\u5834\u5408\n\n\u4ee5\u4e0b\u306e\u8a18\u4e8b\u306b\u3057\u305f\u304c\u3063\u3066 `/etc/udev/` \u306e\u4e0b\u306b\u624b\u52d5\u3067\u30eb\u30fc\u30eb\u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\n\n[Altera Design Software - ArchWiki](https://wiki.archlinux.org/index.php/Altera_Design_Software#USB-Blaster_Download_Cable_Driver)\n\n## 3. \u8ad6\u7406\u5408\u6210\u306f\u6210\u529f\u3057\u305f\u304cLED\u304c\u5149\u3089\u306a\u3044\n\n\u8003\u3048\u3089\u308c\u308b\u539f\u56e0: \u30d4\u30f3\u30a2\u30b5\u30a4\u30f3\u306e\u8a2d\u5b9a\u304c\u3067\u304d\u3066\u3044\u306a\u3044\u53ef\u80fd\u6027\u304c\u3042\u308b\u3002\n\n[Assignments]\u2192[Pin Planer]\u304b\u3089\u30d4\u30f3\u30a2\u30b5\u30a4\u30f3\u304c\u4e0b\u8868\u306e\u3088\u3046\u306b\u306a\u3063\u3066\u3044\u308b\u304b\u78ba\u8a8d\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\n|Node Name|Location|\n|---------|--------|\n|CLK|PIN_R8|\n|LED[7]|PIN_L3|\n|LED[6]|PIN_B1|\n|LED[5]|PIN_F3|\n|LED[4]|PIN_D1|\n|LED[3]|PIN_A11|\n|LED[2]|PIN_B13|\n|LED[1]|PIN_A13|\n|LED[0]|PIN_A15|\n\n\u8868\u306f\u53c2\u8003\u6587\u732e[\\[1\\]][ref1]\u304b\u3089\u5f15\u7528\u3057\u307e\u3057\u305f\u3002\n\n\u30d4\u30f3\u30a2\u30b5\u30a4\u30f3\u3092\u8a2d\u5b9a\u3059\u308b\u969b\u306f Quartus \u306e\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u3042\u308b\u30c7\u30a3\u30ec\u30af\u30c8\u30ea\u306b `[\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u540d].qsf` \u304c\u914d\u7f6e\u3055\u308c\u3066\u3044\u308b\u306e\u3067\u3001\u3053\u306e\u30b9\u30af\u30ea\u30d7\u30c8\u3092\u7de8\u96c6\u3059\u308b\u3053\u3068\u3092\u304a\u52e7\u3081\u3057\u307e\u3059\u3002\n\u5148\u306e\u8868\u306b\u5bfe\u5fdc\u3057\u305f\u30b3\u30fc\u30c9\u3092\u4e0b\u8a18\u306b\u8a18\u8f09\u3057\u307e\u3059\u3002\n\n```tcl:project.qsf\n(\u7565)\n...\nset_location_assignment PIN_L3 -to LED[7]\nset_location_assignment PIN_B1 -to LED[6]\nset_location_assignment PIN_F3 -to LED[5]\nset_location_assignment PIN_D1 -to LED[4]\nset_location_assignment PIN_A11 -to LED[3]\nset_location_assignment PIN_B13 -to LED[2]\nset_location_assignment PIN_A13 -to LED[1]\nset_location_assignment PIN_A15 -to LED[0]\nset_location_assignment PIN_R8 -to clk\n...\n(\u7565)\n```\n\n\u7d42\u308f\u308a\u306b\n--------\n\n\u4ee5\u4e0a\u3001FPGA\u3067\u521d\u3081\u3066\u958b\u767a\u3059\u308b\u969b\u306b\u5f15\u3063\u639b\u304b\u308a\u305d\u3046\u306a\u30c8\u30e9\u30d6\u30eb\u3092\u4e09\u4f8b\u307b\u3069\u6319\u3052\u307e\u3057\u305f\u3002\n\n<s> \u6b21\u56de\u306f Nios II \u30d7\u30ed\u30bb\u30c3\u30b5\u306b\u95a2\u3059\u308b\u5185\u5bb9\u3092\u4e88\u5b9a\u3057\u3066\u3044\u307e\u3059\u3002 </s>\n\n\u53c2\u8003\u6587\u732e\n--------\n\n1. [DE0-Nano User Manual][ref1]\n2. [DE0-Nano\u306e\u899a\u3048\u66f8\u304d | \u306a\u3093\u3067\u3082\u72ec\u308a\u8a00][ref2]\n\n[ref1]:http://www.altera.com/literature/ug/DE0_Nano_User_Manual_v1.9.pdf\n[ref2]:http://ehbtj.com/electronics/memorandum-de0-nano/\n\n\u811a\u6ce8\n--------\n[^2]: \u3053\u3053\u3067\u306f\u30d7\u30ed\u30b0\u30e9\u30e0\u306b\u304a\u3051\u308b\u30a8\u30f3\u30c8\u30ea\u30dd\u30a4\u30f3\u30c8\u3002\u306a\u304a entity \u306f Verilog \u306b\u304a\u3051\u308b module\n", "tags": ["FPGA"]}