Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Jul 29 13:27:33 2018
| Host         : AVACO-PC2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file Uart_ETH_wrapper_utilization_synth.rpt -pb Uart_ETH_wrapper_utilization_synth.pb
| Design       : Uart_ETH_wrapper
| Device       : 7z020clg400-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |    0 |     0 |     53200 |  0.00 |
|   LUT as Logic          |    0 |     0 |     53200 |  0.00 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |    0 |     0 |    106400 |  0.00 |
|   Register as Flip Flop |    0 |     0 |    106400 |  0.00 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------+------+-------+-----------+-------+
|         Site Type        | Used | Fixed | Available | Util% |
+--------------------------+------+-------+-----------+-------+
| Slice                    |    0 |     0 |     13300 |  0.00 |
|   SLICEL                 |    0 |     0 |           |       |
|   SLICEM                 |    0 |     0 |           |       |
| LUT as Logic             |    0 |     0 |     53200 |  0.00 |
| LUT as Memory            |    0 |     0 |     17400 |  0.00 |
|   LUT as Distributed RAM |    0 |     0 |           |       |
|   LUT as Shift Register  |    0 |     0 |           |       |
| LUT Flip Flop Pairs      |    0 |     0 |     53200 |  0.00 |
| Unique Control Sets      |    0 |       |           |       |
+--------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   73 |     0 |       125 | 58.40 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       121 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       125 |  0.00 |
| OLOGIC                      |    0 |     0 |       125 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| OBUF     |   47 |                  IO |
| IBUF     |   26 |                  IO |
+----------+------+---------------------+


9. Black Boxes
--------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| Uart_ETH_xlslice_LCD_RW_0          |    1 |
| Uart_ETH_xlslice_LCD_RS_2          |    1 |
| Uart_ETH_xlslice_LCD_RS_1          |    1 |
| Uart_ETH_xlslice_LCD_RS_0          |    1 |
| Uart_ETH_xlslice_LCD_0             |    1 |
| Uart_ETH_xlslice_LCD1_2            |    1 |
| Uart_ETH_xlslice_LCD1_1            |    1 |
| Uart_ETH_xlslice_LCD1_0            |    1 |
| Uart_ETH_xlslice_KeyPad_1          |    1 |
| Uart_ETH_xlslice_KeyPad_0          |    1 |
| Uart_ETH_xlslice_0_1               |    1 |
| Uart_ETH_xlslice_0_0               |    1 |
| Uart_ETH_xlconstant_0_2            |    1 |
| Uart_ETH_xlconstant_0_1            |    1 |
| Uart_ETH_xlconstant_0_0            |    1 |
| Uart_ETH_xlconcat_0_1              |    1 |
| Uart_ETH_xlconcat_0_0              |    1 |
| Uart_ETH_xbar_0                    |    1 |
| Uart_ETH_util_vector_logic_30_0    |    1 |
| Uart_ETH_util_vector_logic_2_9     |    1 |
| Uart_ETH_util_vector_logic_2_8     |    1 |
| Uart_ETH_util_vector_logic_2_7     |    1 |
| Uart_ETH_util_vector_logic_2_6     |    1 |
| Uart_ETH_util_vector_logic_2_5     |    1 |
| Uart_ETH_util_vector_logic_2_20    |    1 |
| Uart_ETH_util_vector_logic_2_19    |    1 |
| Uart_ETH_util_vector_logic_2_18    |    1 |
| Uart_ETH_util_vector_logic_2_17    |    1 |
| Uart_ETH_util_vector_logic_2_16    |    1 |
| Uart_ETH_util_vector_logic_2_15    |    1 |
| Uart_ETH_util_vector_logic_2_14    |    1 |
| Uart_ETH_util_vector_logic_2_13    |    1 |
| Uart_ETH_util_vector_logic_2_12    |    1 |
| Uart_ETH_util_vector_logic_2_10    |    1 |
| Uart_ETH_util_vector_logic_21_8    |    1 |
| Uart_ETH_util_vector_logic_21_7    |    1 |
| Uart_ETH_util_vector_logic_21_6    |    1 |
| Uart_ETH_util_vector_logic_21_5    |    1 |
| Uart_ETH_util_vector_logic_21_4    |    1 |
| Uart_ETH_util_vector_logic_21_3    |    1 |
| Uart_ETH_util_vector_logic_21_2    |    1 |
| Uart_ETH_util_vector_logic_21_1    |    1 |
| Uart_ETH_util_vector_logic_21_0    |    1 |
| Uart_ETH_util_vector_logic_1_14    |    1 |
| Uart_ETH_util_vector_logic_14_1    |    1 |
| Uart_ETH_util_vector_logic_14_0    |    1 |
| Uart_ETH_util_vector_logic_12_7    |    1 |
| Uart_ETH_util_vector_logic_12_6    |    1 |
| Uart_ETH_util_vector_logic_12_5    |    1 |
| Uart_ETH_util_vector_logic_12_4    |    1 |
| Uart_ETH_util_vector_logic_12_3    |    1 |
| Uart_ETH_util_vector_logic_12_2    |    1 |
| Uart_ETH_util_vector_logic_12_1    |    1 |
| Uart_ETH_util_vector_logic_12_0    |    1 |
| Uart_ETH_util_vector_logic_11_1    |    1 |
| Uart_ETH_util_vector_logic_11_0    |    1 |
| Uart_ETH_util_vector_logic_0_52    |    1 |
| Uart_ETH_util_vector_logic_0_51    |    1 |
| Uart_ETH_util_vector_logic_0_50    |    1 |
| Uart_ETH_util_vector_logic_0_49    |    1 |
| Uart_ETH_util_vector_logic_0_48    |    1 |
| Uart_ETH_util_vector_logic_0_47    |    1 |
| Uart_ETH_util_vector_logic_0_46    |    1 |
| Uart_ETH_util_vector_logic_0_45    |    1 |
| Uart_ETH_util_vector_logic_0_44    |    1 |
| Uart_ETH_util_vector_logic_0_42    |    1 |
| Uart_ETH_util_vector_logic_0_41    |    1 |
| Uart_ETH_util_vector_logic_0_40    |    1 |
| Uart_ETH_util_vector_logic_0_4     |    1 |
| Uart_ETH_util_vector_logic_0_39    |    1 |
| Uart_ETH_util_vector_logic_0_38    |    1 |
| Uart_ETH_util_vector_logic_0_37    |    1 |
| Uart_ETH_util_vector_logic_0_36    |    1 |
| Uart_ETH_util_vector_logic_0_30    |    1 |
| Uart_ETH_util_vector_logic_0_29    |    1 |
| Uart_ETH_util_vector_logic_0_28    |    1 |
| Uart_ETH_util_vector_logic_0_27    |    1 |
| Uart_ETH_util_vector_logic_0_26    |    1 |
| Uart_ETH_util_vector_logic_0_25    |    1 |
| Uart_ETH_util_vector_logic_0_24    |    1 |
| Uart_ETH_util_vector_logic_0_23    |    1 |
| Uart_ETH_util_vector_logic_0_22    |    1 |
| Uart_ETH_util_vector_logic_0_21    |    1 |
| Uart_ETH_util_vector_logic_0_20    |    1 |
| Uart_ETH_util_vector_logic_0_2     |    1 |
| Uart_ETH_util_vector_logic_0_19    |    1 |
| Uart_ETH_util_vector_logic_0_18    |    1 |
| Uart_ETH_util_vector_logic_0_14    |    1 |
| Uart_ETH_util_vector_logic_0_1     |    1 |
| Uart_ETH_util_vector_logic_0_0     |    1 |
| Uart_ETH_smartconnect_0_0          |    1 |
| Uart_ETH_rst_ps7_0_100M_2          |    1 |
| Uart_ETH_rst_ps7_0_100M_1          |    1 |
| Uart_ETH_processing_system7_0_1    |    1 |
| Uart_ETH_fifo_generator_0_9        |    1 |
| Uart_ETH_fifo_generator_0_8        |    1 |
| Uart_ETH_fifo_generator_0_7        |    1 |
| Uart_ETH_fifo_generator_0_6        |    1 |
| Uart_ETH_fifo_generator_0_5        |    1 |
| Uart_ETH_fifo_generator_0_34       |    1 |
| Uart_ETH_fifo_generator_0_33       |    1 |
| Uart_ETH_fifo_generator_0_32       |    1 |
| Uart_ETH_fifo_generator_0_31       |    1 |
| Uart_ETH_fifo_generator_0_30       |    1 |
| Uart_ETH_fifo_generator_0_3        |    1 |
| Uart_ETH_fifo_generator_0_16       |    1 |
| Uart_ETH_fifo_generator_0_15       |    1 |
| Uart_ETH_fifo_generator_0_14       |    1 |
| Uart_ETH_fifo_generator_0_13       |    1 |
| Uart_ETH_fifo_generator_0_12       |    1 |
| Uart_ETH_fifo_generator_0_10       |    1 |
| Uart_ETH_fifo_generator_0_0        |    1 |
| Uart_ETH_clk_wiz_1_0               |    1 |
| Uart_ETH_clk_wiz_0_0               |    1 |
| Uart_ETH_baudrate_gen_0_0          |    1 |
| Uart_ETH_axi_gpio_SW_0             |    1 |
| Uart_ETH_axi_gpio_LED_0            |    1 |
| Uart_ETH_auto_pc_0                 |    1 |
| Uart_ETH_UART_TX_Without_Baud_14_1 |    1 |
| Uart_ETH_UART_TX_Without_Baud_14_0 |    1 |
| Uart_ETH_UART_TX_Extended_0_9      |    1 |
| Uart_ETH_UART_TX_Extended_0_8      |    1 |
| Uart_ETH_UART_TX_Extended_0_7      |    1 |
| Uart_ETH_UART_TX_Extended_0_6      |    1 |
| Uart_ETH_UART_TX_Extended_0_5      |    1 |
| Uart_ETH_UART_TX_Extended_0_4      |    1 |
| Uart_ETH_UART_TX_Extended_0_19     |    1 |
| Uart_ETH_UART_TX_Extended_0_18     |    1 |
| Uart_ETH_UART_TX_Extended_0_17     |    1 |
| Uart_ETH_UART_TX_Extended_0_16     |    1 |
| Uart_ETH_UART_TX_Extended_0_15     |    1 |
| Uart_ETH_UART_TX_Extended_0_14     |    1 |
| Uart_ETH_UART_TX_Extended_0_13     |    1 |
| Uart_ETH_UART_TX_Extended_0_12     |    1 |
| Uart_ETH_UART_TX_Extended_0_11     |    1 |
| Uart_ETH_UART_TX_Extended_0_0      |    1 |
| Uart_ETH_UART_RX_Without_Baud_1_17 |    1 |
| Uart_ETH_UART_RX_Without_Baud_1_0  |    1 |
| Uart_ETH_UART_RX_Extended_0_9      |    1 |
| Uart_ETH_UART_RX_Extended_0_8      |    1 |
| Uart_ETH_UART_RX_Extended_0_7      |    1 |
| Uart_ETH_UART_RX_Extended_0_6      |    1 |
| Uart_ETH_UART_RX_Extended_0_5      |    1 |
| Uart_ETH_UART_RX_Extended_0_4      |    1 |
| Uart_ETH_UART_RX_Extended_0_19     |    1 |
| Uart_ETH_UART_RX_Extended_0_18     |    1 |
| Uart_ETH_UART_RX_Extended_0_17     |    1 |
| Uart_ETH_UART_RX_Extended_0_16     |    1 |
| Uart_ETH_UART_RX_Extended_0_15     |    1 |
| Uart_ETH_UART_RX_Extended_0_14     |    1 |
| Uart_ETH_UART_RX_Extended_0_13     |    1 |
| Uart_ETH_UART_RX_Extended_0_12     |    1 |
| Uart_ETH_UART_RX_Extended_0_11     |    1 |
| Uart_ETH_UART_RX_Extended_0_0      |    1 |
| Uart_ETH_UART_Config_Register_0_0  |    1 |
| Uart_ETH_Tick_Timer_General_0_1    |    1 |
| Uart_ETH_Tick_Timer_General_0_0    |    1 |
| Uart_ETH_Register_8_Input_Rx2_0    |    1 |
| Uart_ETH_Register_8_Input_Rx1_0    |    1 |
| Uart_ETH_Register_8_Input_1_0      |    1 |
| Uart_ETH_Register_8_Input_0_0      |    1 |
| Uart_ETH_PISO_0_0                  |    1 |
| Uart_ETH_LED_Tester_0_0            |    1 |
| Uart_ETH_LED_Sample_1_1            |    1 |
| Uart_ETH_LED_Sample_1_0            |    1 |
| Uart_ETH_LED_Sample_0_1            |    1 |
| Uart_ETH_LED_Sample_0_0            |    1 |
| Uart_ETH_IO_In_Out_Switcher_0_1    |    1 |
| Uart_ETH_Extract_UART_Features_0_0 |    1 |
| Uart_ETH_DataMuxOut4Bit_1_9        |    1 |
| Uart_ETH_DataMuxOut4Bit_1_8        |    1 |
| Uart_ETH_DataMuxOut4Bit_1_7        |    1 |
| Uart_ETH_DataMuxOut4Bit_1_6        |    1 |
| Uart_ETH_DataMuxOut4Bit_1_5        |    1 |
| Uart_ETH_DataMuxOut4Bit_1_4        |    1 |
| Uart_ETH_DataMuxOut4Bit_1_3        |    1 |
| Uart_ETH_DataMuxOut4Bit_1_2        |    1 |
| Uart_ETH_DataMuxOut4Bit_1_13       |    1 |
| Uart_ETH_DataMuxOut4Bit_1_12       |    1 |
| Uart_ETH_DataMuxOut4Bit_1_11       |    1 |
| Uart_ETH_DataMuxOut4Bit_1_10       |    1 |
| Uart_ETH_DataMuxOut4Bit_1_1        |    1 |
| Uart_ETH_DataMuxOut4Bit_1_0        |    1 |
| Uart_ETH_DataMuxOut4Bit_10_0       |    1 |
| Uart_ETH_DataMuxOut4Bit_0_3        |    1 |
| Uart_ETH_Counter_0_0               |    1 |
| Uart_ETH_All_Data_Sender_0_4       |    1 |
| Uart_ETH_AllDataMover_0_0          |    1 |
+------------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


