
*** Running vivado
    with args -log design_1_diff_sq_acc_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_diff_sq_acc_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_diff_sq_acc_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 439.078 ; gain = 118.313
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/msoc/HLx_Examples-master/Math/squared_difference_accumulate'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/msoc/HLx_Examples-master/Math/squared_difference_accumulate' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.runs/design_1_diff_sq_acc_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:01:09 . Memory (MB): peak = 463.902 ; gain = 24.824
Command: synth_design -top design_1_diff_sq_acc_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:01:42 . Memory (MB): peak = 1000.066 ; gain = 234.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_diff_sq_acc_0_0' [d:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.srcs/sources_1/bd/design_1/ip/design_1_diff_sq_acc_0_0/synth/design_1_diff_sq_acc_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'diff_sq_acc' [d:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.srcs/sources_1/bd/design_1/ipshared/4143/hdl/verilog/diff_sq_acc.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.srcs/sources_1/bd/design_1/ipshared/4143/hdl/verilog/diff_sq_acc.v:70]
INFO: [Synth 8-6157] synthesizing module 'diff_sq_acc_AXILiteS_s_axi' [d:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.srcs/sources_1/bd/design_1/ipshared/4143/hdl/verilog/diff_sq_acc_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_DOUT_V_DATA_0 bound to: 7'b1100000 
	Parameter ADDR_DOUT_V_DATA_1 bound to: 7'b1100100 
	Parameter ADDR_DOUT_V_CTRL bound to: 7'b1101000 
	Parameter ADDR_A_V_BASE bound to: 7'b0100000 
	Parameter ADDR_A_V_HIGH bound to: 7'b0111111 
	Parameter ADDR_B_V_BASE bound to: 7'b1000000 
	Parameter ADDR_B_V_HIGH bound to: 7'b1011111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'diff_sq_acc_AXILiteS_s_axi_ram' [d:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.srcs/sources_1/bd/design_1/ipshared/4143/hdl/verilog/diff_sq_acc_AXILiteS_s_axi.v:543]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'diff_sq_acc_AXILiteS_s_axi_ram' (1#1) [d:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.srcs/sources_1/bd/design_1/ipshared/4143/hdl/verilog/diff_sq_acc_AXILiteS_s_axi.v:543]
INFO: [Synth 8-155] case statement is not full and has no default [d:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.srcs/sources_1/bd/design_1/ipshared/4143/hdl/verilog/diff_sq_acc_AXILiteS_s_axi.v:288]
INFO: [Synth 8-6155] done synthesizing module 'diff_sq_acc_AXILiteS_s_axi' (2#1) [d:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.srcs/sources_1/bd/design_1/ipshared/4143/hdl/verilog/diff_sq_acc_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'diff_sq_acc_mac_mbkb' [d:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.srcs/sources_1/bd/design_1/ipshared/4143/hdl/verilog/diff_sq_acc_mac_mbkb.v:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'diff_sq_acc_mac_mbkb_DSP48_0' [d:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.srcs/sources_1/bd/design_1/ipshared/4143/hdl/verilog/diff_sq_acc_mac_mbkb.v:7]
INFO: [Synth 8-6155] done synthesizing module 'diff_sq_acc_mac_mbkb_DSP48_0' (3#1) [d:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.srcs/sources_1/bd/design_1/ipshared/4143/hdl/verilog/diff_sq_acc_mac_mbkb.v:7]
INFO: [Synth 8-6155] done synthesizing module 'diff_sq_acc_mac_mbkb' (4#1) [d:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.srcs/sources_1/bd/design_1/ipshared/4143/hdl/verilog/diff_sq_acc_mac_mbkb.v:44]
INFO: [Synth 8-6155] done synthesizing module 'diff_sq_acc' (5#1) [d:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.srcs/sources_1/bd/design_1/ipshared/4143/hdl/verilog/diff_sq_acc.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_diff_sq_acc_0_0' (6#1) [d:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.srcs/sources_1/bd/design_1/ip/design_1_diff_sq_acc_0_0/synth/design_1_diff_sq_acc_0_0.v:58]
WARNING: [Synth 8-3331] design diff_sq_acc_mac_mbkb_DSP48_0 has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:02:29 . Memory (MB): peak = 1076.219 ; gain = 311.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:02:35 . Memory (MB): peak = 1076.219 ; gain = 311.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:02:35 . Memory (MB): peak = 1076.219 ; gain = 311.094
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.597 . Memory (MB): peak = 1076.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.srcs/sources_1/bd/design_1/ip/design_1_diff_sq_acc_0_0/constraints/diff_sq_acc_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.srcs/sources_1/bd/design_1/ip/design_1_diff_sq_acc_0_0/constraints/diff_sq_acc_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.runs/design_1_diff_sq_acc_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.runs/design_1_diff_sq_acc_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1169.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.872 . Memory (MB): peak = 1181.676 ; gain = 12.051
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:04:06 . Memory (MB): peak = 1181.676 ; gain = 416.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:04:06 . Memory (MB): peak = 1181.676 ; gain = 416.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.runs/design_1_diff_sq_acc_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:04:06 . Memory (MB): peak = 1181.676 ; gain = 416.551
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "diff_sq_acc_AXILiteS_s_axi_ram:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:04:07 . Memory (MB): peak = 1181.676 ; gain = 416.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---RAMs : 
	              160 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 27    
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module diff_sq_acc_AXILiteS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module diff_sq_acc_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module diff_sq_acc_mac_mbkb_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module diff_sq_acc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'diff_sq_acc_mac_mbkb_U1/diff_sq_acc_mac_mbkb_DSP48_0_U/a_reg_reg[17:0]' into 'diff_sq_acc_mac_mbkb_U1/diff_sq_acc_mac_mbkb_DSP48_0_U/b_reg_reg[17:0]' [d:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.srcs/sources_1/bd/design_1/ipshared/4143/hdl/verilog/diff_sq_acc_mac_mbkb.v:29]
DSP Report: Generating DSP val_assign_reg_98_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register val_assign_reg_98_reg is absorbed into DSP val_assign_reg_98_reg.
DSP Report: register val_assign_reg_98_reg is absorbed into DSP val_assign_reg_98_reg.
DSP Report: register val_assign_reg_98_reg is absorbed into DSP val_assign_reg_98_reg.
DSP Report: register diff_sq_acc_mac_mbkb_U1/diff_sq_acc_mac_mbkb_DSP48_0_U/m_reg_reg is absorbed into DSP val_assign_reg_98_reg.
DSP Report: operator diff_sq_acc_mac_mbkb_U1/diff_sq_acc_mac_mbkb_DSP48_0_U/p is absorbed into DSP val_assign_reg_98_reg.
DSP Report: operator diff_sq_acc_mac_mbkb_U1/diff_sq_acc_mac_mbkb_DSP48_0_U/m is absorbed into DSP val_assign_reg_98_reg.
INFO: [Synth 8-3971] The signal "inst/diff_sq_acc_AXILiteS_s_axi_U/int_a_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/diff_sq_acc_AXILiteS_s_axi_U/int_b_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/diff_sq_acc_AXILiteS_s_axi_U/int_a_V_shift_reg[0]' (FDE) to 'inst/diff_sq_acc_AXILiteS_s_axi_U/int_b_V_shift_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:04:14 . Memory (MB): peak = 1181.676 ; gain = 416.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | diff_sq_acc_AXILiteS_s_axi_U/int_a_V/gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst        | diff_sq_acc_AXILiteS_s_axi_U/int_b_V/gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
+------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|diff_sq_acc | (P or 0)+((A2*B2)' or 0) | 18     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:04:31 . Memory (MB): peak = 1197.125 ; gain = 432.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:04:36 . Memory (MB): peak = 1220.883 ; gain = 455.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | diff_sq_acc_AXILiteS_s_axi_U/int_a_V/gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|inst        | diff_sq_acc_AXILiteS_s_axi_U/int_b_V/gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
+------------+-----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/i_1_682' (FD) to 'inst/i_1_681'
INFO: [Synth 8-7053] The timing for the instance inst/diff_sq_acc_AXILiteS_s_axi_U/int_a_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/diff_sq_acc_AXILiteS_s_axi_U/int_a_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/diff_sq_acc_AXILiteS_s_axi_U/int_b_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/diff_sq_acc_AXILiteS_s_axi_U/int_b_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:04:42 . Memory (MB): peak = 1223.871 ; gain = 458.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:04:53 . Memory (MB): peak = 1228.625 ; gain = 463.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:04:53 . Memory (MB): peak = 1228.625 ; gain = 463.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:04:55 . Memory (MB): peak = 1228.625 ; gain = 463.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:04:55 . Memory (MB): peak = 1228.625 ; gain = 463.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:04:56 . Memory (MB): peak = 1228.625 ; gain = 463.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:04:56 . Memory (MB): peak = 1228.625 ; gain = 463.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     5|
|2     |DSP48E1  |     1|
|3     |LUT1     |     2|
|4     |LUT2     |    26|
|5     |LUT3     |    17|
|6     |LUT4     |    69|
|7     |LUT5     |    23|
|8     |LUT6     |    75|
|9     |RAMB36E1 |     2|
|10    |FDRE     |   266|
|11    |FDSE     |     4|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------+---------------------------------+------+
|      |Instance                         |Module                           |Cells |
+------+---------------------------------+---------------------------------+------+
|1     |top                              |                                 |   490|
|2     |  inst                           |diff_sq_acc                      |   490|
|3     |    diff_sq_acc_AXILiteS_s_axi_U |diff_sq_acc_AXILiteS_s_axi       |   275|
|4     |      int_a_V                    |diff_sq_acc_AXILiteS_s_axi_ram   |    47|
|5     |      int_b_V                    |diff_sq_acc_AXILiteS_s_axi_ram_0 |    46|
+------+---------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:04:57 . Memory (MB): peak = 1228.625 ; gain = 463.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:03:38 . Memory (MB): peak = 1228.625 ; gain = 358.043
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:05:00 . Memory (MB): peak = 1228.625 ; gain = 463.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1228.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1228.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:07:37 . Memory (MB): peak = 1228.625 ; gain = 757.699
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1228.625 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.runs/design_1_diff_sq_acc_0_0_synth_1/design_1_diff_sq_acc_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1228.625 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_diff_sq_acc_0_0, cache-ID = f2cf2f7ca44ea2c2
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1228.625 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/msoc/HLx_Examples-master/Math/squared_difference_accumulate/sd/sd.runs/design_1_diff_sq_acc_0_0_synth_1/design_1_diff_sq_acc_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_diff_sq_acc_0_0_utilization_synth.rpt -pb design_1_diff_sq_acc_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 23 18:49:36 2020...
