{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667740574862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667740574863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 21:16:14 2022 " "Processing started: Sun Nov 06 21:16:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667740574863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667740574863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map f_c -c f_c --generate_functional_sim_netlist " "Command: quartus_map f_c -c f_c --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667740574864 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1667740575512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/experiment3/exp3_project1/qsw/counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/experiment3/exp3_project1/qsw/counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../exp3_project1/QSW/counter/counter.v" "" { Text "C:/altera/Experiment3/exp3_project1/QSW/counter/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667740575569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667740575569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/experiment3/exp3_project2/frequency_divider/frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/experiment3/exp3_project2/frequency_divider/frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "../frequency_divider/frequency_divider.v" "" { Text "C:/altera/Experiment3/exp3_project2/frequency_divider/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667740575573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667740575573 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "f_c f_c.v " "Entity \"f_c\" obtained from \"f_c.v\" instead of from Quartus II megafunction library" {  } { { "f_c.v" "" { Text "C:/altera/Experiment3/exp3_project2/f_c/f_c.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1667740575613 ""}
{ "Warning" "WSGN_SEARCH_FILE" "f_c.v 1 1 " "Using design file f_c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 f_c " "Found entity 1: f_c" {  } { { "f_c.v" "" { Text "C:/altera/Experiment3/exp3_project2/f_c/f_c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667740575613 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1667740575613 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "f_c.v(8) " "Verilog HDL Instantiation warning at f_c.v(8): instance has no name" {  } { { "f_c.v" "" { Text "C:/altera/Experiment3/exp3_project2/f_c/f_c.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1667740575613 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "f_c.v(9) " "Verilog HDL Instantiation warning at f_c.v(9): instance has no name" {  } { { "f_c.v" "" { Text "C:/altera/Experiment3/exp3_project2/f_c/f_c.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1667740575613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "f_c " "Elaborating entity \"f_c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1667740575617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:comb_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:comb_3\"" {  } { { "f_c.v" "comb_3" { Text "C:/altera/Experiment3/exp3_project2/f_c/f_c.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667740575624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_4 " "Elaborating entity \"counter\" for hierarchy \"counter:comb_4\"" {  } { { "f_c.v" "comb_4" { Text "C:/altera/Experiment3/exp3_project2/f_c/f_c.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667740575633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(14) " "Verilog HDL assignment warning at counter.v(14): truncated value with size 32 to match size of target (4)" {  } { { "../../exp3_project1/QSW/counter/counter.v" "" { Text "C:/altera/Experiment3/exp3_project1/QSW/counter/counter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667740575633 "|f_c|counter:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.v(18) " "Verilog HDL assignment warning at counter.v(18): truncated value with size 32 to match size of target (1)" {  } { { "../../exp3_project1/QSW/counter/counter.v" "" { Text "C:/altera/Experiment3/exp3_project1/QSW/counter/counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667740575634 "|f_c|counter:comb_4"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667740575704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 21:16:15 2022 " "Processing ended: Sun Nov 06 21:16:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667740575704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667740575704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667740575704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667740575704 ""}
