

================================================================
== Synthesis Summary Report of 'doitgen'
================================================================
+ General Information: 
    * Date:           Mon May  5 06:19:58 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        doitgen
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+--------------+--------------+-----+
    |                       Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |            |              |              |     |
    |                       & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |     DSP    |      FF      |      LUT     | URAM|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+--------------+--------------+-----+
    |+ doitgen                                            |     -|  0.00|     1654|  8.270e+03|         -|     1655|     -|        no|     -|  3390 (37%)|  560126 (21%)|  352085 (27%)|    -|
    | + doitgen_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2  |     -|  0.00|     1585|  7.925e+03|         -|     1585|     -|        no|     -|  3390 (37%)|  423660 (16%)|  317963 (24%)|    -|
    |  o VITIS_LOOP_44_1_VITIS_LOOP_46_2                  |    II|  3.65|     1583|  7.915e+03|        87|        3|   500|       yes|     -|           -|             -|             -|    -|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+--------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface     | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|               | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem_0  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_10 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_11 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_12 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_13 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_14 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_15 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_16 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_17 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_18 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_19 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_20 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_21 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_22 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_23 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_24 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_25 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_26 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_27 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_28 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_29 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_4  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_5  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_6  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_7  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_8  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_9  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 10            | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+-----------------------+
| Interface     | Register | Offset | Width | Access | Description           |
+---------------+----------+--------+-------+--------+-----------------------+
| s_axi_control | A_0_1    | 0x10   | 32    | W      | Data signal of A_0    |
| s_axi_control | A_0_2    | 0x14   | 32    | W      | Data signal of A_0    |
| s_axi_control | A_1_1    | 0x1c   | 32    | W      | Data signal of A_1    |
| s_axi_control | A_1_2    | 0x20   | 32    | W      | Data signal of A_1    |
| s_axi_control | A_2_1    | 0x28   | 32    | W      | Data signal of A_2    |
| s_axi_control | A_2_2    | 0x2c   | 32    | W      | Data signal of A_2    |
| s_axi_control | A_3_1    | 0x34   | 32    | W      | Data signal of A_3    |
| s_axi_control | A_3_2    | 0x38   | 32    | W      | Data signal of A_3    |
| s_axi_control | A_4_1    | 0x40   | 32    | W      | Data signal of A_4    |
| s_axi_control | A_4_2    | 0x44   | 32    | W      | Data signal of A_4    |
| s_axi_control | A_5_1    | 0x4c   | 32    | W      | Data signal of A_5    |
| s_axi_control | A_5_2    | 0x50   | 32    | W      | Data signal of A_5    |
| s_axi_control | A_6_1    | 0x58   | 32    | W      | Data signal of A_6    |
| s_axi_control | A_6_2    | 0x5c   | 32    | W      | Data signal of A_6    |
| s_axi_control | A_7_1    | 0x64   | 32    | W      | Data signal of A_7    |
| s_axi_control | A_7_2    | 0x68   | 32    | W      | Data signal of A_7    |
| s_axi_control | A_8_1    | 0x70   | 32    | W      | Data signal of A_8    |
| s_axi_control | A_8_2    | 0x74   | 32    | W      | Data signal of A_8    |
| s_axi_control | A_9_1    | 0x7c   | 32    | W      | Data signal of A_9    |
| s_axi_control | A_9_2    | 0x80   | 32    | W      | Data signal of A_9    |
| s_axi_control | C4_0_1   | 0x88   | 32    | W      | Data signal of C4_0   |
| s_axi_control | C4_0_2   | 0x8c   | 32    | W      | Data signal of C4_0   |
| s_axi_control | C4_1_1   | 0x94   | 32    | W      | Data signal of C4_1   |
| s_axi_control | C4_1_2   | 0x98   | 32    | W      | Data signal of C4_1   |
| s_axi_control | C4_2_1   | 0xa0   | 32    | W      | Data signal of C4_2   |
| s_axi_control | C4_2_2   | 0xa4   | 32    | W      | Data signal of C4_2   |
| s_axi_control | C4_3_1   | 0xac   | 32    | W      | Data signal of C4_3   |
| s_axi_control | C4_3_2   | 0xb0   | 32    | W      | Data signal of C4_3   |
| s_axi_control | C4_4_1   | 0xb8   | 32    | W      | Data signal of C4_4   |
| s_axi_control | C4_4_2   | 0xbc   | 32    | W      | Data signal of C4_4   |
| s_axi_control | C4_5_1   | 0xc4   | 32    | W      | Data signal of C4_5   |
| s_axi_control | C4_5_2   | 0xc8   | 32    | W      | Data signal of C4_5   |
| s_axi_control | C4_6_1   | 0xd0   | 32    | W      | Data signal of C4_6   |
| s_axi_control | C4_6_2   | 0xd4   | 32    | W      | Data signal of C4_6   |
| s_axi_control | C4_7_1   | 0xdc   | 32    | W      | Data signal of C4_7   |
| s_axi_control | C4_7_2   | 0xe0   | 32    | W      | Data signal of C4_7   |
| s_axi_control | C4_8_1   | 0xe8   | 32    | W      | Data signal of C4_8   |
| s_axi_control | C4_8_2   | 0xec   | 32    | W      | Data signal of C4_8   |
| s_axi_control | C4_9_1   | 0xf4   | 32    | W      | Data signal of C4_9   |
| s_axi_control | C4_9_2   | 0xf8   | 32    | W      | Data signal of C4_9   |
| s_axi_control | C4_10_1  | 0x100  | 32    | W      | Data signal of C4_10  |
| s_axi_control | C4_10_2  | 0x104  | 32    | W      | Data signal of C4_10  |
| s_axi_control | C4_11_1  | 0x10c  | 32    | W      | Data signal of C4_11  |
| s_axi_control | C4_11_2  | 0x110  | 32    | W      | Data signal of C4_11  |
| s_axi_control | C4_12_1  | 0x118  | 32    | W      | Data signal of C4_12  |
| s_axi_control | C4_12_2  | 0x11c  | 32    | W      | Data signal of C4_12  |
| s_axi_control | C4_13_1  | 0x124  | 32    | W      | Data signal of C4_13  |
| s_axi_control | C4_13_2  | 0x128  | 32    | W      | Data signal of C4_13  |
| s_axi_control | C4_14_1  | 0x130  | 32    | W      | Data signal of C4_14  |
| s_axi_control | C4_14_2  | 0x134  | 32    | W      | Data signal of C4_14  |
| s_axi_control | sum_0_1  | 0x13c  | 32    | W      | Data signal of sum_0  |
| s_axi_control | sum_0_2  | 0x140  | 32    | W      | Data signal of sum_0  |
| s_axi_control | sum_1_1  | 0x148  | 32    | W      | Data signal of sum_1  |
| s_axi_control | sum_1_2  | 0x14c  | 32    | W      | Data signal of sum_1  |
| s_axi_control | sum_2_1  | 0x154  | 32    | W      | Data signal of sum_2  |
| s_axi_control | sum_2_2  | 0x158  | 32    | W      | Data signal of sum_2  |
| s_axi_control | sum_3_1  | 0x160  | 32    | W      | Data signal of sum_3  |
| s_axi_control | sum_3_2  | 0x164  | 32    | W      | Data signal of sum_3  |
| s_axi_control | sum_4_1  | 0x16c  | 32    | W      | Data signal of sum_4  |
| s_axi_control | sum_4_2  | 0x170  | 32    | W      | Data signal of sum_4  |
| s_axi_control | sum_5_1  | 0x178  | 32    | W      | Data signal of sum_5  |
| s_axi_control | sum_5_2  | 0x17c  | 32    | W      | Data signal of sum_5  |
| s_axi_control | sum_6_1  | 0x184  | 32    | W      | Data signal of sum_6  |
| s_axi_control | sum_6_2  | 0x188  | 32    | W      | Data signal of sum_6  |
| s_axi_control | sum_7_1  | 0x190  | 32    | W      | Data signal of sum_7  |
| s_axi_control | sum_7_2  | 0x194  | 32    | W      | Data signal of sum_7  |
| s_axi_control | sum_8_1  | 0x19c  | 32    | W      | Data signal of sum_8  |
| s_axi_control | sum_8_2  | 0x1a0  | 32    | W      | Data signal of sum_8  |
| s_axi_control | sum_9_1  | 0x1a8  | 32    | W      | Data signal of sum_9  |
| s_axi_control | sum_9_2  | 0x1ac  | 32    | W      | Data signal of sum_9  |
| s_axi_control | sum_10_1 | 0x1b4  | 32    | W      | Data signal of sum_10 |
| s_axi_control | sum_10_2 | 0x1b8  | 32    | W      | Data signal of sum_10 |
| s_axi_control | sum_11_1 | 0x1c0  | 32    | W      | Data signal of sum_11 |
| s_axi_control | sum_11_2 | 0x1c4  | 32    | W      | Data signal of sum_11 |
| s_axi_control | sum_12_1 | 0x1cc  | 32    | W      | Data signal of sum_12 |
| s_axi_control | sum_12_2 | 0x1d0  | 32    | W      | Data signal of sum_12 |
| s_axi_control | sum_13_1 | 0x1d8  | 32    | W      | Data signal of sum_13 |
| s_axi_control | sum_13_2 | 0x1dc  | 32    | W      | Data signal of sum_13 |
| s_axi_control | sum_14_1 | 0x1e4  | 32    | W      | Data signal of sum_14 |
| s_axi_control | sum_14_2 | 0x1e8  | 32    | W      | Data signal of sum_14 |
| s_axi_control | sum_15_1 | 0x1f0  | 32    | W      | Data signal of sum_15 |
| s_axi_control | sum_15_2 | 0x1f4  | 32    | W      | Data signal of sum_15 |
| s_axi_control | sum_16_1 | 0x1fc  | 32    | W      | Data signal of sum_16 |
| s_axi_control | sum_16_2 | 0x200  | 32    | W      | Data signal of sum_16 |
| s_axi_control | sum_17_1 | 0x208  | 32    | W      | Data signal of sum_17 |
| s_axi_control | sum_17_2 | 0x20c  | 32    | W      | Data signal of sum_17 |
| s_axi_control | sum_18_1 | 0x214  | 32    | W      | Data signal of sum_18 |
| s_axi_control | sum_18_2 | 0x218  | 32    | W      | Data signal of sum_18 |
| s_axi_control | sum_19_1 | 0x220  | 32    | W      | Data signal of sum_19 |
| s_axi_control | sum_19_2 | 0x224  | 32    | W      | Data signal of sum_19 |
| s_axi_control | sum_20_1 | 0x22c  | 32    | W      | Data signal of sum_20 |
| s_axi_control | sum_20_2 | 0x230  | 32    | W      | Data signal of sum_20 |
| s_axi_control | sum_21_1 | 0x238  | 32    | W      | Data signal of sum_21 |
| s_axi_control | sum_21_2 | 0x23c  | 32    | W      | Data signal of sum_21 |
| s_axi_control | sum_22_1 | 0x244  | 32    | W      | Data signal of sum_22 |
| s_axi_control | sum_22_2 | 0x248  | 32    | W      | Data signal of sum_22 |
| s_axi_control | sum_23_1 | 0x250  | 32    | W      | Data signal of sum_23 |
| s_axi_control | sum_23_2 | 0x254  | 32    | W      | Data signal of sum_23 |
| s_axi_control | sum_24_1 | 0x25c  | 32    | W      | Data signal of sum_24 |
| s_axi_control | sum_24_2 | 0x260  | 32    | W      | Data signal of sum_24 |
| s_axi_control | sum_25_1 | 0x268  | 32    | W      | Data signal of sum_25 |
| s_axi_control | sum_25_2 | 0x26c  | 32    | W      | Data signal of sum_25 |
| s_axi_control | sum_26_1 | 0x274  | 32    | W      | Data signal of sum_26 |
| s_axi_control | sum_26_2 | 0x278  | 32    | W      | Data signal of sum_26 |
| s_axi_control | sum_27_1 | 0x280  | 32    | W      | Data signal of sum_27 |
| s_axi_control | sum_27_2 | 0x284  | 32    | W      | Data signal of sum_27 |
| s_axi_control | sum_28_1 | 0x28c  | 32    | W      | Data signal of sum_28 |
| s_axi_control | sum_28_2 | 0x290  | 32    | W      | Data signal of sum_28 |
| s_axi_control | sum_29_1 | 0x298  | 32    | W      | Data signal of sum_29 |
| s_axi_control | sum_29_2 | 0x29c  | 32    | W      | Data signal of sum_29 |
+---------------+----------+--------+-------+--------+-----------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| np        | ap_none | 32       |
| nq        | ap_none | 32       |
| nr        | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| nr       | in        | int      |
| nq       | in        | int      |
| np       | in        | int      |
| A        | inout     | double*  |
| C4       | inout     | double*  |
| sum      | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+
| Argument | HW Interface  | HW Type   | HW Usage |
+----------+---------------+-----------+----------+
| nr       | nr            | port      |          |
| nq       | nq            | port      |          |
| np       | np            | port      |          |
| A        | m_axi_gmem_0  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_1  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_2  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_3  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_4  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_5  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_6  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_7  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_8  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_9  | interface |          |
| A        | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_0  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_1  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_2  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_3  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_4  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_5  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_6  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_7  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_8  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_9  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_10 | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_11 | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_12 | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_13 | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_14 | interface |          |
| C4       | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_0  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_1  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_2  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_3  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_4  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_5  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_6  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_7  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_8  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_9  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_10 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_11 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_12 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_13 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_14 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_15 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_16 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_17 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_18 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_19 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_20 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_21 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_22 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_23 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_24 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_25 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_26 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_27 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_28 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_29 | interface |          |
| sum      | s_axi_control | interface | offset   |
+----------+---------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+
| HW Interface | Direction | Length | Width | Location                                                                                 |
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+
| m_axi_gmem_0 | read      | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_1 | read      | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_2 | read      | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_3 | read      | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_4 | read      | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_5 | read      | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_6 | read      | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_7 | read      | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_8 | read      | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_9 | read      | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_0 | write     | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_1 | write     | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_2 | write     | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_3 | write     | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_4 | write     | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_5 | write     | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_6 | write     | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_7 | write     | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_8 | write     | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_9 | write     | 3      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| HW Interface | Variable | Problem                                                                                                  | Resolution | Location                                                                                 |
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| m_axi_gmem_0 | A_0      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_1 | A_1      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_2 | A_2      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_3 | A_3      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_4 | A_4      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_5 | A_5      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_6 | A_6      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_7 | A_7      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_8 | A_8      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_9 | A_9      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_0 | A_0      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_1 | A_1      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_2 | A_2      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_3 | A_3      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_4 | A_4      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_5 | A_5      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_6 | A_6      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_7 | A_7      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_8 | A_8      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_9 | A_9      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+------+--------+-------------------+------+---------+---------+
| Name                                                | DSP  | Pragma | Variable          | Op   | Impl    | Latency |
+-----------------------------------------------------+------+--------+-------------------+------+---------+---------+
| + doitgen                                           | 3390 |        |                   |      |         |         |
|  + doitgen_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2 | 3390 |        |                   |      |         |         |
|    add_ln44_fu_10514_p2                             | -    |        | add_ln44          | add  | fabric  | 0       |
|    add_ln44_1_fu_10540_p2                           | -    |        | add_ln44_1        | add  | fabric  | 0       |
|    sub_ln46_fu_10578_p2                             | -    |        | sub_ln46          | sub  | fabric  | 0       |
|    sub_ln46_1_fu_10612_p2                           | -    |        | sub_ln46_1        | sub  | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U331               | 8    |        | mul_i             | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add_i             | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U332               | 8    |        | mul_i_s           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_i12_s         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U333               | 8    |        | mul_i_15          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_i12_15        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U334               | 8    |        | mul_i_16          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_i12_16        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335               | 8    |        | mul_i_17          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_i12_17        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U336               | 8    |        | mul_i_18          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_i12_18        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U337               | 8    |        | mul_i_19          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_i12_19        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U338               | 8    |        | mul_i_20          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_i12_20        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U339               | 8    |        | mul_i_21          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_i12_21        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U340               | 8    |        | mul_i_22          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_i12_22        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U341               | 8    |        | mul_i_10          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_i12_10        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U342               | 8    |        | mul_i_11          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_i12_11        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U343               | 8    |        | mul_i_12          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_i12_12        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U344               | 8    |        | mul_i_13          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_i12_13        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345               | 8    |        | mul_i_14          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_i12_14        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U346               | 8    |        | mul_i_23          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_i12_23        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U347               | 8    |        | mul_i_1463_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_i12_1465_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U348               | 8    |        | mul_i_1463_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_i12_1465_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U349               | 8    |        | mul_i_1463_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_i12_1465_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U350               | 8    |        | mul_i_1463_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_i12_1465_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U351               | 8    |        | mul_i_1463_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_i12_1465_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U352               | 8    |        | mul_i_1463_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_i12_1465_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U353               | 8    |        | mul_i_1463_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_i12_1465_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U354               | 8    |        | mul_i_1463_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_i12_1465_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355               | 8    |        | mul_i_1463_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_i12_1465_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U356               | 8    |        | mul_i_1463_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_i12_1465_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U357               | 8    |        | mul_i_1463_10     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_i12_1465_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U358               | 8    |        | mul_i_1463_11     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_i12_1465_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U359               | 8    |        | mul_i_1463_12     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_i12_1465_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U360               | 8    |        | mul_i_1463_13     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_i12_1465_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U361               | 8    |        | mul_i_24          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_i12_24        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U362               | 8    |        | mul_i_2470_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_i12_2472_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U363               | 8    |        | mul_i_2470_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_i12_2472_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U364               | 8    |        | mul_i_2470_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_i12_2472_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U365               | 8    |        | mul_i_2470_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_i12_2472_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U366               | 8    |        | mul_i_2470_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_i12_2472_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U367               | 8    |        | mul_i_2470_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_i12_2472_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U368               | 8    |        | mul_i_2470_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_i12_2472_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U369               | 8    |        | mul_i_2470_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_i12_2472_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U370               | 8    |        | mul_i_2470_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_i12_2472_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U371               | 8    |        | mul_i_2470_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_i12_2472_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U372               | 8    |        | mul_i_2470_10     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_i12_2472_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U373               | 8    |        | mul_i_2470_11     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_i12_2472_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U374               | 8    |        | mul_i_2470_12     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_i12_2472_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U375               | 8    |        | mul_i_2470_13     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_i12_2472_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U376               | 8    |        | mul_i_3           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_i12_3         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U377               | 8    |        | mul_i_3_1         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_i12_3_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U378               | 8    |        | mul_i_3_2         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_i12_3_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U379               | 8    |        | mul_i_3_3         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_i12_3_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U380               | 8    |        | mul_i_3_4         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_i12_3_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U381               | 8    |        | mul_i_3_5         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_i12_3_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U382               | 8    |        | mul_i_3_6         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_i12_3_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U383               | 8    |        | mul_i_3_7         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_i12_3_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U384               | 8    |        | mul_i_3_8         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_i12_3_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U385               | 8    |        | mul_i_3_9         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_i12_3_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U386               | 8    |        | mul_i_3_s         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_i12_3_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U387               | 8    |        | mul_i_3_10        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_i12_3_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U388               | 8    |        | mul_i_3_11        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_i12_3_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U389               | 8    |        | mul_i_3_12        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_i12_3_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U390               | 8    |        | mul_i_3_13        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_i12_3_13      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U391               | 8    |        | mul_i_4           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add_i12_4         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U392               | 8    |        | mul_i_4_1         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add_i12_4_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U393               | 8    |        | mul_i_4_2         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add_i12_4_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U394               | 8    |        | mul_i_4_3         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add_i12_4_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U395               | 8    |        | mul_i_4_4         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add_i12_4_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U396               | 8    |        | mul_i_4_5         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add_i12_4_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U397               | 8    |        | mul_i_4_6         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add_i12_4_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U398               | 8    |        | mul_i_4_7         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add_i12_4_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U399               | 8    |        | mul_i_4_8         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add_i12_4_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U400               | 8    |        | mul_i_4_9         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add_i12_4_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U401               | 8    |        | mul_i_4_s         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add_i12_4_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U402               | 8    |        | mul_i_4_10        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add_i12_4_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U403               | 8    |        | mul_i_4_11        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add_i12_4_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U404               | 8    |        | mul_i_4_12        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add_i12_4_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U405               | 8    |        | mul_i_4_13        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add_i12_4_13      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U406               | 8    |        | mul_i_5           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add_i12_5         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U407               | 8    |        | mul_i_5_1         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add_i12_5_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U408               | 8    |        | mul_i_5_2         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add_i12_5_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U409               | 8    |        | mul_i_5_3         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add_i12_5_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U410               | 8    |        | mul_i_5_4         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add_i12_5_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U411               | 8    |        | mul_i_5_5         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add_i12_5_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U412               | 8    |        | mul_i_5_6         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add_i12_5_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U413               | 8    |        | mul_i_5_7         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add_i12_5_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U414               | 8    |        | mul_i_5_8         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add_i12_5_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U415               | 8    |        | mul_i_5_9         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add_i12_5_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U416               | 8    |        | mul_i_5_s         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add_i12_5_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U417               | 8    |        | mul_i_5_10        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add_i12_5_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U418               | 8    |        | mul_i_5_11        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add_i12_5_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U419               | 8    |        | mul_i_5_12        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add_i12_5_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U420               | 8    |        | mul_i_5_13        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add_i12_5_13      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U421               | 8    |        | mul_i_6           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U181              | 3    |        | add_i12_6         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U422               | 8    |        | mul_i_6_1         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U182              | 3    |        | add_i12_6_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U423               | 8    |        | mul_i_6_2         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U183              | 3    |        | add_i12_6_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U424               | 8    |        | mul_i_6_3         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U184              | 3    |        | add_i12_6_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U425               | 8    |        | mul_i_6_4         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U185              | 3    |        | add_i12_6_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U426               | 8    |        | mul_i_6_5         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U186              | 3    |        | add_i12_6_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U427               | 8    |        | mul_i_6_6         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U187              | 3    |        | add_i12_6_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U428               | 8    |        | mul_i_6_7         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U188              | 3    |        | add_i12_6_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U429               | 8    |        | mul_i_6_8         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U189              | 3    |        | add_i12_6_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U430               | 8    |        | mul_i_6_9         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U190              | 3    |        | add_i12_6_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U431               | 8    |        | mul_i_6_s         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U191              | 3    |        | add_i12_6_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U432               | 8    |        | mul_i_6_10        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U192              | 3    |        | add_i12_6_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U433               | 8    |        | mul_i_6_11        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U193              | 3    |        | add_i12_6_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U434               | 8    |        | mul_i_6_12        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U194              | 3    |        | add_i12_6_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U435               | 8    |        | mul_i_6_13        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U195              | 3    |        | add_i12_6_13      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U436               | 8    |        | mul_i_7           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U211              | 3    |        | add_i12_7         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U437               | 8    |        | mul_i_7_1         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U212              | 3    |        | add_i12_7_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U438               | 8    |        | mul_i_7_2         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U213              | 3    |        | add_i12_7_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U439               | 8    |        | mul_i_7_3         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U214              | 3    |        | add_i12_7_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U440               | 8    |        | mul_i_7_4         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U215              | 3    |        | add_i12_7_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U441               | 8    |        | mul_i_7_5         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U216              | 3    |        | add_i12_7_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U442               | 8    |        | mul_i_7_6         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U217              | 3    |        | add_i12_7_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U443               | 8    |        | mul_i_7_7         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U218              | 3    |        | add_i12_7_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U444               | 8    |        | mul_i_7_8         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U219              | 3    |        | add_i12_7_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U445               | 8    |        | mul_i_7_9         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U220              | 3    |        | add_i12_7_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U446               | 8    |        | mul_i_7_s         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U221              | 3    |        | add_i12_7_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U447               | 8    |        | mul_i_7_10        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U222              | 3    |        | add_i12_7_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U448               | 8    |        | mul_i_7_11        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U223              | 3    |        | add_i12_7_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U449               | 8    |        | mul_i_7_12        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U224              | 3    |        | add_i12_7_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U450               | 8    |        | mul_i_7_13        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U225              | 3    |        | add_i12_7_13      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U451               | 8    |        | mul_i_8           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U241              | 3    |        | add_i12_8         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U452               | 8    |        | mul_i_8_1         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U242              | 3    |        | add_i12_8_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U453               | 8    |        | mul_i_8_2         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U243              | 3    |        | add_i12_8_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U454               | 8    |        | mul_i_8_3         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U244              | 3    |        | add_i12_8_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U455               | 8    |        | mul_i_8_4         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U245              | 3    |        | add_i12_8_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U456               | 8    |        | mul_i_8_5         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U246              | 3    |        | add_i12_8_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U457               | 8    |        | mul_i_8_6         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U247              | 3    |        | add_i12_8_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U458               | 8    |        | mul_i_8_7         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U248              | 3    |        | add_i12_8_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U459               | 8    |        | mul_i_8_8         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U249              | 3    |        | add_i12_8_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U460               | 8    |        | mul_i_8_9         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U250              | 3    |        | add_i12_8_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U461               | 8    |        | mul_i_8_s         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U251              | 3    |        | add_i12_8_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U462               | 8    |        | mul_i_8_10        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U252              | 3    |        | add_i12_8_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U463               | 8    |        | mul_i_8_11        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U253              | 3    |        | add_i12_8_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U464               | 8    |        | mul_i_8_12        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U254              | 3    |        | add_i12_8_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U465               | 8    |        | mul_i_8_13        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U255              | 3    |        | add_i12_8_13      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U466               | 8    |        | mul_i_9           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U271              | 3    |        | add_i12_9         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U467               | 8    |        | mul_i_9_1         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U272              | 3    |        | add_i12_9_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U468               | 8    |        | mul_i_9_2         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U273              | 3    |        | add_i12_9_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U469               | 8    |        | mul_i_9_3         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U274              | 3    |        | add_i12_9_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U470               | 8    |        | mul_i_9_4         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U275              | 3    |        | add_i12_9_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U471               | 8    |        | mul_i_9_5         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U276              | 3    |        | add_i12_9_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U472               | 8    |        | mul_i_9_6         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U277              | 3    |        | add_i12_9_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U473               | 8    |        | mul_i_9_7         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U278              | 3    |        | add_i12_9_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U474               | 8    |        | mul_i_9_8         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U279              | 3    |        | add_i12_9_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U475               | 8    |        | mul_i_9_9         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U280              | 3    |        | add_i12_9_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U476               | 8    |        | mul_i_9_s         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U281              | 3    |        | add_i12_9_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U477               | 8    |        | mul_i_9_10        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U282              | 3    |        | add_i12_9_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U478               | 8    |        | mul_i_9_11        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U283              | 3    |        | add_i12_9_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U479               | 8    |        | mul_i_9_12        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U284              | 3    |        | add_i12_9_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U480               | 8    |        | mul_i_9_13        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U285              | 3    |        | add_i12_9_13      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U301              | 3    |        | add               | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U302              | 3    |        | add34_s           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U303              | 3    |        | add34_15          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U304              | 3    |        | add34_3           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U305              | 3    |        | add34_4           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U306              | 3    |        | add34_5           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U307              | 3    |        | add34_6           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U308              | 3    |        | add34_7           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U309              | 3    |        | add34_8           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U310              | 3    |        | add34_9           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U311              | 3    |        | add34_10          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U312              | 3    |        | add34_11          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U313              | 3    |        | add34_12          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U314              | 3    |        | add34_13          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U315              | 3    |        | add34_14          | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U481               | 8    |        | mul_i_25          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_i12_25        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U482               | 8    |        | mul_i_1372_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_i12_1374_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U483               | 8    |        | mul_i_1372_15     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_i12_1374_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U484               | 8    |        | mul_i_1372_16     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_i12_1374_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U485               | 8    |        | mul_i_1372_17     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_i12_1374_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U486               | 8    |        | mul_i_1372_18     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_i12_1374_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U487               | 8    |        | mul_i_1372_19     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_i12_1374_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U488               | 8    |        | mul_i_1372_20     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_i12_1374_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U489               | 8    |        | mul_i_1372_21     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_i12_1374_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U490               | 8    |        | mul_i_1372_22     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_i12_1374_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U491               | 8    |        | mul_i_1372_10     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_i12_1374_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U492               | 8    |        | mul_i_1372_11     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_i12_1374_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U493               | 8    |        | mul_i_1372_12     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_i12_1374_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U494               | 8    |        | mul_i_1372_13     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_i12_1374_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U495               | 8    |        | mul_i_1372_14     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_i12_1374_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U496               | 8    |        | mul_i_1372_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_i12_1374_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U497               | 8    |        | mul_i_1372_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_i12_1374_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U498               | 8    |        | mul_i_1372_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_i12_1374_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U499               | 8    |        | mul_i_1372_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_i12_1374_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U500               | 8    |        | mul_i_1372_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_i12_1374_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U501               | 8    |        | mul_i_1372_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_i12_1374_1_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U502               | 8    |        | mul_i_1372_1_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_i12_1374_1_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U503               | 8    |        | mul_i_1372_1_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_i12_1374_1_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U504               | 8    |        | mul_i_1372_1_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_i12_1374_1_8  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U505               | 8    |        | mul_i_1372_1_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_i12_1374_1_9  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U506               | 8    |        | mul_i_1372_1_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_i12_1374_1_s  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U507               | 8    |        | mul_i_1372_1_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_i12_1374_1_10 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U508               | 8    |        | mul_i_1372_1_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_i12_1374_1_11 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U509               | 8    |        | mul_i_1372_1_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_i12_1374_1_12 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U510               | 8    |        | mul_i_1372_1_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_i12_1374_1_13 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U511               | 8    |        | mul_i_1372_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_i12_1374_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U512               | 8    |        | mul_i_1372_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_i12_1374_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U513               | 8    |        | mul_i_1372_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_i12_1374_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U514               | 8    |        | mul_i_1372_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_i12_1374_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U515               | 8    |        | mul_i_1372_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_i12_1374_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U516               | 8    |        | mul_i_1372_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_i12_1374_2_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U517               | 8    |        | mul_i_1372_2_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_i12_1374_2_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U518               | 8    |        | mul_i_1372_2_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_i12_1374_2_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U519               | 8    |        | mul_i_1372_2_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_i12_1374_2_8  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U520               | 8    |        | mul_i_1372_2_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_i12_1374_2_9  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U521               | 8    |        | mul_i_1372_2_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_i12_1374_2_s  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U522               | 8    |        | mul_i_1372_2_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_i12_1374_2_10 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U523               | 8    |        | mul_i_1372_2_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_i12_1374_2_11 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U524               | 8    |        | mul_i_1372_2_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_i12_1374_2_12 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U525               | 8    |        | mul_i_1372_2_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_i12_1374_2_13 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U526               | 8    |        | mul_i_1372_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_i12_1374_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U527               | 8    |        | mul_i_1372_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_i12_1374_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U528               | 8    |        | mul_i_1372_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_i12_1374_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U529               | 8    |        | mul_i_1372_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_i12_1374_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U530               | 8    |        | mul_i_1372_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_i12_1374_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U531               | 8    |        | mul_i_1372_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_i12_1374_3_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U532               | 8    |        | mul_i_1372_3_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_i12_1374_3_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U533               | 8    |        | mul_i_1372_3_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_i12_1374_3_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U534               | 8    |        | mul_i_1372_3_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_i12_1374_3_8  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U535               | 8    |        | mul_i_1372_3_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_i12_1374_3_9  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U536               | 8    |        | mul_i_1372_3_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_i12_1374_3_s  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U537               | 8    |        | mul_i_1372_3_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_i12_1374_3_10 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U538               | 8    |        | mul_i_1372_3_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_i12_1374_3_11 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U539               | 8    |        | mul_i_1372_3_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_i12_1374_3_12 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U540               | 8    |        | mul_i_1372_3_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_i12_1374_3_13 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U541               | 8    |        | mul_i_1372_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add_i12_1374_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U542               | 8    |        | mul_i_1372_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add_i12_1374_4_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U543               | 8    |        | mul_i_1372_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add_i12_1374_4_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U544               | 8    |        | mul_i_1372_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add_i12_1374_4_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U545               | 8    |        | mul_i_1372_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add_i12_1374_4_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U546               | 8    |        | mul_i_1372_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add_i12_1374_4_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U547               | 8    |        | mul_i_1372_4_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add_i12_1374_4_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U548               | 8    |        | mul_i_1372_4_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add_i12_1374_4_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U549               | 8    |        | mul_i_1372_4_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add_i12_1374_4_8  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U550               | 8    |        | mul_i_1372_4_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add_i12_1374_4_9  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U551               | 8    |        | mul_i_1372_4_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add_i12_1374_4_s  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U552               | 8    |        | mul_i_1372_4_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add_i12_1374_4_10 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U553               | 8    |        | mul_i_1372_4_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add_i12_1374_4_11 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U554               | 8    |        | mul_i_1372_4_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add_i12_1374_4_12 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U555               | 8    |        | mul_i_1372_4_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add_i12_1374_4_13 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U556               | 8    |        | mul_i_1372_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add_i12_1374_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U557               | 8    |        | mul_i_1372_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add_i12_1374_5_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U558               | 8    |        | mul_i_1372_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add_i12_1374_5_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U559               | 8    |        | mul_i_1372_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add_i12_1374_5_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U560               | 8    |        | mul_i_1372_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add_i12_1374_5_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U561               | 8    |        | mul_i_1372_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add_i12_1374_5_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U562               | 8    |        | mul_i_1372_5_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add_i12_1374_5_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U563               | 8    |        | mul_i_1372_5_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add_i12_1374_5_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U564               | 8    |        | mul_i_1372_5_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add_i12_1374_5_8  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U565               | 8    |        | mul_i_1372_5_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add_i12_1374_5_9  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U566               | 8    |        | mul_i_1372_5_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add_i12_1374_5_s  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U567               | 8    |        | mul_i_1372_5_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add_i12_1374_5_10 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U568               | 8    |        | mul_i_1372_5_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add_i12_1374_5_11 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U569               | 8    |        | mul_i_1372_5_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add_i12_1374_5_12 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U570               | 8    |        | mul_i_1372_5_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add_i12_1374_5_13 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U571               | 8    |        | mul_i_1372_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U196              | 3    |        | add_i12_1374_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U572               | 8    |        | mul_i_1372_6_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U197              | 3    |        | add_i12_1374_6_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U573               | 8    |        | mul_i_1372_6_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U198              | 3    |        | add_i12_1374_6_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U574               | 8    |        | mul_i_1372_6_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U199              | 3    |        | add_i12_1374_6_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U575               | 8    |        | mul_i_1372_6_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U200              | 3    |        | add_i12_1374_6_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U576               | 8    |        | mul_i_1372_6_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U201              | 3    |        | add_i12_1374_6_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U577               | 8    |        | mul_i_1372_6_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U202              | 3    |        | add_i12_1374_6_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U578               | 8    |        | mul_i_1372_6_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U203              | 3    |        | add_i12_1374_6_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U579               | 8    |        | mul_i_1372_6_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U204              | 3    |        | add_i12_1374_6_8  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U580               | 8    |        | mul_i_1372_6_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U205              | 3    |        | add_i12_1374_6_9  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U581               | 8    |        | mul_i_1372_6_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U206              | 3    |        | add_i12_1374_6_s  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U582               | 8    |        | mul_i_1372_6_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U207              | 3    |        | add_i12_1374_6_10 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U583               | 8    |        | mul_i_1372_6_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U208              | 3    |        | add_i12_1374_6_11 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U584               | 8    |        | mul_i_1372_6_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U209              | 3    |        | add_i12_1374_6_12 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U585               | 8    |        | mul_i_1372_6_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U210              | 3    |        | add_i12_1374_6_13 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U586               | 8    |        | mul_i_1372_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U226              | 3    |        | add_i12_1374_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U587               | 8    |        | mul_i_1372_7_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U227              | 3    |        | add_i12_1374_7_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U588               | 8    |        | mul_i_1372_7_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U228              | 3    |        | add_i12_1374_7_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U589               | 8    |        | mul_i_1372_7_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U229              | 3    |        | add_i12_1374_7_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U590               | 8    |        | mul_i_1372_7_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U230              | 3    |        | add_i12_1374_7_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U591               | 8    |        | mul_i_1372_7_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U231              | 3    |        | add_i12_1374_7_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U592               | 8    |        | mul_i_1372_7_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U232              | 3    |        | add_i12_1374_7_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U593               | 8    |        | mul_i_1372_7_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U233              | 3    |        | add_i12_1374_7_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U594               | 8    |        | mul_i_1372_7_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U234              | 3    |        | add_i12_1374_7_8  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U595               | 8    |        | mul_i_1372_7_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U235              | 3    |        | add_i12_1374_7_9  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U596               | 8    |        | mul_i_1372_7_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U236              | 3    |        | add_i12_1374_7_s  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U597               | 8    |        | mul_i_1372_7_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U237              | 3    |        | add_i12_1374_7_10 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U598               | 8    |        | mul_i_1372_7_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U238              | 3    |        | add_i12_1374_7_11 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U599               | 8    |        | mul_i_1372_7_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U239              | 3    |        | add_i12_1374_7_12 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U600               | 8    |        | mul_i_1372_7_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U240              | 3    |        | add_i12_1374_7_13 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U601               | 8    |        | mul_i_1372_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U256              | 3    |        | add_i12_1374_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U602               | 8    |        | mul_i_1372_8_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U257              | 3    |        | add_i12_1374_8_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U603               | 8    |        | mul_i_1372_8_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U258              | 3    |        | add_i12_1374_8_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U604               | 8    |        | mul_i_1372_8_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U259              | 3    |        | add_i12_1374_8_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U605               | 8    |        | mul_i_1372_8_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U260              | 3    |        | add_i12_1374_8_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U606               | 8    |        | mul_i_1372_8_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U261              | 3    |        | add_i12_1374_8_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U607               | 8    |        | mul_i_1372_8_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U262              | 3    |        | add_i12_1374_8_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U608               | 8    |        | mul_i_1372_8_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U263              | 3    |        | add_i12_1374_8_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U609               | 8    |        | mul_i_1372_8_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U264              | 3    |        | add_i12_1374_8_8  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U610               | 8    |        | mul_i_1372_8_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U265              | 3    |        | add_i12_1374_8_9  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U611               | 8    |        | mul_i_1372_8_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U266              | 3    |        | add_i12_1374_8_s  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U612               | 8    |        | mul_i_1372_8_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U267              | 3    |        | add_i12_1374_8_10 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U613               | 8    |        | mul_i_1372_8_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U268              | 3    |        | add_i12_1374_8_11 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U614               | 8    |        | mul_i_1372_8_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U269              | 3    |        | add_i12_1374_8_12 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U615               | 8    |        | mul_i_1372_8_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U270              | 3    |        | add_i12_1374_8_13 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U616               | 8    |        | mul_i_1372_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U286              | 3    |        | add_i12_1374_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U617               | 8    |        | mul_i_1372_9_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U287              | 3    |        | add_i12_1374_9_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U618               | 8    |        | mul_i_1372_9_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U288              | 3    |        | add_i12_1374_9_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U619               | 8    |        | mul_i_1372_9_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U289              | 3    |        | add_i12_1374_9_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U620               | 8    |        | mul_i_1372_9_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U290              | 3    |        | add_i12_1374_9_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U621               | 8    |        | mul_i_1372_9_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U291              | 3    |        | add_i12_1374_9_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U622               | 8    |        | mul_i_1372_9_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U292              | 3    |        | add_i12_1374_9_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U623               | 8    |        | mul_i_1372_9_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U293              | 3    |        | add_i12_1374_9_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U624               | 8    |        | mul_i_1372_9_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U294              | 3    |        | add_i12_1374_9_8  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U625               | 8    |        | mul_i_1372_9_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U295              | 3    |        | add_i12_1374_9_9  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U626               | 8    |        | mul_i_1372_9_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U296              | 3    |        | add_i12_1374_9_s  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U627               | 8    |        | mul_i_1372_9_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U297              | 3    |        | add_i12_1374_9_10 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U628               | 8    |        | mul_i_1372_9_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U298              | 3    |        | add_i12_1374_9_11 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U629               | 8    |        | mul_i_1372_9_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U299              | 3    |        | add_i12_1374_9_12 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U630               | 8    |        | mul_i_1372_9_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U300              | 3    |        | add_i12_1374_9_13 | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U316              | 3    |        | add34_16          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U317              | 3    |        | add34_1378_1      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U318              | 3    |        | add34_1378_2      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U319              | 3    |        | add34_1378_3      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U320              | 3    |        | add34_1378_4      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U321              | 3    |        | add34_1378_5      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U322              | 3    |        | add34_1378_6      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U323              | 3    |        | add34_1378_7      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U324              | 3    |        | add34_1378_8      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U325              | 3    |        | add34_1378_9      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U326              | 3    |        | add34_1378_s      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U327              | 3    |        | add34_1378_10     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U328              | 3    |        | add34_1378_11     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U329              | 3    |        | add34_1378_12     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U330              | 3    |        | add34_1378_13     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U331               | 8    |        | mul_i_1           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add_i12_1         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U332               | 8    |        | mul_i_1_s         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_i12_1_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U333               | 8    |        | mul_i_1_15        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_i12_1_15      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U334               | 8    |        | mul_i_1_16        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_i12_1_16      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335               | 8    |        | mul_i_1_17        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_i12_1_17      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U336               | 8    |        | mul_i_1_18        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_i12_1_18      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U337               | 8    |        | mul_i_1_19        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_i12_1_19      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U338               | 8    |        | mul_i_1_20        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_i12_1_20      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U339               | 8    |        | mul_i_1_21        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_i12_1_21      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U340               | 8    |        | mul_i_1_22        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_i12_1_22      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U341               | 8    |        | mul_i_1_10        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_i12_1_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U342               | 8    |        | mul_i_1_11        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_i12_1_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U343               | 8    |        | mul_i_1_12        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_i12_1_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U344               | 8    |        | mul_i_1_13        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_i12_1_13      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345               | 8    |        | mul_i_1_14        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_i12_1_14      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U346               | 8    |        | mul_i_1_23        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_i12_1_23      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U347               | 8    |        | mul_i_1_1282_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_i12_1_1284_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U348               | 8    |        | mul_i_1_1282_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_i12_1_1284_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U349               | 8    |        | mul_i_1_1282_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_i12_1_1284_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U350               | 8    |        | mul_i_1_1282_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_i12_1_1284_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U351               | 8    |        | mul_i_1_1282_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_i12_1_1284_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U352               | 8    |        | mul_i_1_1282_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_i12_1_1284_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U353               | 8    |        | mul_i_1_1282_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_i12_1_1284_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U354               | 8    |        | mul_i_1_1282_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_i12_1_1284_8  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355               | 8    |        | mul_i_1_1282_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_i12_1_1284_9  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U356               | 8    |        | mul_i_1_1282_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_i12_1_1284_s  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U357               | 8    |        | mul_i_1_1282_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_i12_1_1284_10 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U358               | 8    |        | mul_i_1_1282_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_i12_1_1284_11 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U359               | 8    |        | mul_i_1_1282_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_i12_1_1284_12 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U360               | 8    |        | mul_i_1_1282_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_i12_1_1284_13 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U361               | 8    |        | mul_i_1_2         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_i12_1_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U362               | 8    |        | mul_i_1_2_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_i12_1_2_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U363               | 8    |        | mul_i_1_2_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_i12_1_2_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U364               | 8    |        | mul_i_1_2_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_i12_1_2_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U365               | 8    |        | mul_i_1_2_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_i12_1_2_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U366               | 8    |        | mul_i_1_2_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_i12_1_2_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U367               | 8    |        | mul_i_1_2_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_i12_1_2_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U368               | 8    |        | mul_i_1_2_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_i12_1_2_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U369               | 8    |        | mul_i_1_2_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_i12_1_2_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U370               | 8    |        | mul_i_1_2_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_i12_1_2_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U371               | 8    |        | mul_i_1_2_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_i12_1_2_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U372               | 8    |        | mul_i_1_2_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_i12_1_2_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U373               | 8    |        | mul_i_1_2_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_i12_1_2_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U374               | 8    |        | mul_i_1_2_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_i12_1_2_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U375               | 8    |        | mul_i_1_2_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_i12_1_2_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U376               | 8    |        | mul_i_1_3         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_i12_1_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U377               | 8    |        | mul_i_1_3_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_i12_1_3_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U378               | 8    |        | mul_i_1_3_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_i12_1_3_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U379               | 8    |        | mul_i_1_3_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_i12_1_3_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U380               | 8    |        | mul_i_1_3_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_i12_1_3_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U381               | 8    |        | mul_i_1_3_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_i12_1_3_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U382               | 8    |        | mul_i_1_3_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_i12_1_3_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U383               | 8    |        | mul_i_1_3_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_i12_1_3_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U384               | 8    |        | mul_i_1_3_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_i12_1_3_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U385               | 8    |        | mul_i_1_3_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_i12_1_3_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U386               | 8    |        | mul_i_1_3_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_i12_1_3_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U387               | 8    |        | mul_i_1_3_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_i12_1_3_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U388               | 8    |        | mul_i_1_3_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_i12_1_3_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U389               | 8    |        | mul_i_1_3_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_i12_1_3_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U390               | 8    |        | mul_i_1_3_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_i12_1_3_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U391               | 8    |        | mul_i_1_4         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add_i12_1_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U392               | 8    |        | mul_i_1_4_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add_i12_1_4_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U393               | 8    |        | mul_i_1_4_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add_i12_1_4_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U394               | 8    |        | mul_i_1_4_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add_i12_1_4_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U395               | 8    |        | mul_i_1_4_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add_i12_1_4_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U396               | 8    |        | mul_i_1_4_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add_i12_1_4_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U397               | 8    |        | mul_i_1_4_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add_i12_1_4_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U398               | 8    |        | mul_i_1_4_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add_i12_1_4_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U399               | 8    |        | mul_i_1_4_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add_i12_1_4_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U400               | 8    |        | mul_i_1_4_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add_i12_1_4_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U401               | 8    |        | mul_i_1_4_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add_i12_1_4_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U402               | 8    |        | mul_i_1_4_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add_i12_1_4_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U403               | 8    |        | mul_i_1_4_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add_i12_1_4_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U404               | 8    |        | mul_i_1_4_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add_i12_1_4_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U405               | 8    |        | mul_i_1_4_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add_i12_1_4_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U406               | 8    |        | mul_i_1_5         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add_i12_1_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U407               | 8    |        | mul_i_1_5_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add_i12_1_5_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U408               | 8    |        | mul_i_1_5_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add_i12_1_5_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U409               | 8    |        | mul_i_1_5_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add_i12_1_5_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U410               | 8    |        | mul_i_1_5_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add_i12_1_5_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U411               | 8    |        | mul_i_1_5_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add_i12_1_5_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U412               | 8    |        | mul_i_1_5_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add_i12_1_5_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U413               | 8    |        | mul_i_1_5_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add_i12_1_5_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U414               | 8    |        | mul_i_1_5_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add_i12_1_5_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U415               | 8    |        | mul_i_1_5_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add_i12_1_5_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U416               | 8    |        | mul_i_1_5_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add_i12_1_5_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U417               | 8    |        | mul_i_1_5_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add_i12_1_5_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U418               | 8    |        | mul_i_1_5_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add_i12_1_5_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U419               | 8    |        | mul_i_1_5_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add_i12_1_5_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U420               | 8    |        | mul_i_1_5_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add_i12_1_5_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U421               | 8    |        | mul_i_1_6         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U181              | 3    |        | add_i12_1_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U422               | 8    |        | mul_i_1_6_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U182              | 3    |        | add_i12_1_6_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U423               | 8    |        | mul_i_1_6_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U183              | 3    |        | add_i12_1_6_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U424               | 8    |        | mul_i_1_6_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U184              | 3    |        | add_i12_1_6_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U425               | 8    |        | mul_i_1_6_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U185              | 3    |        | add_i12_1_6_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U426               | 8    |        | mul_i_1_6_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U186              | 3    |        | add_i12_1_6_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U427               | 8    |        | mul_i_1_6_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U187              | 3    |        | add_i12_1_6_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U428               | 8    |        | mul_i_1_6_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U188              | 3    |        | add_i12_1_6_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U429               | 8    |        | mul_i_1_6_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U189              | 3    |        | add_i12_1_6_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U430               | 8    |        | mul_i_1_6_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U190              | 3    |        | add_i12_1_6_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U431               | 8    |        | mul_i_1_6_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U191              | 3    |        | add_i12_1_6_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U432               | 8    |        | mul_i_1_6_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U192              | 3    |        | add_i12_1_6_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U433               | 8    |        | mul_i_1_6_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U193              | 3    |        | add_i12_1_6_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U434               | 8    |        | mul_i_1_6_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U194              | 3    |        | add_i12_1_6_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U435               | 8    |        | mul_i_1_6_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U195              | 3    |        | add_i12_1_6_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U436               | 8    |        | mul_i_1_7         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U211              | 3    |        | add_i12_1_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U437               | 8    |        | mul_i_1_7_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U212              | 3    |        | add_i12_1_7_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U438               | 8    |        | mul_i_1_7_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U213              | 3    |        | add_i12_1_7_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U439               | 8    |        | mul_i_1_7_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U214              | 3    |        | add_i12_1_7_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U440               | 8    |        | mul_i_1_7_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U215              | 3    |        | add_i12_1_7_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U441               | 8    |        | mul_i_1_7_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U216              | 3    |        | add_i12_1_7_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U442               | 8    |        | mul_i_1_7_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U217              | 3    |        | add_i12_1_7_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U443               | 8    |        | mul_i_1_7_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U218              | 3    |        | add_i12_1_7_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U444               | 8    |        | mul_i_1_7_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U219              | 3    |        | add_i12_1_7_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U445               | 8    |        | mul_i_1_7_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U220              | 3    |        | add_i12_1_7_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U446               | 8    |        | mul_i_1_7_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U221              | 3    |        | add_i12_1_7_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U447               | 8    |        | mul_i_1_7_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U222              | 3    |        | add_i12_1_7_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U448               | 8    |        | mul_i_1_7_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U223              | 3    |        | add_i12_1_7_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U449               | 8    |        | mul_i_1_7_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U224              | 3    |        | add_i12_1_7_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U450               | 8    |        | mul_i_1_7_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U225              | 3    |        | add_i12_1_7_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U451               | 8    |        | mul_i_1_8         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U241              | 3    |        | add_i12_1_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U452               | 8    |        | mul_i_1_8_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U242              | 3    |        | add_i12_1_8_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U453               | 8    |        | mul_i_1_8_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U243              | 3    |        | add_i12_1_8_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U454               | 8    |        | mul_i_1_8_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U244              | 3    |        | add_i12_1_8_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U455               | 8    |        | mul_i_1_8_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U245              | 3    |        | add_i12_1_8_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U456               | 8    |        | mul_i_1_8_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U246              | 3    |        | add_i12_1_8_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U457               | 8    |        | mul_i_1_8_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U247              | 3    |        | add_i12_1_8_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U458               | 8    |        | mul_i_1_8_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U248              | 3    |        | add_i12_1_8_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U459               | 8    |        | mul_i_1_8_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U249              | 3    |        | add_i12_1_8_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U460               | 8    |        | mul_i_1_8_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U250              | 3    |        | add_i12_1_8_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U461               | 8    |        | mul_i_1_8_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U251              | 3    |        | add_i12_1_8_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U462               | 8    |        | mul_i_1_8_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U252              | 3    |        | add_i12_1_8_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U463               | 8    |        | mul_i_1_8_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U253              | 3    |        | add_i12_1_8_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U464               | 8    |        | mul_i_1_8_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U254              | 3    |        | add_i12_1_8_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U465               | 8    |        | mul_i_1_8_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U255              | 3    |        | add_i12_1_8_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U466               | 8    |        | mul_i_1_9         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U271              | 3    |        | add_i12_1_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U467               | 8    |        | mul_i_1_9_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U272              | 3    |        | add_i12_1_9_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U468               | 8    |        | mul_i_1_9_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U273              | 3    |        | add_i12_1_9_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U469               | 8    |        | mul_i_1_9_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U274              | 3    |        | add_i12_1_9_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U470               | 8    |        | mul_i_1_9_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U275              | 3    |        | add_i12_1_9_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U471               | 8    |        | mul_i_1_9_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U276              | 3    |        | add_i12_1_9_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U472               | 8    |        | mul_i_1_9_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U277              | 3    |        | add_i12_1_9_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U473               | 8    |        | mul_i_1_9_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U278              | 3    |        | add_i12_1_9_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U474               | 8    |        | mul_i_1_9_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U279              | 3    |        | add_i12_1_9_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U475               | 8    |        | mul_i_1_9_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U280              | 3    |        | add_i12_1_9_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U476               | 8    |        | mul_i_1_9_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U281              | 3    |        | add_i12_1_9_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U477               | 8    |        | mul_i_1_9_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U282              | 3    |        | add_i12_1_9_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U478               | 8    |        | mul_i_1_9_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U283              | 3    |        | add_i12_1_9_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U479               | 8    |        | mul_i_1_9_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U284              | 3    |        | add_i12_1_9_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U480               | 8    |        | mul_i_1_9_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U285              | 3    |        | add_i12_1_9_13    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U301              | 3    |        | add34_1           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U302              | 3    |        | add34_1_s         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U303              | 3    |        | add34_1_2         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U304              | 3    |        | add34_1_3         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U305              | 3    |        | add34_1_4         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U306              | 3    |        | add34_1_5         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U307              | 3    |        | add34_1_6         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U308              | 3    |        | add34_1_7         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U309              | 3    |        | add34_1_8         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U310              | 3    |        | add34_1_9         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U311              | 3    |        | add34_1_10        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U312              | 3    |        | add34_1_11        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U313              | 3    |        | add34_1_12        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U314              | 3    |        | add34_1_13        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U315              | 3    |        | add34_1_14        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U481               | 8    |        | mul_i_1_1         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_i12_1_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U482               | 8    |        | mul_i_1_1_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_i12_1_1_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U483               | 8    |        | mul_i_1_1_15      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_i12_1_1_15    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U484               | 8    |        | mul_i_1_1_16      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_i12_1_1_16    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U485               | 8    |        | mul_i_1_1_17      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_i12_1_1_17    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U486               | 8    |        | mul_i_1_1_18      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_i12_1_1_18    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U487               | 8    |        | mul_i_1_1_19      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_i12_1_1_19    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U488               | 8    |        | mul_i_1_1_20      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_i12_1_1_20    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U489               | 8    |        | mul_i_1_1_21      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_i12_1_1_21    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U490               | 8    |        | mul_i_1_1_22      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_i12_1_1_22    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U491               | 8    |        | mul_i_1_1_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_i12_1_1_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U492               | 8    |        | mul_i_1_1_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_i12_1_1_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U493               | 8    |        | mul_i_1_1_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_i12_1_1_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U494               | 8    |        | mul_i_1_1_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_i12_1_1_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U495               | 8    |        | mul_i_1_1_14      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_i12_1_1_14    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U496               | 8    |        | mul_i_1_1_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_i12_1_1_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U497               | 8    |        | mul_i_1_1_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_i12_1_1_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U498               | 8    |        | mul_i_1_1_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_i12_1_1_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U499               | 8    |        | mul_i_1_1_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_i12_1_1_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U500               | 8    |        | mul_i_1_1_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_i12_1_1_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U501               | 8    |        | mul_i_1_1_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_i12_1_1_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U502               | 8    |        | mul_i_1_1_1_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_i12_1_1_1_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U503               | 8    |        | mul_i_1_1_1_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_i12_1_1_1_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U504               | 8    |        | mul_i_1_1_1_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_i12_1_1_1_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U505               | 8    |        | mul_i_1_1_1_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_i12_1_1_1_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U506               | 8    |        | mul_i_1_1_1_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_i12_1_1_1_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U507               | 8    |        | mul_i_1_1_1_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_i12_1_1_1_10  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U508               | 8    |        | mul_i_1_1_1_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_i12_1_1_1_11  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U509               | 8    |        | mul_i_1_1_1_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_i12_1_1_1_12  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U510               | 8    |        | mul_i_1_1_1_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_i12_1_1_1_13  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U511               | 8    |        | mul_i_1_1_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_i12_1_1_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U512               | 8    |        | mul_i_1_1_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_i12_1_1_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U513               | 8    |        | mul_i_1_1_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_i12_1_1_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U514               | 8    |        | mul_i_1_1_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_i12_1_1_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U515               | 8    |        | mul_i_1_1_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_i12_1_1_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U516               | 8    |        | mul_i_1_1_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_i12_1_1_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U517               | 8    |        | mul_i_1_1_2_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_i12_1_1_2_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U518               | 8    |        | mul_i_1_1_2_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_i12_1_1_2_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U519               | 8    |        | mul_i_1_1_2_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_i12_1_1_2_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U520               | 8    |        | mul_i_1_1_2_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_i12_1_1_2_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U521               | 8    |        | mul_i_1_1_2_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_i12_1_1_2_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U522               | 8    |        | mul_i_1_1_2_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_i12_1_1_2_10  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U523               | 8    |        | mul_i_1_1_2_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_i12_1_1_2_11  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U524               | 8    |        | mul_i_1_1_2_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_i12_1_1_2_12  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U525               | 8    |        | mul_i_1_1_2_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_i12_1_1_2_13  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U526               | 8    |        | mul_i_1_1_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_i12_1_1_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U527               | 8    |        | mul_i_1_1_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_i12_1_1_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U528               | 8    |        | mul_i_1_1_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_i12_1_1_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U529               | 8    |        | mul_i_1_1_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_i12_1_1_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U530               | 8    |        | mul_i_1_1_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_i12_1_1_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U531               | 8    |        | mul_i_1_1_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_i12_1_1_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U532               | 8    |        | mul_i_1_1_3_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_i12_1_1_3_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U533               | 8    |        | mul_i_1_1_3_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_i12_1_1_3_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U534               | 8    |        | mul_i_1_1_3_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_i12_1_1_3_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U535               | 8    |        | mul_i_1_1_3_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_i12_1_1_3_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U536               | 8    |        | mul_i_1_1_3_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_i12_1_1_3_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U537               | 8    |        | mul_i_1_1_3_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_i12_1_1_3_10  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U538               | 8    |        | mul_i_1_1_3_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_i12_1_1_3_11  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U539               | 8    |        | mul_i_1_1_3_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_i12_1_1_3_12  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U540               | 8    |        | mul_i_1_1_3_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_i12_1_1_3_13  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U541               | 8    |        | mul_i_1_1_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add_i12_1_1_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U542               | 8    |        | mul_i_1_1_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add_i12_1_1_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U543               | 8    |        | mul_i_1_1_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add_i12_1_1_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U544               | 8    |        | mul_i_1_1_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add_i12_1_1_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U545               | 8    |        | mul_i_1_1_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add_i12_1_1_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U546               | 8    |        | mul_i_1_1_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add_i12_1_1_4_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U547               | 8    |        | mul_i_1_1_4_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add_i12_1_1_4_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U548               | 8    |        | mul_i_1_1_4_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add_i12_1_1_4_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U549               | 8    |        | mul_i_1_1_4_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add_i12_1_1_4_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U550               | 8    |        | mul_i_1_1_4_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add_i12_1_1_4_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U551               | 8    |        | mul_i_1_1_4_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add_i12_1_1_4_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U552               | 8    |        | mul_i_1_1_4_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add_i12_1_1_4_10  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U553               | 8    |        | mul_i_1_1_4_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add_i12_1_1_4_11  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U554               | 8    |        | mul_i_1_1_4_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add_i12_1_1_4_12  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U555               | 8    |        | mul_i_1_1_4_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add_i12_1_1_4_13  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U556               | 8    |        | mul_i_1_1_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add_i12_1_1_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U557               | 8    |        | mul_i_1_1_5_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add_i12_1_1_5_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U558               | 8    |        | mul_i_1_1_5_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add_i12_1_1_5_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U559               | 8    |        | mul_i_1_1_5_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add_i12_1_1_5_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U560               | 8    |        | mul_i_1_1_5_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add_i12_1_1_5_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U561               | 8    |        | mul_i_1_1_5_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add_i12_1_1_5_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U562               | 8    |        | mul_i_1_1_5_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add_i12_1_1_5_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U563               | 8    |        | mul_i_1_1_5_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add_i12_1_1_5_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U564               | 8    |        | mul_i_1_1_5_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add_i12_1_1_5_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U565               | 8    |        | mul_i_1_1_5_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add_i12_1_1_5_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U566               | 8    |        | mul_i_1_1_5_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add_i12_1_1_5_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U567               | 8    |        | mul_i_1_1_5_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add_i12_1_1_5_10  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U568               | 8    |        | mul_i_1_1_5_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add_i12_1_1_5_11  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U569               | 8    |        | mul_i_1_1_5_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add_i12_1_1_5_12  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U570               | 8    |        | mul_i_1_1_5_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add_i12_1_1_5_13  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U571               | 8    |        | mul_i_1_1_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U196              | 3    |        | add_i12_1_1_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U572               | 8    |        | mul_i_1_1_6_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U197              | 3    |        | add_i12_1_1_6_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U573               | 8    |        | mul_i_1_1_6_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U198              | 3    |        | add_i12_1_1_6_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U574               | 8    |        | mul_i_1_1_6_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U199              | 3    |        | add_i12_1_1_6_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U575               | 8    |        | mul_i_1_1_6_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U200              | 3    |        | add_i12_1_1_6_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U576               | 8    |        | mul_i_1_1_6_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U201              | 3    |        | add_i12_1_1_6_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U577               | 8    |        | mul_i_1_1_6_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U202              | 3    |        | add_i12_1_1_6_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U578               | 8    |        | mul_i_1_1_6_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U203              | 3    |        | add_i12_1_1_6_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U579               | 8    |        | mul_i_1_1_6_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U204              | 3    |        | add_i12_1_1_6_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U580               | 8    |        | mul_i_1_1_6_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U205              | 3    |        | add_i12_1_1_6_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U581               | 8    |        | mul_i_1_1_6_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U206              | 3    |        | add_i12_1_1_6_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U582               | 8    |        | mul_i_1_1_6_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U207              | 3    |        | add_i12_1_1_6_10  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U583               | 8    |        | mul_i_1_1_6_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U208              | 3    |        | add_i12_1_1_6_11  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U584               | 8    |        | mul_i_1_1_6_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U209              | 3    |        | add_i12_1_1_6_12  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U585               | 8    |        | mul_i_1_1_6_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U210              | 3    |        | add_i12_1_1_6_13  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U586               | 8    |        | mul_i_1_1_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U226              | 3    |        | add_i12_1_1_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U587               | 8    |        | mul_i_1_1_7_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U227              | 3    |        | add_i12_1_1_7_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U588               | 8    |        | mul_i_1_1_7_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U228              | 3    |        | add_i12_1_1_7_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U589               | 8    |        | mul_i_1_1_7_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U229              | 3    |        | add_i12_1_1_7_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U590               | 8    |        | mul_i_1_1_7_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U230              | 3    |        | add_i12_1_1_7_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U591               | 8    |        | mul_i_1_1_7_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U231              | 3    |        | add_i12_1_1_7_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U592               | 8    |        | mul_i_1_1_7_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U232              | 3    |        | add_i12_1_1_7_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U593               | 8    |        | mul_i_1_1_7_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U233              | 3    |        | add_i12_1_1_7_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U594               | 8    |        | mul_i_1_1_7_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U234              | 3    |        | add_i12_1_1_7_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U595               | 8    |        | mul_i_1_1_7_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U235              | 3    |        | add_i12_1_1_7_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U596               | 8    |        | mul_i_1_1_7_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U236              | 3    |        | add_i12_1_1_7_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U597               | 8    |        | mul_i_1_1_7_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U237              | 3    |        | add_i12_1_1_7_10  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U598               | 8    |        | mul_i_1_1_7_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U238              | 3    |        | add_i12_1_1_7_11  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U599               | 8    |        | mul_i_1_1_7_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U239              | 3    |        | add_i12_1_1_7_12  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U600               | 8    |        | mul_i_1_1_7_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U240              | 3    |        | add_i12_1_1_7_13  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U601               | 8    |        | mul_i_1_1_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U256              | 3    |        | add_i12_1_1_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U602               | 8    |        | mul_i_1_1_8_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U257              | 3    |        | add_i12_1_1_8_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U603               | 8    |        | mul_i_1_1_8_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U258              | 3    |        | add_i12_1_1_8_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U604               | 8    |        | mul_i_1_1_8_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U259              | 3    |        | add_i12_1_1_8_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U605               | 8    |        | mul_i_1_1_8_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U260              | 3    |        | add_i12_1_1_8_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U606               | 8    |        | mul_i_1_1_8_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U261              | 3    |        | add_i12_1_1_8_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U607               | 8    |        | mul_i_1_1_8_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U262              | 3    |        | add_i12_1_1_8_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U608               | 8    |        | mul_i_1_1_8_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U263              | 3    |        | add_i12_1_1_8_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U609               | 8    |        | mul_i_1_1_8_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U264              | 3    |        | add_i12_1_1_8_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U610               | 8    |        | mul_i_1_1_8_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U265              | 3    |        | add_i12_1_1_8_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U611               | 8    |        | mul_i_1_1_8_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U266              | 3    |        | add_i12_1_1_8_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U612               | 8    |        | mul_i_1_1_8_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U267              | 3    |        | add_i12_1_1_8_10  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U613               | 8    |        | mul_i_1_1_8_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U268              | 3    |        | add_i12_1_1_8_11  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U614               | 8    |        | mul_i_1_1_8_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U269              | 3    |        | add_i12_1_1_8_12  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U615               | 8    |        | mul_i_1_1_8_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U270              | 3    |        | add_i12_1_1_8_13  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U616               | 8    |        | mul_i_1_1_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U286              | 3    |        | add_i12_1_1_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U617               | 8    |        | mul_i_1_1_9_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U287              | 3    |        | add_i12_1_1_9_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U618               | 8    |        | mul_i_1_1_9_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U288              | 3    |        | add_i12_1_1_9_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U619               | 8    |        | mul_i_1_1_9_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U289              | 3    |        | add_i12_1_1_9_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U620               | 8    |        | mul_i_1_1_9_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U290              | 3    |        | add_i12_1_1_9_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U621               | 8    |        | mul_i_1_1_9_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U291              | 3    |        | add_i12_1_1_9_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U622               | 8    |        | mul_i_1_1_9_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U292              | 3    |        | add_i12_1_1_9_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U623               | 8    |        | mul_i_1_1_9_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U293              | 3    |        | add_i12_1_1_9_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U624               | 8    |        | mul_i_1_1_9_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U294              | 3    |        | add_i12_1_1_9_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U625               | 8    |        | mul_i_1_1_9_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U295              | 3    |        | add_i12_1_1_9_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U626               | 8    |        | mul_i_1_1_9_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U296              | 3    |        | add_i12_1_1_9_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U627               | 8    |        | mul_i_1_1_9_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U297              | 3    |        | add_i12_1_1_9_10  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U628               | 8    |        | mul_i_1_1_9_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U298              | 3    |        | add_i12_1_1_9_11  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U629               | 8    |        | mul_i_1_1_9_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U299              | 3    |        | add_i12_1_1_9_12  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U630               | 8    |        | mul_i_1_1_9_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U300              | 3    |        | add_i12_1_1_9_13  | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U316              | 3    |        | add34_1_1         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U317              | 3    |        | add34_1_1_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U318              | 3    |        | add34_1_1_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U319              | 3    |        | add34_1_1_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U320              | 3    |        | add34_1_1_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U321              | 3    |        | add34_1_1_5       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U322              | 3    |        | add34_1_1_6       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U323              | 3    |        | add34_1_1_7       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U324              | 3    |        | add34_1_1_8       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U325              | 3    |        | add34_1_1_9       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U326              | 3    |        | add34_1_1_s       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U327              | 3    |        | add34_1_1_10      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U328              | 3    |        | add34_1_1_11      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U329              | 3    |        | add34_1_1_12      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U330              | 3    |        | add34_1_1_13      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U331               | 8    |        | mul_i_2           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add_i12_2         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U332               | 8    |        | mul_i_2_s         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_i12_2_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U333               | 8    |        | mul_i_2_15        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_i12_2_15      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U334               | 8    |        | mul_i_2_16        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_i12_2_16      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335               | 8    |        | mul_i_2_17        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_i12_2_17      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U336               | 8    |        | mul_i_2_18        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_i12_2_18      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U337               | 8    |        | mul_i_2_19        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_i12_2_19      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U338               | 8    |        | mul_i_2_20        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_i12_2_20      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U339               | 8    |        | mul_i_2_21        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_i12_2_21      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U340               | 8    |        | mul_i_2_22        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_i12_2_22      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U341               | 8    |        | mul_i_2_10        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_i12_2_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U342               | 8    |        | mul_i_2_11        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_i12_2_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U343               | 8    |        | mul_i_2_12        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_i12_2_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U344               | 8    |        | mul_i_2_13        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_i12_2_13      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345               | 8    |        | mul_i_2_14        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_i12_2_14      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U346               | 8    |        | mul_i_2_23        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_i12_2_23      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U347               | 8    |        | mul_i_2_1122_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_i12_2_1124_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U348               | 8    |        | mul_i_2_1122_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_i12_2_1124_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U349               | 8    |        | mul_i_2_1122_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_i12_2_1124_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U350               | 8    |        | mul_i_2_1122_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_i12_2_1124_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U351               | 8    |        | mul_i_2_1122_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_i12_2_1124_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U352               | 8    |        | mul_i_2_1122_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_i12_2_1124_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U353               | 8    |        | mul_i_2_1122_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_i12_2_1124_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U354               | 8    |        | mul_i_2_1122_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_i12_2_1124_8  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355               | 8    |        | mul_i_2_1122_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_i12_2_1124_9  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U356               | 8    |        | mul_i_2_1122_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_i12_2_1124_s  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U357               | 8    |        | mul_i_2_1122_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_i12_2_1124_10 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U358               | 8    |        | mul_i_2_1122_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_i12_2_1124_11 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U359               | 8    |        | mul_i_2_1122_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_i12_2_1124_12 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U360               | 8    |        | mul_i_2_1122_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_i12_2_1124_13 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U361               | 8    |        | mul_i_2_2         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_i12_2_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U362               | 8    |        | mul_i_2_2_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_i12_2_2_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U363               | 8    |        | mul_i_2_2_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_i12_2_2_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U364               | 8    |        | mul_i_2_2_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_i12_2_2_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U365               | 8    |        | mul_i_2_2_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_i12_2_2_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U366               | 8    |        | mul_i_2_2_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_i12_2_2_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U367               | 8    |        | mul_i_2_2_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_i12_2_2_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U368               | 8    |        | mul_i_2_2_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_i12_2_2_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U369               | 8    |        | mul_i_2_2_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_i12_2_2_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U370               | 8    |        | mul_i_2_2_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_i12_2_2_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U371               | 8    |        | mul_i_2_2_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_i12_2_2_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U372               | 8    |        | mul_i_2_2_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_i12_2_2_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U373               | 8    |        | mul_i_2_2_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_i12_2_2_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U374               | 8    |        | mul_i_2_2_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_i12_2_2_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U375               | 8    |        | mul_i_2_2_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_i12_2_2_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U376               | 8    |        | mul_i_2_3         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_i12_2_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U377               | 8    |        | mul_i_2_3_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_i12_2_3_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U378               | 8    |        | mul_i_2_3_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_i12_2_3_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U379               | 8    |        | mul_i_2_3_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_i12_2_3_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U380               | 8    |        | mul_i_2_3_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_i12_2_3_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U381               | 8    |        | mul_i_2_3_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_i12_2_3_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U382               | 8    |        | mul_i_2_3_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_i12_2_3_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U383               | 8    |        | mul_i_2_3_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_i12_2_3_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U384               | 8    |        | mul_i_2_3_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_i12_2_3_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U385               | 8    |        | mul_i_2_3_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_i12_2_3_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U386               | 8    |        | mul_i_2_3_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_i12_2_3_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U387               | 8    |        | mul_i_2_3_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_i12_2_3_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U388               | 8    |        | mul_i_2_3_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_i12_2_3_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U389               | 8    |        | mul_i_2_3_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_i12_2_3_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U390               | 8    |        | mul_i_2_3_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_i12_2_3_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U391               | 8    |        | mul_i_2_4         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add_i12_2_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U392               | 8    |        | mul_i_2_4_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add_i12_2_4_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U393               | 8    |        | mul_i_2_4_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add_i12_2_4_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U394               | 8    |        | mul_i_2_4_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add_i12_2_4_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U395               | 8    |        | mul_i_2_4_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add_i12_2_4_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U396               | 8    |        | mul_i_2_4_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add_i12_2_4_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U397               | 8    |        | mul_i_2_4_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add_i12_2_4_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U398               | 8    |        | mul_i_2_4_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add_i12_2_4_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U399               | 8    |        | mul_i_2_4_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add_i12_2_4_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U400               | 8    |        | mul_i_2_4_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add_i12_2_4_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U401               | 8    |        | mul_i_2_4_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add_i12_2_4_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U402               | 8    |        | mul_i_2_4_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add_i12_2_4_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U403               | 8    |        | mul_i_2_4_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add_i12_2_4_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U404               | 8    |        | mul_i_2_4_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add_i12_2_4_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U405               | 8    |        | mul_i_2_4_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add_i12_2_4_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U406               | 8    |        | mul_i_2_5         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add_i12_2_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U407               | 8    |        | mul_i_2_5_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add_i12_2_5_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U408               | 8    |        | mul_i_2_5_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add_i12_2_5_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U409               | 8    |        | mul_i_2_5_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add_i12_2_5_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U410               | 8    |        | mul_i_2_5_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add_i12_2_5_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U411               | 8    |        | mul_i_2_5_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add_i12_2_5_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U412               | 8    |        | mul_i_2_5_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add_i12_2_5_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U413               | 8    |        | mul_i_2_5_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add_i12_2_5_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U414               | 8    |        | mul_i_2_5_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add_i12_2_5_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U415               | 8    |        | mul_i_2_5_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add_i12_2_5_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U416               | 8    |        | mul_i_2_5_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add_i12_2_5_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U417               | 8    |        | mul_i_2_5_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add_i12_2_5_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U418               | 8    |        | mul_i_2_5_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add_i12_2_5_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U419               | 8    |        | mul_i_2_5_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add_i12_2_5_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U420               | 8    |        | mul_i_2_5_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add_i12_2_5_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U421               | 8    |        | mul_i_2_6         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U181              | 3    |        | add_i12_2_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U422               | 8    |        | mul_i_2_6_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U182              | 3    |        | add_i12_2_6_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U423               | 8    |        | mul_i_2_6_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U183              | 3    |        | add_i12_2_6_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U424               | 8    |        | mul_i_2_6_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U184              | 3    |        | add_i12_2_6_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U425               | 8    |        | mul_i_2_6_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U185              | 3    |        | add_i12_2_6_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U426               | 8    |        | mul_i_2_6_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U186              | 3    |        | add_i12_2_6_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U427               | 8    |        | mul_i_2_6_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U187              | 3    |        | add_i12_2_6_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U428               | 8    |        | mul_i_2_6_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U188              | 3    |        | add_i12_2_6_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U429               | 8    |        | mul_i_2_6_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U189              | 3    |        | add_i12_2_6_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U430               | 8    |        | mul_i_2_6_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U190              | 3    |        | add_i12_2_6_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U431               | 8    |        | mul_i_2_6_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U191              | 3    |        | add_i12_2_6_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U432               | 8    |        | mul_i_2_6_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U192              | 3    |        | add_i12_2_6_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U433               | 8    |        | mul_i_2_6_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U193              | 3    |        | add_i12_2_6_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U434               | 8    |        | mul_i_2_6_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U194              | 3    |        | add_i12_2_6_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U435               | 8    |        | mul_i_2_6_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U195              | 3    |        | add_i12_2_6_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U436               | 8    |        | mul_i_2_7         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U211              | 3    |        | add_i12_2_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U437               | 8    |        | mul_i_2_7_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U212              | 3    |        | add_i12_2_7_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U438               | 8    |        | mul_i_2_7_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U213              | 3    |        | add_i12_2_7_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U439               | 8    |        | mul_i_2_7_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U214              | 3    |        | add_i12_2_7_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U440               | 8    |        | mul_i_2_7_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U215              | 3    |        | add_i12_2_7_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U441               | 8    |        | mul_i_2_7_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U216              | 3    |        | add_i12_2_7_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U442               | 8    |        | mul_i_2_7_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U217              | 3    |        | add_i12_2_7_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U443               | 8    |        | mul_i_2_7_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U218              | 3    |        | add_i12_2_7_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U444               | 8    |        | mul_i_2_7_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U219              | 3    |        | add_i12_2_7_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U445               | 8    |        | mul_i_2_7_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U220              | 3    |        | add_i12_2_7_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U446               | 8    |        | mul_i_2_7_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U221              | 3    |        | add_i12_2_7_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U447               | 8    |        | mul_i_2_7_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U222              | 3    |        | add_i12_2_7_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U448               | 8    |        | mul_i_2_7_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U223              | 3    |        | add_i12_2_7_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U449               | 8    |        | mul_i_2_7_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U224              | 3    |        | add_i12_2_7_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U450               | 8    |        | mul_i_2_7_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U225              | 3    |        | add_i12_2_7_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U451               | 8    |        | mul_i_2_8         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U241              | 3    |        | add_i12_2_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U452               | 8    |        | mul_i_2_8_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U242              | 3    |        | add_i12_2_8_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U453               | 8    |        | mul_i_2_8_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U243              | 3    |        | add_i12_2_8_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U454               | 8    |        | mul_i_2_8_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U244              | 3    |        | add_i12_2_8_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U455               | 8    |        | mul_i_2_8_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U245              | 3    |        | add_i12_2_8_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U456               | 8    |        | mul_i_2_8_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U246              | 3    |        | add_i12_2_8_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U457               | 8    |        | mul_i_2_8_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U247              | 3    |        | add_i12_2_8_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U458               | 8    |        | mul_i_2_8_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U248              | 3    |        | add_i12_2_8_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U459               | 8    |        | mul_i_2_8_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U249              | 3    |        | add_i12_2_8_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U460               | 8    |        | mul_i_2_8_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U250              | 3    |        | add_i12_2_8_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U461               | 8    |        | mul_i_2_8_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U251              | 3    |        | add_i12_2_8_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U462               | 8    |        | mul_i_2_8_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U252              | 3    |        | add_i12_2_8_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U463               | 8    |        | mul_i_2_8_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U253              | 3    |        | add_i12_2_8_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U464               | 8    |        | mul_i_2_8_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U254              | 3    |        | add_i12_2_8_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U465               | 8    |        | mul_i_2_8_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U255              | 3    |        | add_i12_2_8_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U466               | 8    |        | mul_i_2_9         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U271              | 3    |        | add_i12_2_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U467               | 8    |        | mul_i_2_9_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U272              | 3    |        | add_i12_2_9_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U468               | 8    |        | mul_i_2_9_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U273              | 3    |        | add_i12_2_9_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U469               | 8    |        | mul_i_2_9_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U274              | 3    |        | add_i12_2_9_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U470               | 8    |        | mul_i_2_9_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U275              | 3    |        | add_i12_2_9_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U471               | 8    |        | mul_i_2_9_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U276              | 3    |        | add_i12_2_9_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U472               | 8    |        | mul_i_2_9_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U277              | 3    |        | add_i12_2_9_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U473               | 8    |        | mul_i_2_9_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U278              | 3    |        | add_i12_2_9_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U474               | 8    |        | mul_i_2_9_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U279              | 3    |        | add_i12_2_9_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U475               | 8    |        | mul_i_2_9_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U280              | 3    |        | add_i12_2_9_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U476               | 8    |        | mul_i_2_9_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U281              | 3    |        | add_i12_2_9_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U477               | 8    |        | mul_i_2_9_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U282              | 3    |        | add_i12_2_9_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U478               | 8    |        | mul_i_2_9_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U283              | 3    |        | add_i12_2_9_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U479               | 8    |        | mul_i_2_9_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U284              | 3    |        | add_i12_2_9_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U480               | 8    |        | mul_i_2_9_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U285              | 3    |        | add_i12_2_9_13    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U301              | 3    |        | add34_2           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U302              | 3    |        | add34_2_s         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U303              | 3    |        | add34_2_2         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U304              | 3    |        | add34_2_3         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U305              | 3    |        | add34_2_4         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U306              | 3    |        | add34_2_5         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U307              | 3    |        | add34_2_6         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U308              | 3    |        | add34_2_7         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U309              | 3    |        | add34_2_8         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U310              | 3    |        | add34_2_9         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U311              | 3    |        | add34_2_10        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U312              | 3    |        | add34_2_11        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U313              | 3    |        | add34_2_12        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U314              | 3    |        | add34_2_13        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U315              | 3    |        | add34_2_14        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U481               | 8    |        | mul_i_2_1         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_i12_2_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U482               | 8    |        | mul_i_2_1_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_i12_2_1_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U483               | 8    |        | mul_i_2_1_15      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_i12_2_1_15    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U484               | 8    |        | mul_i_2_1_16      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_i12_2_1_16    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U485               | 8    |        | mul_i_2_1_17      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_i12_2_1_17    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U486               | 8    |        | mul_i_2_1_18      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_i12_2_1_18    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U487               | 8    |        | mul_i_2_1_19      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_i12_2_1_19    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U488               | 8    |        | mul_i_2_1_20      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_i12_2_1_20    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U489               | 8    |        | mul_i_2_1_21      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_i12_2_1_21    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U490               | 8    |        | mul_i_2_1_22      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_i12_2_1_22    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U491               | 8    |        | mul_i_2_1_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_i12_2_1_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U492               | 8    |        | mul_i_2_1_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_i12_2_1_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U493               | 8    |        | mul_i_2_1_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_i12_2_1_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U494               | 8    |        | mul_i_2_1_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_i12_2_1_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U495               | 8    |        | mul_i_2_1_14      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_i12_2_1_14    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U496               | 8    |        | mul_i_2_1_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_i12_2_1_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U497               | 8    |        | mul_i_2_1_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_i12_2_1_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U498               | 8    |        | mul_i_2_1_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_i12_2_1_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U499               | 8    |        | mul_i_2_1_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_i12_2_1_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U500               | 8    |        | mul_i_2_1_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_i12_2_1_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U501               | 8    |        | mul_i_2_1_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_i12_2_1_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U502               | 8    |        | mul_i_2_1_1_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_i12_2_1_1_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U503               | 8    |        | mul_i_2_1_1_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_i12_2_1_1_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U504               | 8    |        | mul_i_2_1_1_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_i12_2_1_1_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U505               | 8    |        | mul_i_2_1_1_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_i12_2_1_1_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U506               | 8    |        | mul_i_2_1_1_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_i12_2_1_1_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U507               | 8    |        | mul_i_2_1_1_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_i12_2_1_1_10  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U508               | 8    |        | mul_i_2_1_1_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_i12_2_1_1_11  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U509               | 8    |        | mul_i_2_1_1_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_i12_2_1_1_12  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U510               | 8    |        | mul_i_2_1_1_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_i12_2_1_1_13  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U511               | 8    |        | mul_i_2_1_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_i12_2_1_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U512               | 8    |        | mul_i_2_1_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_i12_2_1_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U513               | 8    |        | mul_i_2_1_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_i12_2_1_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U514               | 8    |        | mul_i_2_1_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_i12_2_1_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U515               | 8    |        | mul_i_2_1_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_i12_2_1_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U516               | 8    |        | mul_i_2_1_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_i12_2_1_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U517               | 8    |        | mul_i_2_1_2_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_i12_2_1_2_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U518               | 8    |        | mul_i_2_1_2_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_i12_2_1_2_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U519               | 8    |        | mul_i_2_1_2_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_i12_2_1_2_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U520               | 8    |        | mul_i_2_1_2_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_i12_2_1_2_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U521               | 8    |        | mul_i_2_1_2_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_i12_2_1_2_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U522               | 8    |        | mul_i_2_1_2_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_i12_2_1_2_10  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U523               | 8    |        | mul_i_2_1_2_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_i12_2_1_2_11  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U524               | 8    |        | mul_i_2_1_2_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_i12_2_1_2_12  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U525               | 8    |        | mul_i_2_1_2_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_i12_2_1_2_13  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U526               | 8    |        | mul_i_2_1_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_i12_2_1_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U527               | 8    |        | mul_i_2_1_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_i12_2_1_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U528               | 8    |        | mul_i_2_1_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_i12_2_1_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U529               | 8    |        | mul_i_2_1_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_i12_2_1_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U530               | 8    |        | mul_i_2_1_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_i12_2_1_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U531               | 8    |        | mul_i_2_1_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_i12_2_1_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U532               | 8    |        | mul_i_2_1_3_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_i12_2_1_3_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U533               | 8    |        | mul_i_2_1_3_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_i12_2_1_3_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U534               | 8    |        | mul_i_2_1_3_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_i12_2_1_3_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U535               | 8    |        | mul_i_2_1_3_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_i12_2_1_3_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U536               | 8    |        | mul_i_2_1_3_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_i12_2_1_3_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U537               | 8    |        | mul_i_2_1_3_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_i12_2_1_3_10  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U538               | 8    |        | mul_i_2_1_3_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_i12_2_1_3_11  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U539               | 8    |        | mul_i_2_1_3_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_i12_2_1_3_12  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U540               | 8    |        | mul_i_2_1_3_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_i12_2_1_3_13  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U541               | 8    |        | mul_i_2_1_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add_i12_2_1_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U542               | 8    |        | mul_i_2_1_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add_i12_2_1_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U543               | 8    |        | mul_i_2_1_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add_i12_2_1_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U544               | 8    |        | mul_i_2_1_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add_i12_2_1_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U545               | 8    |        | mul_i_2_1_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add_i12_2_1_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U546               | 8    |        | mul_i_2_1_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add_i12_2_1_4_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U547               | 8    |        | mul_i_2_1_4_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add_i12_2_1_4_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U548               | 8    |        | mul_i_2_1_4_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add_i12_2_1_4_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U549               | 8    |        | mul_i_2_1_4_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add_i12_2_1_4_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U550               | 8    |        | mul_i_2_1_4_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add_i12_2_1_4_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U551               | 8    |        | mul_i_2_1_4_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add_i12_2_1_4_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U552               | 8    |        | mul_i_2_1_4_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add_i12_2_1_4_10  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U553               | 8    |        | mul_i_2_1_4_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add_i12_2_1_4_11  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U554               | 8    |        | mul_i_2_1_4_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add_i12_2_1_4_12  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U555               | 8    |        | mul_i_2_1_4_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add_i12_2_1_4_13  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U556               | 8    |        | mul_i_2_1_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add_i12_2_1_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U557               | 8    |        | mul_i_2_1_5_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add_i12_2_1_5_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U558               | 8    |        | mul_i_2_1_5_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add_i12_2_1_5_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U559               | 8    |        | mul_i_2_1_5_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add_i12_2_1_5_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U560               | 8    |        | mul_i_2_1_5_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add_i12_2_1_5_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U561               | 8    |        | mul_i_2_1_5_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add_i12_2_1_5_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U562               | 8    |        | mul_i_2_1_5_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add_i12_2_1_5_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U563               | 8    |        | mul_i_2_1_5_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add_i12_2_1_5_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U564               | 8    |        | mul_i_2_1_5_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add_i12_2_1_5_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U565               | 8    |        | mul_i_2_1_5_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add_i12_2_1_5_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U566               | 8    |        | mul_i_2_1_5_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add_i12_2_1_5_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U567               | 8    |        | mul_i_2_1_5_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add_i12_2_1_5_10  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U568               | 8    |        | mul_i_2_1_5_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add_i12_2_1_5_11  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U569               | 8    |        | mul_i_2_1_5_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add_i12_2_1_5_12  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U570               | 8    |        | mul_i_2_1_5_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add_i12_2_1_5_13  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U571               | 8    |        | mul_i_2_1_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U196              | 3    |        | add_i12_2_1_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U572               | 8    |        | mul_i_2_1_6_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U197              | 3    |        | add_i12_2_1_6_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U573               | 8    |        | mul_i_2_1_6_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U198              | 3    |        | add_i12_2_1_6_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U574               | 8    |        | mul_i_2_1_6_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U199              | 3    |        | add_i12_2_1_6_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U575               | 8    |        | mul_i_2_1_6_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U200              | 3    |        | add_i12_2_1_6_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U576               | 8    |        | mul_i_2_1_6_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U201              | 3    |        | add_i12_2_1_6_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U577               | 8    |        | mul_i_2_1_6_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U202              | 3    |        | add_i12_2_1_6_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U578               | 8    |        | mul_i_2_1_6_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U203              | 3    |        | add_i12_2_1_6_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U579               | 8    |        | mul_i_2_1_6_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U204              | 3    |        | add_i12_2_1_6_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U580               | 8    |        | mul_i_2_1_6_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U205              | 3    |        | add_i12_2_1_6_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U581               | 8    |        | mul_i_2_1_6_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U206              | 3    |        | add_i12_2_1_6_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U582               | 8    |        | mul_i_2_1_6_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U207              | 3    |        | add_i12_2_1_6_10  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U583               | 8    |        | mul_i_2_1_6_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U208              | 3    |        | add_i12_2_1_6_11  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U584               | 8    |        | mul_i_2_1_6_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U209              | 3    |        | add_i12_2_1_6_12  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U585               | 8    |        | mul_i_2_1_6_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U210              | 3    |        | add_i12_2_1_6_13  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U586               | 8    |        | mul_i_2_1_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U226              | 3    |        | add_i12_2_1_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U587               | 8    |        | mul_i_2_1_7_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U227              | 3    |        | add_i12_2_1_7_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U588               | 8    |        | mul_i_2_1_7_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U228              | 3    |        | add_i12_2_1_7_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U589               | 8    |        | mul_i_2_1_7_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U229              | 3    |        | add_i12_2_1_7_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U590               | 8    |        | mul_i_2_1_7_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U230              | 3    |        | add_i12_2_1_7_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U591               | 8    |        | mul_i_2_1_7_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U231              | 3    |        | add_i12_2_1_7_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U592               | 8    |        | mul_i_2_1_7_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U232              | 3    |        | add_i12_2_1_7_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U593               | 8    |        | mul_i_2_1_7_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U233              | 3    |        | add_i12_2_1_7_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U594               | 8    |        | mul_i_2_1_7_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U234              | 3    |        | add_i12_2_1_7_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U595               | 8    |        | mul_i_2_1_7_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U235              | 3    |        | add_i12_2_1_7_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U596               | 8    |        | mul_i_2_1_7_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U236              | 3    |        | add_i12_2_1_7_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U597               | 8    |        | mul_i_2_1_7_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U237              | 3    |        | add_i12_2_1_7_10  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U598               | 8    |        | mul_i_2_1_7_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U238              | 3    |        | add_i12_2_1_7_11  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U599               | 8    |        | mul_i_2_1_7_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U239              | 3    |        | add_i12_2_1_7_12  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U600               | 8    |        | mul_i_2_1_7_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U240              | 3    |        | add_i12_2_1_7_13  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U601               | 8    |        | mul_i_2_1_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U256              | 3    |        | add_i12_2_1_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U602               | 8    |        | mul_i_2_1_8_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U257              | 3    |        | add_i12_2_1_8_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U603               | 8    |        | mul_i_2_1_8_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U258              | 3    |        | add_i12_2_1_8_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U604               | 8    |        | mul_i_2_1_8_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U259              | 3    |        | add_i12_2_1_8_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U605               | 8    |        | mul_i_2_1_8_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U260              | 3    |        | add_i12_2_1_8_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U606               | 8    |        | mul_i_2_1_8_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U261              | 3    |        | add_i12_2_1_8_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U607               | 8    |        | mul_i_2_1_8_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U262              | 3    |        | add_i12_2_1_8_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U608               | 8    |        | mul_i_2_1_8_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U263              | 3    |        | add_i12_2_1_8_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U609               | 8    |        | mul_i_2_1_8_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U264              | 3    |        | add_i12_2_1_8_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U610               | 8    |        | mul_i_2_1_8_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U265              | 3    |        | add_i12_2_1_8_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U611               | 8    |        | mul_i_2_1_8_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U266              | 3    |        | add_i12_2_1_8_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U612               | 8    |        | mul_i_2_1_8_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U267              | 3    |        | add_i12_2_1_8_10  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U613               | 8    |        | mul_i_2_1_8_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U268              | 3    |        | add_i12_2_1_8_11  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U614               | 8    |        | mul_i_2_1_8_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U269              | 3    |        | add_i12_2_1_8_12  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U615               | 8    |        | mul_i_2_1_8_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U270              | 3    |        | add_i12_2_1_8_13  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U616               | 8    |        | mul_i_2_1_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U286              | 3    |        | add_i12_2_1_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U617               | 8    |        | mul_i_2_1_9_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U287              | 3    |        | add_i12_2_1_9_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U618               | 8    |        | mul_i_2_1_9_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U288              | 3    |        | add_i12_2_1_9_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U619               | 8    |        | mul_i_2_1_9_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U289              | 3    |        | add_i12_2_1_9_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U620               | 8    |        | mul_i_2_1_9_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U290              | 3    |        | add_i12_2_1_9_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U621               | 8    |        | mul_i_2_1_9_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U291              | 3    |        | add_i12_2_1_9_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U622               | 8    |        | mul_i_2_1_9_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U292              | 3    |        | add_i12_2_1_9_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U623               | 8    |        | mul_i_2_1_9_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U293              | 3    |        | add_i12_2_1_9_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U624               | 8    |        | mul_i_2_1_9_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U294              | 3    |        | add_i12_2_1_9_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U625               | 8    |        | mul_i_2_1_9_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U295              | 3    |        | add_i12_2_1_9_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U626               | 8    |        | mul_i_2_1_9_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U296              | 3    |        | add_i12_2_1_9_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U627               | 8    |        | mul_i_2_1_9_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U297              | 3    |        | add_i12_2_1_9_10  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U628               | 8    |        | mul_i_2_1_9_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U298              | 3    |        | add_i12_2_1_9_11  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U629               | 8    |        | mul_i_2_1_9_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U299              | 3    |        | add_i12_2_1_9_12  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U630               | 8    |        | mul_i_2_1_9_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U300              | 3    |        | add_i12_2_1_9_13  | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U316              | 3    |        | add34_2_1         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U317              | 3    |        | add34_2_1_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U318              | 3    |        | add34_2_1_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U319              | 3    |        | add34_2_1_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U320              | 3    |        | add34_2_1_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U321              | 3    |        | add34_2_1_5       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U322              | 3    |        | add34_2_1_6       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U323              | 3    |        | add34_2_1_7       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U324              | 3    |        | add34_2_1_8       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U325              | 3    |        | add34_2_1_9       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U326              | 3    |        | add34_2_1_s       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U327              | 3    |        | add34_2_1_10      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U328              | 3    |        | add34_2_1_11      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U329              | 3    |        | add34_2_1_12      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U330              | 3    |        | add34_2_1_13      | dadd | fulldsp | 4       |
|    add_ln46_20_fu_10842_p2                          | -    |        | add_ln46_20       | add  | fabric  | 0       |
+-----------------------------------------------------+------+--------+-------------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------+------------------------------------------------------------+
| Type            | Options                             | Location                                                   |
+-----------------+-------------------------------------+------------------------------------------------------------+
| inline          |                                     | ../doitgen/generate/doitgen.cpp:4 in process_a_tile        |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:6 in process_a_tile        |
| inline          |                                     | ../doitgen/generate/doitgen.cpp:12 in load_c4_tile         |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:14 in load_c4_tile         |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:16 in load_c4_tile         |
| inline          |                                     | ../doitgen/generate/doitgen.cpp:23 in compute_partial_sum  |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:25 in compute_partial_sum  |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:27 in compute_partial_sum  |
| interface       | m_axi port=A depth=15000            | ../doitgen/generate/doitgen.cpp:34 in doitgen, A           |
| interface       | m_axi port=C4 depth=900             | ../doitgen/generate/doitgen.cpp:35 in doitgen, C4          |
| interface       | m_axi port=sum depth=30             | ../doitgen/generate/doitgen.cpp:36 in doitgen, sum         |
| array_partition | variable=sum complete dim=1         | ../doitgen/generate/doitgen.cpp:37 in doitgen, sum         |
| array_partition | variable=A cyclic factor=10 dim=3   | ../doitgen/generate/doitgen.cpp:38 in doitgen, A           |
| array_partition | variable=C4 cyclic factor=15 dim=2  | ../doitgen/generate/doitgen.cpp:39 in doitgen, C4          |
| array_partition | variable=sum_buffer complete dim=2  | ../doitgen/generate/doitgen.cpp:42 in doitgen, sum_buffer  |
| loop_flatten    |                                     | ../doitgen/generate/doitgen.cpp:45 in doitgen              |
| pipeline        | II=1                                | ../doitgen/generate/doitgen.cpp:47 in doitgen              |
| unroll          | factor=15                           | ../doitgen/generate/doitgen.cpp:53 in doitgen              |
| array_partition | variable=local_A complete dim=1     | ../doitgen/generate/doitgen.cpp:59 in doitgen, local_A     |
| array_partition | variable=local_C4 complete dim=2    | ../doitgen/generate/doitgen.cpp:64 in doitgen, local_C4    |
| array_partition | variable=partial_sum complete dim=1 | ../doitgen/generate/doitgen.cpp:68 in doitgen, partial_sum |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:72 in doitgen              |
| unroll          | factor=15                           | ../doitgen/generate/doitgen.cpp:79 in doitgen              |
+-----------------+-------------------------------------+------------------------------------------------------------+


