INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/ASL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/ASR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/LSL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/LSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/addbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/addition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/bitwiseAND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitwiseAND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/bitwiseOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitwiseOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/decrement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/increment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module increment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/invert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module invert
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/leq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/m161.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m161
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/m21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/m41.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m41
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/subtraction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/zero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zero
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/lab_1/lab_1.srcs/sim_1/new/alu16_tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu16_tb2
