ccip_std_afu.json

C:${FPGA_BBB_CCI_SRC}/BBB_ccip_mux/hw/sim/mux_simfiles.list


+incdir+.
config_defs.vh
cpu_if_defs.vh
general_defs.vh
nic_defs.vh
rpc_defs.vh

async_fifo_channel.sv
nic_counters.sv
pulse_gen.sv
single_clock_wr_ram.sv

top_level.sv
ccip_async_shim.sv
ccip_afifo_channel.sv
ccip_async_activity_cnt.sv

ccip_std_afu.sv
ccip_mmio.sv
ccip_polling.sv
connection_manager.sv
nic.sv
rpc.sv

acl_arb2.v
acl_arb_intf.v
acl_atomics_arb_stall.v
acl_atomics_nostall.v
acl_avm_to_ic.v
acl_data_fifo.v
acl_debug_mem.v
acl_enable_sink.v
acl_fifo.v
acl_finish_signal_chain_element.v
acl_ic_intf.v
acl_ic_master_endpoint.v
acl_ic_rrp_reg.v
acl_ic_slave_endpoint.v
acl_ic_slave_rrp.v
acl_ic_slave_wrp.v
acl_ic_to_avm.v
acl_ic_wrp_reg.v
acl_id_iterator.v
acl_kernel_finish_detector.v
acl_ll_fifo.v
acl_ll_ram_fifo.v
acl_loop_limiter.v
acl_multistage_accumulator.v
acl_multistage_adder.v
acl_pipeline.v
acl_pop.v
acl_push.v
acl_shift_register.v
acl_staging_reg.v
acl_start_signal_chain_element.v
acl_stream_fifo.v
acl_task_copy_finish_detector.v
acl_toggle_detect.v
acl_token_fifo_counter.v
acl_valid_fifo_counter.v
acl_work_group_dispatcher.v
acl_work_group_limiter.v
acl_work_item_iterator.v
altera_rand_gen_basic_block_0.v
altera_rand_gen_basic_block_1.v
altera_rand_gen_function.v
altera_rand_gen_function_wrapper.v
altera_rand_gen_internal.v
altera_rand_gen.v
rand_gen.v
rng_module_altera_rand_gen_160_uinfc3a.sv
rng_module.v
st_top.v
