{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1504405913276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504405913277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep  2 20:31:53 2017 " "Processing started: Sat Sep  2 20:31:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504405913277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405913277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultipleCoreFilter -c MultipleCoreFilter " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultipleCoreFilter -c MultipleCoreFilter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405913277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1504405914302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1504405914302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/multicore.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/multicore.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore " "Found entity 1: multicore" {  } { { "multicore/synthesis/multicore.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "multicore/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "multicore/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_irq_mapper " "Found entity 1: multicore_irq_mapper" {  } { { "multicore/synthesis/submodules/multicore_irq_mapper.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0 " "Found entity 1: multicore_mm_interconnect_0" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter_004" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_avalon_st_adapter " "Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "multicore/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "multicore/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_rsp_mux_001 " "Found entity 1: multicore_mm_interconnect_0_rsp_mux_001" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "multicore/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929101 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "multicore/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_rsp_mux " "Found entity 1: multicore_mm_interconnect_0_rsp_mux" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_rsp_demux_001 " "Found entity 1: multicore_mm_interconnect_0_rsp_demux_001" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_rsp_demux " "Found entity 1: multicore_mm_interconnect_0_rsp_demux" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_cmd_mux_001 " "Found entity 1: multicore_mm_interconnect_0_cmd_mux_001" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_cmd_mux " "Found entity 1: multicore_mm_interconnect_0_cmd_mux" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_cmd_demux_001 " "Found entity 1: multicore_mm_interconnect_0_cmd_demux_001" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_cmd_demux " "Found entity 1: multicore_mm_interconnect_0_cmd_demux" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929114 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929114 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929114 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929114 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504405929118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "multicore/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "multicore/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504405929121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "multicore/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "multicore/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "multicore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "multicore/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929124 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504405929125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504405929125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_006_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_006_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929125 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_006 " "Found entity 2: multicore_mm_interconnect_0_router_006" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504405929126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504405929126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_003_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_003_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929127 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_003 " "Found entity 2: multicore_mm_interconnect_0_router_003" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504405929127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504405929127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_002_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_002_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929128 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_002 " "Found entity 2: multicore_mm_interconnect_0_router_002" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504405929128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504405929128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_001_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_001_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929129 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_001 " "Found entity 2: multicore_mm_interconnect_0_router_001" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504405929130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504405929130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929130 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router " "Found entity 2: multicore_mm_interconnect_0_router" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "multicore/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "multicore/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "multicore/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "multicore/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "multicore/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_sdram_input_efifo_module " "Found entity 1: multicore_sdram_input_efifo_module" {  } { { "multicore/synthesis/submodules/multicore_sdram.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929141 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_sdram " "Found entity 2: multicore_sdram" {  } { { "multicore/synthesis/submodules/multicore_sdram.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929141 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multicore_sdram_test_component.v(236) " "Verilog HDL warning at multicore_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "multicore/synthesis/submodules/multicore_sdram_test_component.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1504405929142 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multicore_sdram_test_component.v(237) " "Verilog HDL warning at multicore_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "multicore/synthesis/submodules/multicore_sdram_test_component.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1504405929142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_sdram_test_component_ram_module " "Found entity 1: multicore_sdram_test_component_ram_module" {  } { { "multicore/synthesis/submodules/multicore_sdram_test_component.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929142 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_sdram_test_component " "Found entity 2: multicore_sdram_test_component" {  } { { "multicore/synthesis/submodules/multicore_sdram_test_component.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_onchip.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_onchip.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_onchip " "Found entity 1: multicore_onchip" {  } { { "multicore/synthesis/submodules/multicore_onchip.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_onchip.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_nios " "Found entity 1: multicore_nios" {  } { { "multicore/synthesis/submodules/multicore_nios.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file multicore/synthesis/submodules/multicore_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_nios_cpu_register_bank_a_module " "Found entity 1: multicore_nios_cpu_register_bank_a_module" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_nios_cpu_register_bank_b_module " "Found entity 2: multicore_nios_cpu_register_bank_b_module" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "3 multicore_nios_cpu_nios2_oci_debug " "Found entity 3: multicore_nios_cpu_nios2_oci_debug" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "4 multicore_nios_cpu_nios2_oci_break " "Found entity 4: multicore_nios_cpu_nios2_oci_break" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "5 multicore_nios_cpu_nios2_oci_xbrk " "Found entity 5: multicore_nios_cpu_nios2_oci_xbrk" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "6 multicore_nios_cpu_nios2_oci_dbrk " "Found entity 6: multicore_nios_cpu_nios2_oci_dbrk" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "7 multicore_nios_cpu_nios2_oci_itrace " "Found entity 7: multicore_nios_cpu_nios2_oci_itrace" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "8 multicore_nios_cpu_nios2_oci_td_mode " "Found entity 8: multicore_nios_cpu_nios2_oci_td_mode" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "9 multicore_nios_cpu_nios2_oci_dtrace " "Found entity 9: multicore_nios_cpu_nios2_oci_dtrace" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "10 multicore_nios_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: multicore_nios_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "11 multicore_nios_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: multicore_nios_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "12 multicore_nios_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: multicore_nios_cpu_nios2_oci_fifo_cnt_inc" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "13 multicore_nios_cpu_nios2_oci_fifo " "Found entity 13: multicore_nios_cpu_nios2_oci_fifo" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "14 multicore_nios_cpu_nios2_oci_pib " "Found entity 14: multicore_nios_cpu_nios2_oci_pib" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "15 multicore_nios_cpu_nios2_oci_im " "Found entity 15: multicore_nios_cpu_nios2_oci_im" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "16 multicore_nios_cpu_nios2_performance_monitors " "Found entity 16: multicore_nios_cpu_nios2_performance_monitors" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "17 multicore_nios_cpu_nios2_avalon_reg " "Found entity 17: multicore_nios_cpu_nios2_avalon_reg" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "18 multicore_nios_cpu_ociram_sp_ram_module " "Found entity 18: multicore_nios_cpu_ociram_sp_ram_module" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "19 multicore_nios_cpu_nios2_ocimem " "Found entity 19: multicore_nios_cpu_nios2_ocimem" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "20 multicore_nios_cpu_nios2_oci " "Found entity 20: multicore_nios_cpu_nios2_oci" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""} { "Info" "ISGN_ENTITY_NAME" "21 multicore_nios_cpu " "Found entity 21: multicore_nios_cpu" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_nios_cpu_debug_slave_wrapper " "Found entity 1: multicore_nios_cpu_debug_slave_wrapper" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_nios_cpu_test_bench " "Found entity 1: multicore_nios_cpu_test_bench" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu_test_bench.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_nios_cpu_debug_slave_tck " "Found entity 1: multicore_nios_cpu_debug_slave_tck" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_tck.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_nios_cpu_debug_slave_sysclk " "Found entity 1: multicore_nios_cpu_debug_slave_sysclk" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_sysclk.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_leds " "Found entity 1: multicore_leds" {  } { { "multicore/synthesis/submodules/multicore_leds.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file multicore/synthesis/submodules/multicore_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_jtag_uart_0_sim_scfifo_w " "Found entity 1: multicore_jtag_uart_0_sim_scfifo_w" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929166 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_jtag_uart_0_scfifo_w " "Found entity 2: multicore_jtag_uart_0_scfifo_w" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929166 ""} { "Info" "ISGN_ENTITY_NAME" "3 multicore_jtag_uart_0_sim_scfifo_r " "Found entity 3: multicore_jtag_uart_0_sim_scfifo_r" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929166 ""} { "Info" "ISGN_ENTITY_NAME" "4 multicore_jtag_uart_0_scfifo_r " "Found entity 4: multicore_jtag_uart_0_scfifo_r" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929166 ""} { "Info" "ISGN_ENTITY_NAME" "5 multicore_jtag_uart_0 " "Found entity 5: multicore_jtag_uart_0" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_clocks " "Found entity 1: multicore_clocks" {  } { { "multicore/synthesis/submodules/multicore_clocks.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "multicore/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_clocks_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_clocks_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_clocks_sys_pll " "Found entity 1: multicore_clocks_sys_pll" {  } { { "multicore/synthesis/submodules/multicore_clocks_sys_pll.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405929169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405929169 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "multicore_sdram.v(318) " "Verilog HDL or VHDL warning at multicore_sdram.v(318): conditional expression evaluates to a constant" {  } { { "multicore/synthesis/submodules/multicore_sdram.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504405929187 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "multicore_sdram.v(328) " "Verilog HDL or VHDL warning at multicore_sdram.v(328): conditional expression evaluates to a constant" {  } { { "multicore/synthesis/submodules/multicore_sdram.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504405929187 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "multicore_sdram.v(338) " "Verilog HDL or VHDL warning at multicore_sdram.v(338): conditional expression evaluates to a constant" {  } { { "multicore/synthesis/submodules/multicore_sdram.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504405929187 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "multicore_sdram.v(682) " "Verilog HDL or VHDL warning at multicore_sdram.v(682): conditional expression evaluates to a constant" {  } { { "multicore/synthesis/submodules/multicore_sdram.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504405929189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicore " "Elaborating entity \"multicore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1504405929334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_clocks multicore_clocks:clocks " "Elaborating entity \"multicore_clocks\" for hierarchy \"multicore_clocks:clocks\"" {  } { { "multicore/synthesis/multicore.v" "clocks" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405929373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_clocks_sys_pll multicore_clocks:clocks\|multicore_clocks_sys_pll:sys_pll " "Elaborating entity \"multicore_clocks_sys_pll\" for hierarchy \"multicore_clocks:clocks\|multicore_clocks_sys_pll:sys_pll\"" {  } { { "multicore/synthesis/submodules/multicore_clocks.v" "sys_pll" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405929378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll multicore_clocks:clocks\|multicore_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"multicore_clocks:clocks\|multicore_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "multicore/synthesis/submodules/multicore_clocks_sys_pll.v" "altera_pll_i" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405929413 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1504405929435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_clocks:clocks\|multicore_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"multicore_clocks:clocks\|multicore_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "multicore/synthesis/submodules/multicore_clocks_sys_pll.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405929477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_clocks:clocks\|multicore_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"multicore_clocks:clocks\|multicore_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405929478 ""}  } { { "multicore/synthesis/submodules/multicore_clocks_sys_pll.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504405929478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal multicore_clocks:clocks\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"multicore_clocks:clocks\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "multicore/synthesis/submodules/multicore_clocks.v" "reset_from_locked" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405929481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_jtag_uart_0 multicore_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"multicore_jtag_uart_0\" for hierarchy \"multicore_jtag_uart_0:jtag_uart_0\"" {  } { { "multicore/synthesis/multicore.v" "jtag_uart_0" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405929485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_jtag_uart_0_scfifo_w multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w " "Elaborating entity \"multicore_jtag_uart_0_scfifo_w\" for hierarchy \"multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\"" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart_0.v" "the_multicore_jtag_uart_0_scfifo_w" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405929500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart_0.v" "wfifo" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405930231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405930236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405930236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405930236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405930236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405930236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405930236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405930236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405930236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405930236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405930236 ""}  } { { "multicore/synthesis/submodules/multicore_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504405930236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405930316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405930316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405930317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405930323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405930323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405930324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405930329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405930329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405930330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405930375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405930375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405930376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405930466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405930466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405930467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405930536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405930536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405930537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_jtag_uart_0_scfifo_r multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r " "Elaborating entity \"multicore_jtag_uart_0_scfifo_r\" for hierarchy \"multicore_jtag_uart_0:jtag_uart_0\|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r\"" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart_0.v" "the_multicore_jtag_uart_0_scfifo_r" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405930545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic multicore_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"multicore_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart_0.v" "multicore_jtag_uart_0_alt_jtag_atlantic" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405930854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"multicore_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405930880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"multicore_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405930881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405930881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405930881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405930881 ""}  } { { "multicore/synthesis/submodules/multicore_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504405930881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint multicore_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"multicore_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405931553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multicore_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst multicore_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"multicore_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"multicore_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "multicore/synthesis/submodules/multicore_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405931569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint multicore_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"multicore_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405931579 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multicore_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep multicore_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"multicore_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"multicore_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multicore_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "multicore/synthesis/submodules/multicore_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405931591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_leds multicore_leds:leds " "Elaborating entity \"multicore_leds\" for hierarchy \"multicore_leds:leds\"" {  } { { "multicore/synthesis/multicore.v" "leds" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405931594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios multicore_nios:nios " "Elaborating entity \"multicore_nios\" for hierarchy \"multicore_nios:nios\"" {  } { { "multicore/synthesis/multicore.v" "nios" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405931600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu multicore_nios:nios\|multicore_nios_cpu:cpu " "Elaborating entity \"multicore_nios_cpu\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\"" {  } { { "multicore/synthesis/submodules/multicore_nios.v" "cpu" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405931611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_test_bench multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_test_bench:the_multicore_nios_cpu_test_bench " "Elaborating entity \"multicore_nios_cpu_test_bench\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_test_bench:the_multicore_nios_cpu_test_bench\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_multicore_nios_cpu_test_bench" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405931748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_register_bank_a_module multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a " "Elaborating entity \"multicore_nios_cpu_register_bank_a_module\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "multicore_nios_cpu_register_bank_a" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405931761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_altsyncram" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405931787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405931799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405931800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405931800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405931800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405931800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405931800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405931800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405931800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405931800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405931800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405931800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405931800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405931800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405931800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405931800 ""}  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504405931800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405931867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405931867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405931868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_register_bank_b_module multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_register_bank_b_module:multicore_nios_cpu_register_bank_b " "Elaborating entity \"multicore_nios_cpu_register_bank_b_module\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_register_bank_b_module:multicore_nios_cpu_register_bank_b\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "multicore_nios_cpu_register_bank_b" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405931891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_nios2_oci multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci " "Elaborating entity \"multicore_nios_cpu_nios2_oci\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_multicore_nios_cpu_nios2_oci" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405931906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_nios2_oci_debug multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug " "Elaborating entity \"multicore_nios_cpu_nios2_oci_debug\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_multicore_nios_cpu_nios2_oci_debug" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405931936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_altera_std_synchronizer" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405931950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405931954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_debug:the_multicore_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405931954 ""}  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504405931954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_nios2_oci_break multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_break:the_multicore_nios_cpu_nios2_oci_break " "Elaborating entity \"multicore_nios_cpu_nios2_oci_break\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_break:the_multicore_nios_cpu_nios2_oci_break\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_multicore_nios_cpu_nios2_oci_break" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405931956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_nios2_oci_xbrk multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_xbrk:the_multicore_nios_cpu_nios2_oci_xbrk " "Elaborating entity \"multicore_nios_cpu_nios2_oci_xbrk\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_xbrk:the_multicore_nios_cpu_nios2_oci_xbrk\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_multicore_nios_cpu_nios2_oci_xbrk" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_nios2_oci_dbrk multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_dbrk:the_multicore_nios_cpu_nios2_oci_dbrk " "Elaborating entity \"multicore_nios_cpu_nios2_oci_dbrk\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_dbrk:the_multicore_nios_cpu_nios2_oci_dbrk\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_multicore_nios_cpu_nios2_oci_dbrk" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_nios2_oci_itrace multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_itrace:the_multicore_nios_cpu_nios2_oci_itrace " "Elaborating entity \"multicore_nios_cpu_nios2_oci_itrace\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_itrace:the_multicore_nios_cpu_nios2_oci_itrace\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_multicore_nios_cpu_nios2_oci_itrace" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_nios2_oci_dtrace multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_dtrace:the_multicore_nios_cpu_nios2_oci_dtrace " "Elaborating entity \"multicore_nios_cpu_nios2_oci_dtrace\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_dtrace:the_multicore_nios_cpu_nios2_oci_dtrace\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_multicore_nios_cpu_nios2_oci_dtrace" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_nios2_oci_td_mode multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_dtrace:the_multicore_nios_cpu_nios2_oci_dtrace\|multicore_nios_cpu_nios2_oci_td_mode:multicore_nios_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"multicore_nios_cpu_nios2_oci_td_mode\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_dtrace:the_multicore_nios_cpu_nios2_oci_dtrace\|multicore_nios_cpu_nios2_oci_td_mode:multicore_nios_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "multicore_nios_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_nios2_oci_fifo multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_fifo:the_multicore_nios_cpu_nios2_oci_fifo " "Elaborating entity \"multicore_nios_cpu_nios2_oci_fifo\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_fifo:the_multicore_nios_cpu_nios2_oci_fifo\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_multicore_nios_cpu_nios2_oci_fifo" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_nios2_oci_compute_input_tm_cnt multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_fifo:the_multicore_nios_cpu_nios2_oci_fifo\|multicore_nios_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_nios_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"multicore_nios_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_fifo:the_multicore_nios_cpu_nios2_oci_fifo\|multicore_nios_cpu_nios2_oci_compute_input_tm_cnt:the_multicore_nios_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_multicore_nios_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_nios2_oci_fifo_wrptr_inc multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_fifo:the_multicore_nios_cpu_nios2_oci_fifo\|multicore_nios_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_nios_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"multicore_nios_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_fifo:the_multicore_nios_cpu_nios2_oci_fifo\|multicore_nios_cpu_nios2_oci_fifo_wrptr_inc:the_multicore_nios_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_multicore_nios_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_nios2_oci_fifo_cnt_inc multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_fifo:the_multicore_nios_cpu_nios2_oci_fifo\|multicore_nios_cpu_nios2_oci_fifo_cnt_inc:the_multicore_nios_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"multicore_nios_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_fifo:the_multicore_nios_cpu_nios2_oci_fifo\|multicore_nios_cpu_nios2_oci_fifo_cnt_inc:the_multicore_nios_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_multicore_nios_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_nios2_oci_pib multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_pib:the_multicore_nios_cpu_nios2_oci_pib " "Elaborating entity \"multicore_nios_cpu_nios2_oci_pib\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_pib:the_multicore_nios_cpu_nios2_oci_pib\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_multicore_nios_cpu_nios2_oci_pib" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_nios2_oci_im multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_im:the_multicore_nios_cpu_nios2_oci_im " "Elaborating entity \"multicore_nios_cpu_nios2_oci_im\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_oci_im:the_multicore_nios_cpu_nios2_oci_im\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_multicore_nios_cpu_nios2_oci_im" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_nios2_avalon_reg multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg " "Elaborating entity \"multicore_nios_cpu_nios2_avalon_reg\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_avalon_reg:the_multicore_nios_cpu_nios2_avalon_reg\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_multicore_nios_cpu_nios2_avalon_reg" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_nios2_ocimem multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem " "Elaborating entity \"multicore_nios_cpu_nios2_ocimem\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_multicore_nios_cpu_nios2_ocimem" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_ociram_sp_ram_module multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem\|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram " "Elaborating entity \"multicore_nios_cpu_ociram_sp_ram_module\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem\|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "multicore_nios_cpu_ociram_sp_ram" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem\|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem\|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_altsyncram" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem\|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem\|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem\|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem\|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932256 ""}  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504405932256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405932308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405932308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem\|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem\|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_debug_slave_wrapper multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper " "Elaborating entity \"multicore_nios_cpu_debug_slave_wrapper\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu.v" "the_multicore_nios_cpu_debug_slave_wrapper" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_debug_slave_tck multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck " "Elaborating entity \"multicore_nios_cpu_debug_slave_tck\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|multicore_nios_cpu_debug_slave_tck:the_multicore_nios_cpu_debug_slave_tck\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v" "the_multicore_nios_cpu_debug_slave_tck" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_nios_cpu_debug_slave_sysclk multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk " "Elaborating entity \"multicore_nios_cpu_debug_slave_sysclk\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|multicore_nios_cpu_debug_slave_sysclk:the_multicore_nios_cpu_debug_slave_sysclk\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v" "the_multicore_nios_cpu_debug_slave_sysclk" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v" "multicore_nios_cpu_debug_slave_phy" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy\"" {  } { { "multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy " "Instantiated megafunction \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932442 ""}  } { { "multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504405932442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932443 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"multicore_nios:nios\|multicore_nios_cpu:cpu\|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci\|multicore_nios_cpu_debug_slave_wrapper:the_multicore_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multicore_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_onchip multicore_onchip:onchip " "Elaborating entity \"multicore_onchip\" for hierarchy \"multicore_onchip:onchip\"" {  } { { "multicore/synthesis/multicore.v" "onchip" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multicore_onchip:onchip\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"multicore_onchip:onchip\|altsyncram:the_altsyncram\"" {  } { { "multicore/synthesis/submodules/multicore_onchip.v" "the_altsyncram" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_onchip.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_onchip:onchip\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"multicore_onchip:onchip\|altsyncram:the_altsyncram\"" {  } { { "multicore/synthesis/submodules/multicore_onchip.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_onchip.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_onchip:onchip\|altsyncram:the_altsyncram " "Instantiated megafunction \"multicore_onchip:onchip\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file multicore_onchip.hex " "Parameter \"init_file\" = \"multicore_onchip.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405932759 ""}  } { { "multicore/synthesis/submodules/multicore_onchip.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_onchip.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504405932759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hkm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hkm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hkm1 " "Found entity 1: altsyncram_hkm1" {  } { { "db/altsyncram_hkm1.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_hkm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405932811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405932811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hkm1 multicore_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_hkm1:auto_generated " "Elaborating entity \"altsyncram_hkm1\" for hierarchy \"multicore_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_hkm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_sdram multicore_sdram:sdram " "Elaborating entity \"multicore_sdram\" for hierarchy \"multicore_sdram:sdram\"" {  } { { "multicore/synthesis/multicore.v" "sdram" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_sdram_input_efifo_module multicore_sdram:sdram\|multicore_sdram_input_efifo_module:the_multicore_sdram_input_efifo_module " "Elaborating entity \"multicore_sdram_input_efifo_module\" for hierarchy \"multicore_sdram:sdram\|multicore_sdram_input_efifo_module:the_multicore_sdram_input_efifo_module\"" {  } { { "multicore/synthesis/submodules/multicore_sdram.v" "the_multicore_sdram_input_efifo_module" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0 multicore_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"multicore_mm_interconnect_0\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\"" {  } { { "multicore/synthesis/multicore.v" "mm_interconnect_0" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405932994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "nios_data_master_translator" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "nios_instruction_master_translator" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "nios_debug_mem_slave_translator" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_s1_translator\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "onchip_s1_translator" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "leds_s1_translator" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "nios_data_master_agent" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "nios_instruction_master_agent" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "multicore/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 1186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "sdram_s1_agent" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "multicore/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 1727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router:router " "Elaborating entity \"multicore_mm_interconnect_0_router\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router:router\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router:router\|multicore_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router:router\|multicore_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_001 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"multicore_mm_interconnect_0_router_001\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_001:router_001\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_001" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_001_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_001:router_001\|multicore_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_001_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_001:router_001\|multicore_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_002 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"multicore_mm_interconnect_0_router_002\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_002:router_002\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_002" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_002_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_002:router_002\|multicore_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_002_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_002:router_002\|multicore_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_003 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"multicore_mm_interconnect_0_router_003\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_003:router_003\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_003" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 1791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_003_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_003:router_003\|multicore_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_003_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_003:router_003\|multicore_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_006 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"multicore_mm_interconnect_0_router_006\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_006:router_006\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "router_006" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_router_006_default_decode multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_006:router_006\|multicore_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"multicore_mm_interconnect_0_router_006_default_decode\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_router_006:router_006\|multicore_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 1889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_cmd_demux multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"multicore_mm_interconnect_0_cmd_demux\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cmd_demux" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_cmd_demux_001 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"multicore_mm_interconnect_0_cmd_demux_001\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 1959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_cmd_mux multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"multicore_mm_interconnect_0_cmd_mux\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cmd_mux" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 1976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_cmd_mux_001 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"multicore_mm_interconnect_0_cmd_mux_001\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 1999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "multicore/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_rsp_demux multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"multicore_mm_interconnect_0_rsp_demux\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "rsp_demux" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 2079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_rsp_demux_001 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"multicore_mm_interconnect_0_rsp_demux_001\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 2102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_rsp_mux multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"multicore_mm_interconnect_0_rsp_mux\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "rsp_mux" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "multicore/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_rsp_mux_001 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"multicore_mm_interconnect_0_rsp_mux_001\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "multicore/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933891 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "multicore/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1504405933905 "|multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "multicore/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1504405933906 "|multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "multicore/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1504405933907 "|multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 2367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_avalon_st_adapter multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"multicore_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 2396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405933991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_avalon_st_adapter_004 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"multicore_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 2512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405934005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"multicore_mm_interconnect_0:mm_interconnect_0\|multicore_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405934010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_irq_mapper multicore_irq_mapper:irq_mapper " "Elaborating entity \"multicore_irq_mapper\" for hierarchy \"multicore_irq_mapper:irq_mapper\"" {  } { { "multicore/synthesis/multicore.v" "irq_mapper" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405934015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "multicore/synthesis/multicore.v" "rst_controller" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405934018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "multicore/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405934026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "multicore/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405934031 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1504405935783 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.09.02.20:32:22 Progress: Loading sldc78877da/alt_sld_fab_wrapper_hw.tcl " "2017.09.02.20:32:22 Progress: Loading sldc78877da/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405942032 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405945386 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405945645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405946892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405947026 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405947195 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405947404 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405947410 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405947411 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1504405948112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc78877da/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc78877da/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc78877da/alt_sld_fab.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405948407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405948407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405948524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405948524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405948525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405948525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405948610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405948610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405948725 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405948725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405948725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405948810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405948810 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504405952379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504405952379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504405952379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504405952379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504405952379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504405952379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504405952379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504405952379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504405952379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504405952379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504405952379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504405952379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504405952379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504405952379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504405952379 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1504405952379 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1504405952379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405952427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"multicore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405952427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405952427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405952427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405952427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405952427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405952427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405952427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405952427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405952427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405952427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405952427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405952427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405952427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405952427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504405952427 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504405952427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504405952474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405952474 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1504405953001 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "multicore/synthesis/multicore.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore/synthesis/multicore.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504405954429 "|multicore|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1504405954429 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405954674 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "333 " "333 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1504405956441 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405956760 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/output_files/MultipleCoreFilter.map.smsg " "Generated suppressed messages file /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/output_files/MultipleCoreFilter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405957297 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 2 0 0 " "Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1504405960492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504405960492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2417 " "Implemented 2417 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1504405960954 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1504405960954 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1504405960954 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2201 " "Implemented 2201 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1504405960954 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1504405960954 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1504405960954 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1504405960954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1178 " "Peak virtual memory: 1178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504405961007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep  2 20:32:41 2017 " "Processing ended: Sat Sep  2 20:32:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504405961007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504405961007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504405961007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1504405961007 ""}
