$date
	Sat Sep 23 17:59:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Example_1_ $end
$var wire 2 ! Flag [0:1] $end
$var reg 2 " Status [0:1] $end
$scope module DUT $end
$var wire 2 # Status [0:1] $end
$var reg 2 $ Flag [0:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#100
b1 "
b1 #
#200
b10 "
b10 #
#300
b1 !
b1 $
b11 "
b11 #
#400
b0 !
b0 $
b0 "
b0 #
