{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743963707831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743963707832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr  6 15:21:47 2025 " "Processing started: Sun Apr  6 15:21:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743963707832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743963707832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hexadacimaisverilog -c Hexadacimaisverilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off Hexadacimaisverilog -c Hexadacimaisverilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743963707832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743963708072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743963708072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexamenosig.v 1 1 " "Found 1 design units, including 1 entities, in source file hexamenosig.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexaMenoSig " "Found entity 1: HexaMenoSig" {  } { { "HexaMenoSig.v" "" { Text "C:/Users/cauen/Documents/UEFS/Tentativa2/HexaMenoSig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743963712383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743963712383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexamaisig.v 1 1 " "Found 1 design units, including 1 entities, in source file hexamaisig.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexaMaiSig " "Found entity 1: HexaMaiSig" {  } { { "HexaMaiSig.v" "" { Text "C:/Users/cauen/Documents/UEFS/Tentativa2/HexaMaiSig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743963712385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743963712385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MODULE " "Found entity 1: TOP_MODULE" {  } { { "TOP_MODULE.v" "" { Text "C:/Users/cauen/Documents/UEFS/Tentativa2/TOP_MODULE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743963712386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743963712386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a caractere.v(2) " "Verilog HDL Declaration information at caractere.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "caractere.v" "" { Text "C:/Users/cauen/Documents/UEFS/Tentativa2/caractere.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743963712387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b caractere.v(2) " "Verilog HDL Declaration information at caractere.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "caractere.v" "" { Text "C:/Users/cauen/Documents/UEFS/Tentativa2/caractere.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743963712387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c caractere.v(2) " "Verilog HDL Declaration information at caractere.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "caractere.v" "" { Text "C:/Users/cauen/Documents/UEFS/Tentativa2/caractere.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743963712387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d caractere.v(2) " "Verilog HDL Declaration information at caractere.v(2): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "caractere.v" "" { Text "C:/Users/cauen/Documents/UEFS/Tentativa2/caractere.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743963712387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e caractere.v(2) " "Verilog HDL Declaration information at caractere.v(2): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "caractere.v" "" { Text "C:/Users/cauen/Documents/UEFS/Tentativa2/caractere.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743963712387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caractere.v 1 1 " "Found 1 design units, including 1 entities, in source file caractere.v" { { "Info" "ISGN_ENTITY_NAME" "1 caractere " "Found entity 1: caractere" {  } { { "caractere.v" "" { Text "C:/Users/cauen/Documents/UEFS/Tentativa2/caractere.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743963712387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743963712387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binario.v 1 1 " "Found 1 design units, including 1 entities, in source file binario.v" { { "Info" "ISGN_ENTITY_NAME" "1 binario " "Found entity 1: binario" {  } { { "binario.v" "" { Text "C:/Users/cauen/Documents/UEFS/Tentativa2/binario.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743963712389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743963712389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_MODULE " "Elaborating entity \"TOP_MODULE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743963712417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexaMaiSig HexaMaiSig:DISPLAY02 " "Elaborating entity \"HexaMaiSig\" for hierarchy \"HexaMaiSig:DISPLAY02\"" {  } { { "TOP_MODULE.v" "DISPLAY02" { Text "C:/Users/cauen/Documents/UEFS/Tentativa2/TOP_MODULE.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743963712444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexaMenoSig HexaMenoSig:DISPLAY01 " "Elaborating entity \"HexaMenoSig\" for hierarchy \"HexaMenoSig:DISPLAY01\"" {  } { { "TOP_MODULE.v" "DISPLAY01" { Text "C:/Users/cauen/Documents/UEFS/Tentativa2/TOP_MODULE.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743963712452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caractere caractere:DISPLAY03 " "Elaborating entity \"caractere\" for hierarchy \"caractere:DISPLAY03\"" {  } { { "TOP_MODULE.v" "DISPLAY03" { Text "C:/Users/cauen/Documents/UEFS/Tentativa2/TOP_MODULE.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743963712463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binario binario:LEDS " "Elaborating entity \"binario\" for hierarchy \"binario:LEDS\"" {  } { { "TOP_MODULE.v" "LEDS" { Text "C:/Users/cauen/Documents/UEFS/Tentativa2/TOP_MODULE.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743963712473 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Disp2\[4\] VCC " "Pin \"Disp2\[4\]\" is stuck at VCC" {  } { { "TOP_MODULE.v" "" { Text "C:/Users/cauen/Documents/UEFS/Tentativa2/TOP_MODULE.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743963712777 "|TOP_MODULE|Disp2[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743963712777 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743963712810 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cauen/Documents/UEFS/Tentativa2/output_files/Hexadacimaisverilog.map.smsg " "Generated suppressed messages file C:/Users/cauen/Documents/UEFS/Tentativa2/output_files/Hexadacimaisverilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743963713034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743963713138 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743963713138 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743963713193 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743963713193 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743963713193 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743963713193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743963713211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr  6 15:21:53 2025 " "Processing ended: Sun Apr  6 15:21:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743963713211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743963713211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743963713211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743963713211 ""}
