ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 4
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"SPI_1_SPI.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SPI_1_SpiPostEnable,"ax",%progbits
  18              		.align	1
  19              		.global	SPI_1_SpiPostEnable
  20              		.code	16
  21              		.thumb_func
  22              		.type	SPI_1_SpiPostEnable, %function
  23              	SPI_1_SpiPostEnable:
  24              	.LFB1:
  25              		.file 1 ".\\Generated_Source\\PSoC4\\SPI_1_SPI.c"
   1:.\Generated_Source\PSoC4/SPI_1_SPI.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * File Name: SPI_1_SPI.c
   3:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Version 3.10
   4:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
   5:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Description:
   6:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  SPI mode.
   8:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
   9:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Note:
  10:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
  11:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************
  12:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Copyright 2013-2015, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  18:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #include "SPI_1_PVT.h"
  19:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #include "SPI_1_SPI_UART_PVT.h"
  20:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  21:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if(SPI_1_SCB_MODE_UNCONFIG_CONST_CFG)
  22:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  23:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /***************************************
  24:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Configuration Structure Initialization
  25:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     ***************************************/
  26:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  27:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     const SPI_1_SPI_INIT_STRUCT SPI_1_configSpi =
  28:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
  29:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_MODE,
  30:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_SUB_MODE,
  31:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CLOCK_MODE,
  32:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_OVS_FACTOR,
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 2


  33:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_MEDIAN_FILTER_ENABLE,
  34:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_LATE_MISO_SAMPLE_ENABLE,
  35:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_WAKE_ENABLE,
  36:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_RX_DATA_BITS_NUM,
  37:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_TX_DATA_BITS_NUM,
  38:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_BITS_ORDER,
  39:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_TRANSFER_SEPARATION,
  40:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         0u,
  41:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         NULL,
  42:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         0u,
  43:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         NULL,
  44:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint32) SPI_1_SCB_IRQ_INTERNAL,
  45:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_INTR_RX_MASK,
  46:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_RX_TRIGGER_LEVEL,
  47:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_INTR_TX_MASK,
  48:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_TX_TRIGGER_LEVEL,
  49:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint8) SPI_1_SPI_BYTE_MODE_ENABLE,
  50:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint8) SPI_1_SPI_FREE_RUN_SCLK_ENABLE,
  51:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint8) SPI_1_SPI_SS_POLARITY
  52:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     };
  53:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  54:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  55:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
  56:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SpiInit
  57:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     ********************************************************************************
  58:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  59:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Summary:
  60:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Configures the SCB for the SPI operation.
  61:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  62:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Parameters:
  63:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  config:  Pointer to a structure that contains the following ordered list of
  64:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *           fields. These fields match the selections available in the
  65:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *           customizer.
  66:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  67:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Return:
  68:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  None
  69:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  70:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
  71:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiInit(const SPI_1_SPI_INIT_STRUCT *config)
  72:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
  73:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         if(NULL == config)
  74:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         {
  75:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  76:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         }
  77:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         else
  78:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         {
  79:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure pins */
  80:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SetPins(SPI_1_SCB_MODE_SPI, config->mode, SPI_1_DUMMY_PARAM);
  81:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  82:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Store internal configuration */
  83:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_scbMode       = (uint8) SPI_1_SCB_MODE_SPI;
  84:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_scbEnableWake = (uint8) config->enableWake;
  85:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_scbEnableIntr = (uint8) config->enableInterrupt;
  86:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  87:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Set RX direction internal variables */
  88:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBuffer      =         config->rxBuffer;
  89:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxDataBits    = (uint8) config->rxDataBits;
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 3


  90:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferSize  = (uint8) config->rxBufferSize;
  91:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  92:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Set TX direction internal variables */
  93:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBuffer      =         config->txBuffer;
  94:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txDataBits    = (uint8) config->txDataBits;
  95:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBufferSize  = (uint8) config->txBufferSize;
  96:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  97:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure SPI interface */
  98:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_CTRL_REG     = SPI_1_GET_CTRL_OVS(config->oversample)           |
  99:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 100:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 101:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_CTRL_SPI;
 102:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 103:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SPI_CTRL_REG = SPI_1_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 104:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 105:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                                                           SPI_1_SPI_MODE_TI_PRECEDE
 106:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)    
 107:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateS
 108:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRu
 109:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)  
 110:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SUB_MODE      (config->submode)     
 111:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 112:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 113:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure RX direction */
 114:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_RX_CTRL_REG     =  SPI_1_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 115:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_GET_RX_CTRL_BIT_ORDER (config->bitOrder)     
 116:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_GET_RX_CTRL_MEDIAN    (config->enableMedianFi
 117:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_SPI_RX_CTRL;
 118:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 119:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_RX_FIFO_CTRL_REG = SPI_1_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 120:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 121:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure TX direction */
 122:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_TX_CTRL_REG      = SPI_1_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 123:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 124:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_SPI_TX_CTRL;
 125:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 126:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_TX_FIFO_CTRL_REG = SPI_1_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 127:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 128:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 129:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntDisable    (SPI_1_ISR_NUMBER);
 130:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntSetPriority(SPI_1_ISR_NUMBER, SPI_1_ISR_PRIORITY);
 131:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             (void) CyIntSetVector(SPI_1_ISR_NUMBER, &SPI_1_SPI_UART_ISR);
 132:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 133:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure interrupt sources */
 134:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_I2C_EC_MASK_REG = SPI_1_NO_INTR_SOURCES;
 135:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_SPI_EC_MASK_REG = SPI_1_NO_INTR_SOURCES;
 136:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_SLAVE_MASK_REG  = SPI_1_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 137:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_MASTER_MASK_REG = SPI_1_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 138:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_RX_MASK_REG     = SPI_1_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 139:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_TX_MASK_REG     = SPI_1_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
 140:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 141:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Set active SS0 */
 142:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SpiSetActiveSlaveSelect(SPI_1_SPI_SLAVE_SELECT0);
 143:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 144:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Clear RX buffer indexes */
 145:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferHead     = 0u;
 146:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferTail     = 0u;
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 4


 147:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferOverflow = 0u;
 148:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 149:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Clear TX buffer indexes */
 150:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBufferHead = 0u;
 151:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBufferTail = 0u;
 152:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         }
 153:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 154:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 155:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #else
 156:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 157:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
 158:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SpiInit
 159:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     ********************************************************************************
 160:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 161:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Summary:
 162:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Configures the SCB for the SPI operation.
 163:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 164:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Parameters:
 165:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  None
 166:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 167:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Return:
 168:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  None
 169:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 170:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
 171:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiInit(void)
 172:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 173:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure SPI interface */
 174:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_CTRL_REG     = SPI_1_SPI_DEFAULT_CTRL;
 175:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CTRL_REG = SPI_1_SPI_DEFAULT_SPI_CTRL;
 176:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 177:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure TX and RX direction */
 178:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_RX_CTRL_REG      = SPI_1_SPI_DEFAULT_RX_CTRL;
 179:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_RX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_RX_FIFO_CTRL;
 180:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 181:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure TX and RX direction */
 182:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_TX_CTRL_REG      = SPI_1_SPI_DEFAULT_TX_CTRL;
 183:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_TX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_TX_FIFO_CTRL;
 184:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 185:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 186:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if(SPI_1_SCB_IRQ_INTERNAL)
 187:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntDisable    (SPI_1_ISR_NUMBER);
 188:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntSetPriority(SPI_1_ISR_NUMBER, SPI_1_ISR_PRIORITY);
 189:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             (void) CyIntSetVector(SPI_1_ISR_NUMBER, &SPI_1_SPI_UART_ISR);
 190:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SCB_IRQ_INTERNAL) */
 191:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 192:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure interrupt sources */
 193:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_I2C_EC_MASK_REG = SPI_1_SPI_DEFAULT_INTR_I2C_EC_MASK;
 194:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SPI_EC_MASK_REG = SPI_1_SPI_DEFAULT_INTR_SPI_EC_MASK;
 195:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SLAVE_MASK_REG  = SPI_1_SPI_DEFAULT_INTR_SLAVE_MASK;
 196:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_MASTER_MASK_REG = SPI_1_SPI_DEFAULT_INTR_MASTER_MASK;
 197:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_RX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_RX_MASK;
 198:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_TX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_TX_MASK;
 199:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 200:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set active SS0 for master */
 201:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_CONST)
 202:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SpiSetActiveSlaveSelect(SPI_1_SPI_SLAVE_SELECT0);
 203:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_CONST) */
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 5


 204:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 205:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if(SPI_1_INTERNAL_RX_SW_BUFFER_CONST)
 206:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_rxBufferHead     = 0u;
 207:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_rxBufferTail     = 0u;
 208:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_rxBufferOverflow = 0u;
 209:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_INTERNAL_RX_SW_BUFFER_CONST) */
 210:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 211:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if(SPI_1_INTERNAL_TX_SW_BUFFER_CONST)
 212:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_txBufferHead = 0u;
 213:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_txBufferTail = 0u;
 214:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_INTERNAL_TX_SW_BUFFER_CONST) */
 215:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 216:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 217:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 218:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 219:.\Generated_Source\PSoC4/SPI_1_SPI.c **** /*******************************************************************************
 220:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Function Name: SPI_1_SpiPostEnable
 221:.\Generated_Source\PSoC4/SPI_1_SPI.c **** ********************************************************************************
 222:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 223:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Summary:
 224:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 225:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  to be controlled by the SCB SPI.
 226:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 227:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Parameters:
 228:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  None
 229:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 230:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Return:
 231:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  None
 232:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 233:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************/
 234:.\Generated_Source\PSoC4/SPI_1_SPI.c **** void SPI_1_SpiPostEnable(void)
 235:.\Generated_Source\PSoC4/SPI_1_SPI.c **** {
  26              		.loc 1 235 0
  27              		.cfi_startproc
 236:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if(SPI_1_SCB_MODE_UNCONFIG_CONST_CFG)
 237:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 238:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     if (SPI_1_CHECK_SPI_MASTER)
 239:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 240:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SCLK_PIN)
 241:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 242:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_HSIOM_REG, SPI_1_SCLK_HSIOM_MASK,
 243:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SCLK_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 244:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SCLK_PIN) */
 245:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 246:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS0_PIN)
 247:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 248:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS0_HSIOM_REG, SPI_1_SS0_HSIOM_MASK,
 249:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS0_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 250:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS0_PIN) */
 251:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 252:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS1_PIN)
 253:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 254:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS1_HSIOM_REG, SPI_1_SS1_HSIOM_MASK,
 255:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS1_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 256:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS1_PIN) */
 257:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 258:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS2_PIN)
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 6


 259:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 260:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS2_HSIOM_REG, SPI_1_SS2_HSIOM_MASK,
 261:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS2_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 262:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS2_PIN) */
 263:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 264:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS3_PIN)
 265:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 266:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS3_HSIOM_REG, SPI_1_SS3_HSIOM_MASK,
 267:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS3_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 268:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS3_PIN) */
 269:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 270:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 271:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #else
 272:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 273:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SCLK_PIN)
 274:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set SCB SPI to drive output pin */
 275:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_M_HSIOM_REG, SPI_1_SCLK_M_HSIOM_MASK,
  28              		.loc 1 275 0
  29 0000 F021     		mov	r1, #240
  30 0002 054B     		ldr	r3, .L2
  31 0004 0901     		lsl	r1, r1, #4
  32 0006 1A68     		ldr	r2, [r3]
 276:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SCLK_M_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 277:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_MISO_SDA_TX_PIN_PIN) */
 278:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 279:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS0_PIN)
 280:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set SCB SPI to drive output pin */
 281:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS0_M_HSIOM_REG, SPI_1_SS0_M_HSIOM_MASK,
 282:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS0_M_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 283:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS0_PIN) */
 284:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 285:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS1_PIN)
 286:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set SCB SPI to drive output pin */
 287:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS1_M_HSIOM_REG, SPI_1_SS1_M_HSIOM_MASK,
 288:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS1_M_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 289:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS1_PIN) */
 290:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 291:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS2_PIN)
 292:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set SCB SPI to drive output pin */
 293:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS2_M_HSIOM_REG, SPI_1_SS2_M_HSIOM_MASK,
 294:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS2_M_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 295:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS2_PIN) */
 296:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 297:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS3_PIN)
 298:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set SCB SPI to drive output pin */
 299:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS3_M_HSIOM_REG, SPI_1_SS3_M_HSIOM_MASK,
 300:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS3_M_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
 301:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS3_PIN) */
 302:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 303:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 304:.\Generated_Source\PSoC4/SPI_1_SPI.c **** }
  33              		.loc 1 304 0
  34              		@ sp needed
 275:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SCLK_M_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
  35              		.loc 1 275 0
  36 0008 0A43     		orr	r2, r1
 281:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS0_M_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 7


  37              		.loc 1 281 0
  38 000a F021     		mov	r1, #240
 275:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SCLK_M_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
  39              		.loc 1 275 0
  40 000c 1A60     		str	r2, [r3]
 281:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS0_M_HSIOM_POS, SPI_1_HSIOM_SPI_SEL);
  41              		.loc 1 281 0
  42 000e 1A68     		ldr	r2, [r3]
  43 0010 0902     		lsl	r1, r1, #8
  44 0012 0A43     		orr	r2, r1
  45 0014 1A60     		str	r2, [r3]
  46              		.loc 1 304 0
  47 0016 7047     		bx	lr
  48              	.L3:
  49              		.align	2
  50              	.L2:
  51 0018 10000140 		.word	1073807376
  52              		.cfi_endproc
  53              	.LFE1:
  54              		.size	SPI_1_SpiPostEnable, .-SPI_1_SpiPostEnable
  55              		.section	.text.SPI_1_SpiStop,"ax",%progbits
  56              		.align	1
  57              		.global	SPI_1_SpiStop
  58              		.code	16
  59              		.thumb_func
  60              		.type	SPI_1_SpiStop, %function
  61              	SPI_1_SpiStop:
  62              	.LFB2:
 305:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 306:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 307:.\Generated_Source\PSoC4/SPI_1_SPI.c **** /*******************************************************************************
 308:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Function Name: SPI_1_SpiStop
 309:.\Generated_Source\PSoC4/SPI_1_SPI.c **** ********************************************************************************
 310:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 311:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Summary:
 312:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) to
 313:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  keep them inactive after the block is disabled. The output pins are
 314:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  controlled by the GPIO data register.
 315:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 316:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Parameters:
 317:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  None
 318:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 319:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Return:
 320:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  None
 321:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 322:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************/
 323:.\Generated_Source\PSoC4/SPI_1_SPI.c **** void SPI_1_SpiStop(void)
 324:.\Generated_Source\PSoC4/SPI_1_SPI.c **** {
  63              		.loc 1 324 0
  64              		.cfi_startproc
  65 0000 38B5     		push	{r3, r4, r5, lr}
  66              		.cfi_def_cfa_offset 16
  67              		.cfi_offset 3, -16
  68              		.cfi_offset 4, -12
  69              		.cfi_offset 5, -8
  70              		.cfi_offset 14, -4
 325:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if(SPI_1_SCB_MODE_UNCONFIG_CONST_CFG)
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 8


 326:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 327:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     if (SPI_1_CHECK_SPI_MASTER)
 328:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 329:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SCLK_PIN)
 330:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 331:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_sclk_Write(SPI_1_GET_SPI_SCLK_INACTIVE);
 332:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 333:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 334:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_HSIOM_REG, SPI_1_SCLK_HSIOM_MASK,
 335:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SCLK_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 336:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_MISO_SDA_TX_PIN_PIN) */
 337:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 338:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS0_PIN)
 339:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 340:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss0_Write(SPI_1_GET_SPI_SS0_INACTIVE);
 341:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 342:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 343:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS0_HSIOM_REG, SPI_1_SS0_HSIOM_MASK,
 344:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS0_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 345:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS0_PIN) */
 346:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 347:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS1_PIN)
 348:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 349:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss1_Write(SPI_1_GET_SPI_SS1_INACTIVE);
 350:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 351:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 352:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS1_HSIOM_REG, SPI_1_SS1_HSIOM_MASK,
 353:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS1_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 354:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS1_PIN) */
 355:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 356:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS2_PIN)
 357:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 358:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss2_Write(SPI_1_GET_SPI_SS2_INACTIVE);
 359:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 360:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 361:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS2_HSIOM_REG, SPI_1_SS2_HSIOM_MASK,
 362:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS2_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 363:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS2_PIN) */
 364:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 365:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS3_PIN)
 366:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 367:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss3_Write(SPI_1_GET_SPI_SS3_INACTIVE);
 368:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 369:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 370:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS3_HSIOM_REG, SPI_1_SS3_HSIOM_MASK,
 371:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS3_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 372:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS3_PIN) */
 373:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 374:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 375:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #else
 376:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 377:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SCLK_PIN)
 378:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 379:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_sclk_m_Write(SPI_1_GET_SPI_SCLK_INACTIVE);
  71              		.loc 1 379 0
  72 0002 0125     		mov	r5, #1
  73 0004 094B     		ldr	r3, .L5
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 9


 380:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 381:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 382:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_M_HSIOM_REG, SPI_1_SCLK_M_HSIOM_MASK,
  74              		.loc 1 382 0
  75 0006 0A4C     		ldr	r4, .L5+4
 379:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  76              		.loc 1 379 0
  77 0008 1868     		ldr	r0, [r3]
 383:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SCLK_M_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 384:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_MISO_SDA_TX_PIN_PIN) */
 385:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 386:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS0_PIN)
 387:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 388:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss0_m_Write(SPI_1_GET_SPI_SS0_INACTIVE);
 389:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 390:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 391:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS0_M_HSIOM_REG, SPI_1_SS0_M_HSIOM_MASK,
 392:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS0_M_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 393:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS0_PIN) */
 394:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 395:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS1_PIN)
 396:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 397:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss1_m_Write(SPI_1_GET_SPI_SS1_INACTIVE);
 398:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 399:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 400:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS1_M_HSIOM_REG, SPI_1_SS1_M_HSIOM_MASK,
 401:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS1_M_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 402:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS1_PIN) */
 403:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 404:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS2_PIN)
 405:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 406:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss2_m_Write(SPI_1_GET_SPI_SS2_INACTIVE);
 407:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 408:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 409:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS2_M_HSIOM_REG, SPI_1_SS2_M_HSIOM_MASK,
 410:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS2_M_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 411:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS2_PIN) */
 412:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 413:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS3_PIN)
 414:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 415:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss3_m_Write(SPI_1_GET_SPI_SS3_INACTIVE);
 416:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 417:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 418:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS3_M_HSIOM_REG, SPI_1_SS3_M_HSIOM_MASK,
 419:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS3_M_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
 420:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS3_PIN) */
 421:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 422:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 423:.\Generated_Source\PSoC4/SPI_1_SPI.c **** }
  78              		.loc 1 423 0
  79              		@ sp needed
 379:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  80              		.loc 1 379 0
  81 000a C008     		lsr	r0, r0, #3
  82 000c 2840     		and	r0, r5
  83 000e FFF7FEFF 		bl	SPI_1_sclk_m_Write
  84              	.LVL0:
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 10


 382:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SCLK_M_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
  85              		.loc 1 382 0
  86 0012 2268     		ldr	r2, [r4]
  87 0014 074B     		ldr	r3, .L5+8
 388:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  88              		.loc 1 388 0
  89 0016 281C     		mov	r0, r5
 382:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SCLK_M_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
  90              		.loc 1 382 0
  91 0018 1340     		and	r3, r2
  92 001a 2360     		str	r3, [r4]
 388:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  93              		.loc 1 388 0
  94 001c FFF7FEFF 		bl	SPI_1_ss0_m_Write
  95              	.LVL1:
 391:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS0_M_HSIOM_POS, SPI_1_HSIOM_GPIO_SEL);
  96              		.loc 1 391 0
  97 0020 2268     		ldr	r2, [r4]
  98 0022 054B     		ldr	r3, .L5+12
  99 0024 1340     		and	r3, r2
 100 0026 2360     		str	r3, [r4]
 101              		.loc 1 423 0
 102 0028 38BD     		pop	{r3, r4, r5, pc}
 103              	.L6:
 104 002a C046     		.align	2
 105              	.L5:
 106 002c 20000640 		.word	1074135072
 107 0030 10000140 		.word	1073807376
 108 0034 FFF0FFFF 		.word	-3841
 109 0038 FF0FFFFF 		.word	-61441
 110              		.cfi_endproc
 111              	.LFE2:
 112              		.size	SPI_1_SpiStop, .-SPI_1_SpiStop
 113              		.section	.text.SPI_1_SpiSetActiveSlaveSelect,"ax",%progbits
 114              		.align	1
 115              		.global	SPI_1_SpiSetActiveSlaveSelect
 116              		.code	16
 117              		.thumb_func
 118              		.type	SPI_1_SpiSetActiveSlaveSelect, %function
 119              	SPI_1_SpiSetActiveSlaveSelect:
 120              	.LFB3:
 424:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 425:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 426:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_CONST)
 427:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
 428:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SetActiveSlaveSelect
 429:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     ********************************************************************************
 430:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 431:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Summary:
 432:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Selects one of the four slave select lines to be active during the transfer.
 433:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  After initialization the active slave select line is 0.
 434:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  The component should be in one of the following states to change the active
 435:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  slave select signal source correctly:
 436:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - The component is disabled
 437:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - The component has completed transfer (TX FIFO is empty and the
 438:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *     SCB_INTR_MASTER_SPI_DONE status is set)
 439:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function does not check that these conditions are met.
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 11


 440:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function is only applicable to SPI Master mode of operation.
 441:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 442:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Parameters:
 443:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  slaveSelect: slave select line which will be active while the following
 444:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *               transfer.
 445:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   SPI_1_SPI_SLAVE_SELECT0 - Slave select 0
 446:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   SPI_1_SPI_SLAVE_SELECT1 - Slave select 1
 447:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   SPI_1_SPI_SLAVE_SELECT2 - Slave select 2
 448:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   SPI_1_SPI_SLAVE_SELECT3 - Slave select 3
 449:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 450:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Return:
 451:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  None
 452:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 453:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
 454:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiSetActiveSlaveSelect(uint32 slaveSelect)
 455:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 121              		.loc 1 455 0
 122              		.cfi_startproc
 123              	.LVL2:
 456:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         uint32 spiCtrl;
 457:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 458:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         spiCtrl = SPI_1_SPI_CTRL_REG;
 124              		.loc 1 458 0
 125 0000 0549     		ldr	r1, .L8
 459:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 460:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         spiCtrl &= (uint32) ~SPI_1_SPI_CTRL_SLAVE_SELECT_MASK;
 126              		.loc 1 460 0
 127 0002 064B     		ldr	r3, .L8+4
 458:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 128              		.loc 1 458 0
 129 0004 0A68     		ldr	r2, [r1]
 130              	.LVL3:
 461:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         spiCtrl |= (uint32)  SPI_1_GET_SPI_CTRL_SS(slaveSelect);
 131              		.loc 1 461 0
 132 0006 8006     		lsl	r0, r0, #26
 133              	.LVL4:
 460:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         spiCtrl |= (uint32)  SPI_1_GET_SPI_CTRL_SS(slaveSelect);
 134              		.loc 1 460 0
 135 0008 1340     		and	r3, r2
 136              	.LVL5:
 137              		.loc 1 461 0
 138 000a C022     		mov	r2, #192
 139 000c 1205     		lsl	r2, r2, #20
 140 000e 1040     		and	r0, r2
 141 0010 1843     		orr	r0, r3
 142              	.LVL6:
 462:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 463:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CTRL_REG = spiCtrl;
 143              		.loc 1 463 0
 144 0012 0860     		str	r0, [r1]
 464:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 145              		.loc 1 464 0
 146              		@ sp needed
 147 0014 7047     		bx	lr
 148              	.L9:
 149 0016 C046     		.align	2
 150              	.L8:
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 12


 151 0018 20000640 		.word	1074135072
 152 001c FFFFFFF3 		.word	-201326593
 153              		.cfi_endproc
 154              	.LFE3:
 155              		.size	SPI_1_SpiSetActiveSlaveSelect, .-SPI_1_SpiSetActiveSlaveSelect
 156              		.section	.text.SPI_1_SpiInit,"ax",%progbits
 157              		.align	1
 158              		.global	SPI_1_SpiInit
 159              		.code	16
 160              		.thumb_func
 161              		.type	SPI_1_SpiInit, %function
 162              	SPI_1_SpiInit:
 163              	.LFB0:
 172:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure SPI interface */
 164              		.loc 1 172 0
 165              		.cfi_startproc
 179:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 166              		.loc 1 179 0
 167 0000 0721     		mov	r1, #7
 183:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 168              		.loc 1 183 0
 169 0002 0020     		mov	r0, #0
 172:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure SPI interface */
 170              		.loc 1 172 0
 171 0004 08B5     		push	{r3, lr}
 172              		.cfi_def_cfa_offset 8
 173              		.cfi_offset 3, -8
 174              		.cfi_offset 14, -4
 174:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CTRL_REG = SPI_1_SPI_DEFAULT_SPI_CTRL;
 175              		.loc 1 174 0
 176 0006 0F4A     		ldr	r2, .L11
 177 0008 0F4B     		ldr	r3, .L11+4
 215:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 178              		.loc 1 215 0
 179              		@ sp needed
 174:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CTRL_REG = SPI_1_SPI_DEFAULT_SPI_CTRL;
 180              		.loc 1 174 0
 181 000a 1A60     		str	r2, [r3]
 175:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 182              		.loc 1 175 0
 183 000c 0F4A     		ldr	r2, .L11+8
 184 000e 104B     		ldr	r3, .L11+12
 185 0010 1A60     		str	r2, [r3]
 178:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_RX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_RX_FIFO_CTRL;
 186              		.loc 1 178 0
 187 0012 104B     		ldr	r3, .L11+16
 188 0014 104A     		ldr	r2, .L11+20
 189 0016 1360     		str	r3, [r2]
 179:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 190              		.loc 1 179 0
 191 0018 104A     		ldr	r2, .L11+24
 192 001a 1160     		str	r1, [r2]
 182:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_TX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_TX_FIFO_CTRL;
 193              		.loc 1 182 0
 194 001c 104A     		ldr	r2, .L11+28
 195 001e 1360     		str	r3, [r2]
 183:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 13


 196              		.loc 1 183 0
 197 0020 104B     		ldr	r3, .L11+32
 198 0022 1860     		str	r0, [r3]
 193:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SPI_EC_MASK_REG = SPI_1_SPI_DEFAULT_INTR_SPI_EC_MASK;
 199              		.loc 1 193 0
 200 0024 104B     		ldr	r3, .L11+36
 201 0026 1860     		str	r0, [r3]
 194:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SLAVE_MASK_REG  = SPI_1_SPI_DEFAULT_INTR_SLAVE_MASK;
 202              		.loc 1 194 0
 203 0028 104B     		ldr	r3, .L11+40
 204 002a 1860     		str	r0, [r3]
 195:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_MASTER_MASK_REG = SPI_1_SPI_DEFAULT_INTR_MASTER_MASK;
 205              		.loc 1 195 0
 206 002c 104B     		ldr	r3, .L11+44
 207 002e 1860     		str	r0, [r3]
 196:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_RX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_RX_MASK;
 208              		.loc 1 196 0
 209 0030 104B     		ldr	r3, .L11+48
 210 0032 1860     		str	r0, [r3]
 197:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_TX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_TX_MASK;
 211              		.loc 1 197 0
 212 0034 104B     		ldr	r3, .L11+52
 213 0036 1860     		str	r0, [r3]
 198:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 214              		.loc 1 198 0
 215 0038 104B     		ldr	r3, .L11+56
 216 003a 1860     		str	r0, [r3]
 202:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_CONST) */
 217              		.loc 1 202 0
 218 003c FFF7FEFF 		bl	SPI_1_SpiSetActiveSlaveSelect
 219              	.LVL7:
 215:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 220              		.loc 1 215 0
 221 0040 08BD     		pop	{r3, pc}
 222              	.L12:
 223 0042 C046     		.align	2
 224              	.L11:
 225 0044 0F000001 		.word	16777231
 226 0048 00000640 		.word	1074135040
 227 004c 01000080 		.word	-2147483647
 228 0050 20000640 		.word	1074135072
 229 0054 07010080 		.word	-2147483385
 230 0058 00030640 		.word	1074135808
 231 005c 04030640 		.word	1074135812
 232 0060 00020640 		.word	1074135552
 233 0064 04020640 		.word	1074135556
 234 0068 880E0640 		.word	1074138760
 235 006c C80E0640 		.word	1074138824
 236 0070 480F0640 		.word	1074138952
 237 0074 080F0640 		.word	1074138888
 238 0078 C80F0640 		.word	1074139080
 239 007c 880F0640 		.word	1074139016
 240              		.cfi_endproc
 241              	.LFE0:
 242              		.size	SPI_1_SpiInit, .-SPI_1_SpiInit
 243              		.text
 244              	.Letext0:
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 14


 245              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 246              		.file 3 ".\\Generated_Source\\PSoC4\\SPI_1_sclk_m.h"
 247              		.file 4 ".\\Generated_Source\\PSoC4\\SPI_1_ss0_m.h"
 248              		.section	.debug_info,"",%progbits
 249              	.Ldebug_info0:
 250 0000 68010000 		.4byte	0x168
 251 0004 0400     		.2byte	0x4
 252 0006 00000000 		.4byte	.Ldebug_abbrev0
 253 000a 04       		.byte	0x4
 254 000b 01       		.uleb128 0x1
 255 000c 3C000000 		.4byte	.LASF19
 256 0010 01       		.byte	0x1
 257 0011 BD010000 		.4byte	.LASF20
 258 0015 1A010000 		.4byte	.LASF21
 259 0019 00000000 		.4byte	.Ldebug_ranges0+0
 260 001d 00000000 		.4byte	0
 261 0021 00000000 		.4byte	.Ldebug_line0
 262 0025 02       		.uleb128 0x2
 263 0026 01       		.byte	0x1
 264 0027 06       		.byte	0x6
 265 0028 91010000 		.4byte	.LASF0
 266 002c 02       		.uleb128 0x2
 267 002d 01       		.byte	0x1
 268 002e 08       		.byte	0x8
 269 002f 4F010000 		.4byte	.LASF1
 270 0033 02       		.uleb128 0x2
 271 0034 02       		.byte	0x2
 272 0035 05       		.byte	0x5
 273 0036 0E020000 		.4byte	.LASF2
 274 003a 02       		.uleb128 0x2
 275 003b 02       		.byte	0x2
 276 003c 07       		.byte	0x7
 277 003d 07010000 		.4byte	.LASF3
 278 0041 02       		.uleb128 0x2
 279 0042 04       		.byte	0x4
 280 0043 05       		.byte	0x5
 281 0044 62010000 		.4byte	.LASF4
 282 0048 02       		.uleb128 0x2
 283 0049 04       		.byte	0x4
 284 004a 07       		.byte	0x7
 285 004b CA000000 		.4byte	.LASF5
 286 004f 02       		.uleb128 0x2
 287 0050 08       		.byte	0x8
 288 0051 05       		.byte	0x5
 289 0052 00000000 		.4byte	.LASF6
 290 0056 02       		.uleb128 0x2
 291 0057 08       		.byte	0x8
 292 0058 07       		.byte	0x7
 293 0059 DC000000 		.4byte	.LASF7
 294 005d 03       		.uleb128 0x3
 295 005e 04       		.byte	0x4
 296 005f 05       		.byte	0x5
 297 0060 696E7400 		.ascii	"int\000"
 298 0064 02       		.uleb128 0x2
 299 0065 04       		.byte	0x4
 300 0066 07       		.byte	0x7
 301 0067 15000000 		.4byte	.LASF8
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 15


 302 006b 04       		.uleb128 0x4
 303 006c 8B010000 		.4byte	.LASF9
 304 0070 02       		.byte	0x2
 305 0071 3801     		.2byte	0x138
 306 0073 2C000000 		.4byte	0x2c
 307 0077 04       		.uleb128 0x4
 308 0078 0E000000 		.4byte	.LASF10
 309 007c 02       		.byte	0x2
 310 007d 3A01     		.2byte	0x13a
 311 007f 48000000 		.4byte	0x48
 312 0083 02       		.uleb128 0x2
 313 0084 04       		.byte	0x4
 314 0085 04       		.byte	0x4
 315 0086 E2010000 		.4byte	.LASF11
 316 008a 02       		.uleb128 0x2
 317 008b 08       		.byte	0x8
 318 008c 04       		.byte	0x4
 319 008d 7E010000 		.4byte	.LASF12
 320 0091 02       		.uleb128 0x2
 321 0092 01       		.byte	0x1
 322 0093 08       		.byte	0x8
 323 0094 5D010000 		.4byte	.LASF13
 324 0098 04       		.uleb128 0x4
 325 0099 85010000 		.4byte	.LASF14
 326 009d 02       		.byte	0x2
 327 009e E401     		.2byte	0x1e4
 328 00a0 A4000000 		.4byte	0xa4
 329 00a4 05       		.uleb128 0x5
 330 00a5 77000000 		.4byte	0x77
 331 00a9 02       		.uleb128 0x2
 332 00aa 04       		.byte	0x4
 333 00ab 07       		.byte	0x7
 334 00ac 18020000 		.4byte	.LASF15
 335 00b0 06       		.uleb128 0x6
 336 00b1 F3000000 		.4byte	.LASF22
 337 00b5 01       		.byte	0x1
 338 00b6 EA       		.byte	0xea
 339 00b7 00000000 		.4byte	.LFB1
 340 00bb 1C000000 		.4byte	.LFE1-.LFB1
 341 00bf 01       		.uleb128 0x1
 342 00c0 9C       		.byte	0x9c
 343 00c1 07       		.uleb128 0x7
 344 00c2 AF010000 		.4byte	.LASF16
 345 00c6 01       		.byte	0x1
 346 00c7 4301     		.2byte	0x143
 347 00c9 00000000 		.4byte	.LFB2
 348 00cd 3C000000 		.4byte	.LFE2-.LFB2
 349 00d1 01       		.uleb128 0x1
 350 00d2 9C       		.byte	0x9c
 351 00d3 F1000000 		.4byte	0xf1
 352 00d7 08       		.uleb128 0x8
 353 00d8 12000000 		.4byte	.LVL0
 354 00dc 4D010000 		.4byte	0x14d
 355 00e0 09       		.uleb128 0x9
 356 00e1 20000000 		.4byte	.LVL1
 357 00e5 5E010000 		.4byte	0x15e
 358 00e9 0A       		.uleb128 0xa
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 16


 359 00ea 01       		.uleb128 0x1
 360 00eb 50       		.byte	0x50
 361 00ec 02       		.uleb128 0x2
 362 00ed 75       		.byte	0x75
 363 00ee 00       		.sleb128 0
 364 00ef 00       		.byte	0
 365 00f0 00       		.byte	0
 366 00f1 07       		.uleb128 0x7
 367 00f2 E8010000 		.4byte	.LASF17
 368 00f6 01       		.byte	0x1
 369 00f7 C601     		.2byte	0x1c6
 370 00f9 00000000 		.4byte	.LFB3
 371 00fd 20000000 		.4byte	.LFE3-.LFB3
 372 0101 01       		.uleb128 0x1
 373 0102 9C       		.byte	0x9c
 374 0103 28010000 		.4byte	0x128
 375 0107 0B       		.uleb128 0xb
 376 0108 30000000 		.4byte	.LASF23
 377 010c 01       		.byte	0x1
 378 010d C601     		.2byte	0x1c6
 379 010f 77000000 		.4byte	0x77
 380 0113 00000000 		.4byte	.LLST0
 381 0117 0C       		.uleb128 0xc
 382 0118 06020000 		.4byte	.LASF24
 383 011c 01       		.byte	0x1
 384 011d C801     		.2byte	0x1c8
 385 011f 77000000 		.4byte	0x77
 386 0123 21000000 		.4byte	.LLST1
 387 0127 00       		.byte	0
 388 0128 0D       		.uleb128 0xd
 389 0129 22000000 		.4byte	.LASF18
 390 012d 01       		.byte	0x1
 391 012e AB       		.byte	0xab
 392 012f 00000000 		.4byte	.LFB0
 393 0133 80000000 		.4byte	.LFE0-.LFB0
 394 0137 01       		.uleb128 0x1
 395 0138 9C       		.byte	0x9c
 396 0139 4D010000 		.4byte	0x14d
 397 013d 09       		.uleb128 0x9
 398 013e 40000000 		.4byte	.LVL7
 399 0142 F1000000 		.4byte	0xf1
 400 0146 0A       		.uleb128 0xa
 401 0147 01       		.uleb128 0x1
 402 0148 50       		.byte	0x50
 403 0149 01       		.uleb128 0x1
 404 014a 30       		.byte	0x30
 405 014b 00       		.byte	0
 406 014c 00       		.byte	0
 407 014d 0E       		.uleb128 0xe
 408 014e 6B010000 		.4byte	.LASF25
 409 0152 03       		.byte	0x3
 410 0153 33       		.byte	0x33
 411 0154 5E010000 		.4byte	0x15e
 412 0158 0F       		.uleb128 0xf
 413 0159 6B000000 		.4byte	0x6b
 414 015d 00       		.byte	0
 415 015e 10       		.uleb128 0x10
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 17


 416 015f 9D010000 		.4byte	.LASF26
 417 0163 04       		.byte	0x4
 418 0164 33       		.byte	0x33
 419 0165 0F       		.uleb128 0xf
 420 0166 6B000000 		.4byte	0x6b
 421 016a 00       		.byte	0
 422 016b 00       		.byte	0
 423              		.section	.debug_abbrev,"",%progbits
 424              	.Ldebug_abbrev0:
 425 0000 01       		.uleb128 0x1
 426 0001 11       		.uleb128 0x11
 427 0002 01       		.byte	0x1
 428 0003 25       		.uleb128 0x25
 429 0004 0E       		.uleb128 0xe
 430 0005 13       		.uleb128 0x13
 431 0006 0B       		.uleb128 0xb
 432 0007 03       		.uleb128 0x3
 433 0008 0E       		.uleb128 0xe
 434 0009 1B       		.uleb128 0x1b
 435 000a 0E       		.uleb128 0xe
 436 000b 55       		.uleb128 0x55
 437 000c 17       		.uleb128 0x17
 438 000d 11       		.uleb128 0x11
 439 000e 01       		.uleb128 0x1
 440 000f 10       		.uleb128 0x10
 441 0010 17       		.uleb128 0x17
 442 0011 00       		.byte	0
 443 0012 00       		.byte	0
 444 0013 02       		.uleb128 0x2
 445 0014 24       		.uleb128 0x24
 446 0015 00       		.byte	0
 447 0016 0B       		.uleb128 0xb
 448 0017 0B       		.uleb128 0xb
 449 0018 3E       		.uleb128 0x3e
 450 0019 0B       		.uleb128 0xb
 451 001a 03       		.uleb128 0x3
 452 001b 0E       		.uleb128 0xe
 453 001c 00       		.byte	0
 454 001d 00       		.byte	0
 455 001e 03       		.uleb128 0x3
 456 001f 24       		.uleb128 0x24
 457 0020 00       		.byte	0
 458 0021 0B       		.uleb128 0xb
 459 0022 0B       		.uleb128 0xb
 460 0023 3E       		.uleb128 0x3e
 461 0024 0B       		.uleb128 0xb
 462 0025 03       		.uleb128 0x3
 463 0026 08       		.uleb128 0x8
 464 0027 00       		.byte	0
 465 0028 00       		.byte	0
 466 0029 04       		.uleb128 0x4
 467 002a 16       		.uleb128 0x16
 468 002b 00       		.byte	0
 469 002c 03       		.uleb128 0x3
 470 002d 0E       		.uleb128 0xe
 471 002e 3A       		.uleb128 0x3a
 472 002f 0B       		.uleb128 0xb
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 18


 473 0030 3B       		.uleb128 0x3b
 474 0031 05       		.uleb128 0x5
 475 0032 49       		.uleb128 0x49
 476 0033 13       		.uleb128 0x13
 477 0034 00       		.byte	0
 478 0035 00       		.byte	0
 479 0036 05       		.uleb128 0x5
 480 0037 35       		.uleb128 0x35
 481 0038 00       		.byte	0
 482 0039 49       		.uleb128 0x49
 483 003a 13       		.uleb128 0x13
 484 003b 00       		.byte	0
 485 003c 00       		.byte	0
 486 003d 06       		.uleb128 0x6
 487 003e 2E       		.uleb128 0x2e
 488 003f 00       		.byte	0
 489 0040 3F       		.uleb128 0x3f
 490 0041 19       		.uleb128 0x19
 491 0042 03       		.uleb128 0x3
 492 0043 0E       		.uleb128 0xe
 493 0044 3A       		.uleb128 0x3a
 494 0045 0B       		.uleb128 0xb
 495 0046 3B       		.uleb128 0x3b
 496 0047 0B       		.uleb128 0xb
 497 0048 27       		.uleb128 0x27
 498 0049 19       		.uleb128 0x19
 499 004a 11       		.uleb128 0x11
 500 004b 01       		.uleb128 0x1
 501 004c 12       		.uleb128 0x12
 502 004d 06       		.uleb128 0x6
 503 004e 40       		.uleb128 0x40
 504 004f 18       		.uleb128 0x18
 505 0050 9742     		.uleb128 0x2117
 506 0052 19       		.uleb128 0x19
 507 0053 00       		.byte	0
 508 0054 00       		.byte	0
 509 0055 07       		.uleb128 0x7
 510 0056 2E       		.uleb128 0x2e
 511 0057 01       		.byte	0x1
 512 0058 3F       		.uleb128 0x3f
 513 0059 19       		.uleb128 0x19
 514 005a 03       		.uleb128 0x3
 515 005b 0E       		.uleb128 0xe
 516 005c 3A       		.uleb128 0x3a
 517 005d 0B       		.uleb128 0xb
 518 005e 3B       		.uleb128 0x3b
 519 005f 05       		.uleb128 0x5
 520 0060 27       		.uleb128 0x27
 521 0061 19       		.uleb128 0x19
 522 0062 11       		.uleb128 0x11
 523 0063 01       		.uleb128 0x1
 524 0064 12       		.uleb128 0x12
 525 0065 06       		.uleb128 0x6
 526 0066 40       		.uleb128 0x40
 527 0067 18       		.uleb128 0x18
 528 0068 9742     		.uleb128 0x2117
 529 006a 19       		.uleb128 0x19
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 19


 530 006b 01       		.uleb128 0x1
 531 006c 13       		.uleb128 0x13
 532 006d 00       		.byte	0
 533 006e 00       		.byte	0
 534 006f 08       		.uleb128 0x8
 535 0070 898201   		.uleb128 0x4109
 536 0073 00       		.byte	0
 537 0074 11       		.uleb128 0x11
 538 0075 01       		.uleb128 0x1
 539 0076 31       		.uleb128 0x31
 540 0077 13       		.uleb128 0x13
 541 0078 00       		.byte	0
 542 0079 00       		.byte	0
 543 007a 09       		.uleb128 0x9
 544 007b 898201   		.uleb128 0x4109
 545 007e 01       		.byte	0x1
 546 007f 11       		.uleb128 0x11
 547 0080 01       		.uleb128 0x1
 548 0081 31       		.uleb128 0x31
 549 0082 13       		.uleb128 0x13
 550 0083 00       		.byte	0
 551 0084 00       		.byte	0
 552 0085 0A       		.uleb128 0xa
 553 0086 8A8201   		.uleb128 0x410a
 554 0089 00       		.byte	0
 555 008a 02       		.uleb128 0x2
 556 008b 18       		.uleb128 0x18
 557 008c 9142     		.uleb128 0x2111
 558 008e 18       		.uleb128 0x18
 559 008f 00       		.byte	0
 560 0090 00       		.byte	0
 561 0091 0B       		.uleb128 0xb
 562 0092 05       		.uleb128 0x5
 563 0093 00       		.byte	0
 564 0094 03       		.uleb128 0x3
 565 0095 0E       		.uleb128 0xe
 566 0096 3A       		.uleb128 0x3a
 567 0097 0B       		.uleb128 0xb
 568 0098 3B       		.uleb128 0x3b
 569 0099 05       		.uleb128 0x5
 570 009a 49       		.uleb128 0x49
 571 009b 13       		.uleb128 0x13
 572 009c 02       		.uleb128 0x2
 573 009d 17       		.uleb128 0x17
 574 009e 00       		.byte	0
 575 009f 00       		.byte	0
 576 00a0 0C       		.uleb128 0xc
 577 00a1 34       		.uleb128 0x34
 578 00a2 00       		.byte	0
 579 00a3 03       		.uleb128 0x3
 580 00a4 0E       		.uleb128 0xe
 581 00a5 3A       		.uleb128 0x3a
 582 00a6 0B       		.uleb128 0xb
 583 00a7 3B       		.uleb128 0x3b
 584 00a8 05       		.uleb128 0x5
 585 00a9 49       		.uleb128 0x49
 586 00aa 13       		.uleb128 0x13
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 20


 587 00ab 02       		.uleb128 0x2
 588 00ac 17       		.uleb128 0x17
 589 00ad 00       		.byte	0
 590 00ae 00       		.byte	0
 591 00af 0D       		.uleb128 0xd
 592 00b0 2E       		.uleb128 0x2e
 593 00b1 01       		.byte	0x1
 594 00b2 3F       		.uleb128 0x3f
 595 00b3 19       		.uleb128 0x19
 596 00b4 03       		.uleb128 0x3
 597 00b5 0E       		.uleb128 0xe
 598 00b6 3A       		.uleb128 0x3a
 599 00b7 0B       		.uleb128 0xb
 600 00b8 3B       		.uleb128 0x3b
 601 00b9 0B       		.uleb128 0xb
 602 00ba 27       		.uleb128 0x27
 603 00bb 19       		.uleb128 0x19
 604 00bc 11       		.uleb128 0x11
 605 00bd 01       		.uleb128 0x1
 606 00be 12       		.uleb128 0x12
 607 00bf 06       		.uleb128 0x6
 608 00c0 40       		.uleb128 0x40
 609 00c1 18       		.uleb128 0x18
 610 00c2 9742     		.uleb128 0x2117
 611 00c4 19       		.uleb128 0x19
 612 00c5 01       		.uleb128 0x1
 613 00c6 13       		.uleb128 0x13
 614 00c7 00       		.byte	0
 615 00c8 00       		.byte	0
 616 00c9 0E       		.uleb128 0xe
 617 00ca 2E       		.uleb128 0x2e
 618 00cb 01       		.byte	0x1
 619 00cc 3F       		.uleb128 0x3f
 620 00cd 19       		.uleb128 0x19
 621 00ce 03       		.uleb128 0x3
 622 00cf 0E       		.uleb128 0xe
 623 00d0 3A       		.uleb128 0x3a
 624 00d1 0B       		.uleb128 0xb
 625 00d2 3B       		.uleb128 0x3b
 626 00d3 0B       		.uleb128 0xb
 627 00d4 27       		.uleb128 0x27
 628 00d5 19       		.uleb128 0x19
 629 00d6 3C       		.uleb128 0x3c
 630 00d7 19       		.uleb128 0x19
 631 00d8 01       		.uleb128 0x1
 632 00d9 13       		.uleb128 0x13
 633 00da 00       		.byte	0
 634 00db 00       		.byte	0
 635 00dc 0F       		.uleb128 0xf
 636 00dd 05       		.uleb128 0x5
 637 00de 00       		.byte	0
 638 00df 49       		.uleb128 0x49
 639 00e0 13       		.uleb128 0x13
 640 00e1 00       		.byte	0
 641 00e2 00       		.byte	0
 642 00e3 10       		.uleb128 0x10
 643 00e4 2E       		.uleb128 0x2e
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 21


 644 00e5 01       		.byte	0x1
 645 00e6 3F       		.uleb128 0x3f
 646 00e7 19       		.uleb128 0x19
 647 00e8 03       		.uleb128 0x3
 648 00e9 0E       		.uleb128 0xe
 649 00ea 3A       		.uleb128 0x3a
 650 00eb 0B       		.uleb128 0xb
 651 00ec 3B       		.uleb128 0x3b
 652 00ed 0B       		.uleb128 0xb
 653 00ee 27       		.uleb128 0x27
 654 00ef 19       		.uleb128 0x19
 655 00f0 3C       		.uleb128 0x3c
 656 00f1 19       		.uleb128 0x19
 657 00f2 00       		.byte	0
 658 00f3 00       		.byte	0
 659 00f4 00       		.byte	0
 660              		.section	.debug_loc,"",%progbits
 661              	.Ldebug_loc0:
 662              	.LLST0:
 663 0000 00000000 		.4byte	.LVL2
 664 0004 08000000 		.4byte	.LVL4
 665 0008 0100     		.2byte	0x1
 666 000a 50       		.byte	0x50
 667 000b 08000000 		.4byte	.LVL4
 668 000f 20000000 		.4byte	.LFE3
 669 0013 0400     		.2byte	0x4
 670 0015 F3       		.byte	0xf3
 671 0016 01       		.uleb128 0x1
 672 0017 50       		.byte	0x50
 673 0018 9F       		.byte	0x9f
 674 0019 00000000 		.4byte	0
 675 001d 00000000 		.4byte	0
 676              	.LLST1:
 677 0021 06000000 		.4byte	.LVL3
 678 0025 0A000000 		.4byte	.LVL5
 679 0029 0100     		.2byte	0x1
 680 002b 52       		.byte	0x52
 681 002c 0A000000 		.4byte	.LVL5
 682 0030 12000000 		.4byte	.LVL6
 683 0034 0100     		.2byte	0x1
 684 0036 53       		.byte	0x53
 685 0037 12000000 		.4byte	.LVL6
 686 003b 20000000 		.4byte	.LFE3
 687 003f 0100     		.2byte	0x1
 688 0041 50       		.byte	0x50
 689 0042 00000000 		.4byte	0
 690 0046 00000000 		.4byte	0
 691              		.section	.debug_aranges,"",%progbits
 692 0000 34000000 		.4byte	0x34
 693 0004 0200     		.2byte	0x2
 694 0006 00000000 		.4byte	.Ldebug_info0
 695 000a 04       		.byte	0x4
 696 000b 00       		.byte	0
 697 000c 0000     		.2byte	0
 698 000e 0000     		.2byte	0
 699 0010 00000000 		.4byte	.LFB1
 700 0014 1C000000 		.4byte	.LFE1-.LFB1
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 22


 701 0018 00000000 		.4byte	.LFB2
 702 001c 3C000000 		.4byte	.LFE2-.LFB2
 703 0020 00000000 		.4byte	.LFB3
 704 0024 20000000 		.4byte	.LFE3-.LFB3
 705 0028 00000000 		.4byte	.LFB0
 706 002c 80000000 		.4byte	.LFE0-.LFB0
 707 0030 00000000 		.4byte	0
 708 0034 00000000 		.4byte	0
 709              		.section	.debug_ranges,"",%progbits
 710              	.Ldebug_ranges0:
 711 0000 00000000 		.4byte	.LFB1
 712 0004 1C000000 		.4byte	.LFE1
 713 0008 00000000 		.4byte	.LFB2
 714 000c 3C000000 		.4byte	.LFE2
 715 0010 00000000 		.4byte	.LFB3
 716 0014 20000000 		.4byte	.LFE3
 717 0018 00000000 		.4byte	.LFB0
 718 001c 80000000 		.4byte	.LFE0
 719 0020 00000000 		.4byte	0
 720 0024 00000000 		.4byte	0
 721              		.section	.debug_line,"",%progbits
 722              	.Ldebug_line0:
 723 0000 13010000 		.section	.debug_str,"MS",%progbits,1
 723      02008200 
 723      00000201 
 723      FB0E0D00 
 723      01010101 
 724              	.LASF6:
 725 0000 6C6F6E67 		.ascii	"long long int\000"
 725      206C6F6E 
 725      6720696E 
 725      7400
 726              	.LASF10:
 727 000e 75696E74 		.ascii	"uint32\000"
 727      333200
 728              	.LASF8:
 729 0015 756E7369 		.ascii	"unsigned int\000"
 729      676E6564 
 729      20696E74 
 729      00
 730              	.LASF18:
 731 0022 5350495F 		.ascii	"SPI_1_SpiInit\000"
 731      315F5370 
 731      69496E69 
 731      7400
 732              	.LASF23:
 733 0030 736C6176 		.ascii	"slaveSelect\000"
 733      6553656C 
 733      65637400 
 734              	.LASF19:
 735 003c 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 735      4320342E 
 735      392E3320 
 735      32303135 
 735      30333033 
 736 006f 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0 -mthumb -g -O"
 736      20726576 
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 23


 736      6973696F 
 736      6E203232 
 736      31323230 
 737 00a2 73202D66 		.ascii	"s -ffunction-sections -ffat-lto-objects\000"
 737      66756E63 
 737      74696F6E 
 737      2D736563 
 737      74696F6E 
 738              	.LASF5:
 739 00ca 6C6F6E67 		.ascii	"long unsigned int\000"
 739      20756E73 
 739      69676E65 
 739      6420696E 
 739      7400
 740              	.LASF7:
 741 00dc 6C6F6E67 		.ascii	"long long unsigned int\000"
 741      206C6F6E 
 741      6720756E 
 741      7369676E 
 741      65642069 
 742              	.LASF22:
 743 00f3 5350495F 		.ascii	"SPI_1_SpiPostEnable\000"
 743      315F5370 
 743      69506F73 
 743      74456E61 
 743      626C6500 
 744              	.LASF3:
 745 0107 73686F72 		.ascii	"short unsigned int\000"
 745      7420756E 
 745      7369676E 
 745      65642069 
 745      6E7400
 746              	.LASF21:
 747 011a 453A5C68 		.ascii	"E:\\home\\jarik\\src\\psoc\\mpi_rom_emu\\mpi_rom_em"
 747      6F6D655C 
 747      6A617269 
 747      6B5C7372 
 747      635C7073 
 748 0147 752E6379 		.ascii	"u.cydsn\000"
 748      64736E00 
 749              	.LASF1:
 750 014f 756E7369 		.ascii	"unsigned char\000"
 750      676E6564 
 750      20636861 
 750      7200
 751              	.LASF13:
 752 015d 63686172 		.ascii	"char\000"
 752      00
 753              	.LASF4:
 754 0162 6C6F6E67 		.ascii	"long int\000"
 754      20696E74 
 754      00
 755              	.LASF25:
 756 016b 5350495F 		.ascii	"SPI_1_sclk_m_Write\000"
 756      315F7363 
 756      6C6B5F6D 
 756      5F577269 
ARM GAS  C:\Users\Jarik\AppData\Local\Temp\ccc5gMtF.s 			page 24


 756      746500
 757              	.LASF12:
 758 017e 646F7562 		.ascii	"double\000"
 758      6C6500
 759              	.LASF14:
 760 0185 72656733 		.ascii	"reg32\000"
 760      3200
 761              	.LASF9:
 762 018b 75696E74 		.ascii	"uint8\000"
 762      3800
 763              	.LASF0:
 764 0191 7369676E 		.ascii	"signed char\000"
 764      65642063 
 764      68617200 
 765              	.LASF26:
 766 019d 5350495F 		.ascii	"SPI_1_ss0_m_Write\000"
 766      315F7373 
 766      305F6D5F 
 766      57726974 
 766      6500
 767              	.LASF16:
 768 01af 5350495F 		.ascii	"SPI_1_SpiStop\000"
 768      315F5370 
 768      6953746F 
 768      7000
 769              	.LASF20:
 770 01bd 2E5C4765 		.ascii	".\\Generated_Source\\PSoC4\\SPI_1_SPI.c\000"
 770      6E657261 
 770      7465645F 
 770      536F7572 
 770      63655C50 
 771              	.LASF11:
 772 01e2 666C6F61 		.ascii	"float\000"
 772      7400
 773              	.LASF17:
 774 01e8 5350495F 		.ascii	"SPI_1_SpiSetActiveSlaveSelect\000"
 774      315F5370 
 774      69536574 
 774      41637469 
 774      7665536C 
 775              	.LASF24:
 776 0206 73706943 		.ascii	"spiCtrl\000"
 776      74726C00 
 777              	.LASF2:
 778 020e 73686F72 		.ascii	"short int\000"
 778      7420696E 
 778      7400
 779              	.LASF15:
 780 0218 73697A65 		.ascii	"sizetype\000"
 780      74797065 
 780      00
 781              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
