# //  ModelSim SE 10.1b Apr 26 2012 Linux 2.6.32-358.23.2.el6.i686
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -do /data/public/common/software/opprog/do_files/init_simulator.do -lib work piece_lut_tb_behaviour_ext_cfg 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.piece_lut_tb_behaviour_ext_cfg because work.piece_lut_tb(piece_lut_tb_behaviour) has changed.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading cellslib.cellslib_decl_pack
# Loading work.piece_lut_tb_behaviour_ext_cfg#1
# Loading work.piece_lut_tb(piece_lut_tb_behaviour)#1
# Loading work.piece_lut_extracted_cfg#1
# Loading work.piece_lut(extracted)#1
# Loading cellslib.na310(dataflow)#1
# Loading cellslib.no310(dataflow)#1
# Loading cellslib.iv110(dataflow)#1
# Loading cellslib.na210(dataflow)#1
# Loading cellslib.ex210(dataflow)#1
# Loading cellslib.no210(dataflow)#1
# Loading cellslib.dfr11(dataflow)#1
# do /data/public/common/software/opprog/do_files/init_simulator.do 
run
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /piece_lut_tb/piece_lut_port/lut_state_reg_2_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /piece_lut_tb/piece_lut_port/lut_state_reg_1_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /piece_lut_tb/piece_lut_port/lut_state_reg_0_inst
