v 4
file . "implementation.vhdl" "022ded8e6296c3dc21907d40ac68ed35cec1de3c" "20250722174056.584":
  entity implementation at 1( 0) + 0 on 51;
  architecture structural of implementation at 26( 780) + 0 on 52;
file . "pre_processing/input_pre_processing.vhdl" "331be08c798c1eb4531d9b9c3d8e4b522bf0faa6" "20250722174056.480":
  entity input_pre_processing at 1( 0) + 0 on 47;
  architecture behavioral of input_pre_processing at 23( 670) + 0 on 48;
file . "queue/queue.vhdl" "8b0b2ae4644427c9a60e3492c2598d53a73104ad" "20250722174056.375":
  entity queue at 1( 0) + 0 on 43;
  architecture behavioral of queue at 31( 805) + 0 on 44;
file . "llc/a_count_0_sliding_window_entity.vhdl" "d8368045d95c0da5ba3a0d1aec0b30a4815868c3" "20250722174056.177":
  entity a_count_0_sliding_window_entity at 1( 0) + 0 on 39;
  architecture behavioral of a_count_0_sliding_window_entity at 29( 809) + 0 on 40;
file . "llc/y_input_stream_entity.vhdl" "5b6d2623c3ffda704222608aa4cd9d8f6c81d05d" "20250722174055.999":
  entity y_input_stream_entity at 1( 0) + 0 on 35;
  architecture behavioral of y_input_stream_entity at 24( 562) + 0 on 36;
file . "llc/evaluator.vhdl" "a672a315adc9df5b433546d5e690e6203cd7cebe" "20250722174055.826":
  entity evaluator at 1( 0) + 0 on 31;
  architecture mixed of evaluator at 31( 839) + 0 on 32;
file . "hlc/time_unit.vhdl" "0d2361b4c77963ba87339db5070c27014f4d48b1" "20250722174055.651":
  entity time_unit at 1( 0) + 0 on 27;
  architecture behavioral of time_unit at 13( 228) + 0 on 28;
file . "hlc/scheduler.vhdl" "0a457baef50b1e835e36f220a55fa11b877706ab" "20250722174055.552":
  entity scheduler at 1( 0) + 0 on 23;
  architecture behavioral of scheduler at 22( 529) + 0 on 24;
file . "hlc/check_new_input.vhdl" "0372bc4d5f396e0a5fc13de56eb7c4171e9214b0" "20250722174055.373":
  entity check_new_input at 1( 0) + 0 on 19;
  architecture behavioral of check_new_input at 14( 266) + 0 on 20;
file . "hlc/hl_qinterface.vhdl" "c4679702f3eec4146c228df71bb34a9d1d556723" "20250722174055.206":
  entity hlqinterface at 1( 0) + 0 on 15;
  architecture behavioral of hlqinterface at 40( 1040) + 0 on 16;
file . "my_array_package.vhdl" "3d61f698155627714a2abc59d9c87daf7a038737" "20250722174055.016":
  package array_type_pkg at 1( 0) + 0 on 11 body;
  package body array_type_pkg at 26( 1377) + 0 on 12;
file . "my_math_package.vhdl" "688f5ee99530b4bd8b0dd7201a9fc94ac53674a7" "20250722174055.114":
  package my_math_pkg at 1( 0) + 0 on 13 body;
  package body my_math_pkg at 14( 438) + 0 on 14;
file . "hlc/high_level_controller.vhdl" "7664d3ba63bb1b20f57b358d0aade29cb82f5ebf" "20250722174055.291":
  entity high_level_controller at 1( 0) + 0 on 17;
  architecture mixed of high_level_controller at 28( 808) + 0 on 18;
file . "hlc/event_delay.vhdl" "71d04c22c07aa544f9d4376a8556596070298f71" "20250722174055.461":
  entity event_delay at 1( 0) + 0 on 21;
  architecture behavioral of event_delay at 29( 746) + 0 on 22;
file . "hlc/extInterface.vhdl" "04ee1e0ac77d3ad545f0d7c1427cc3852ef494f1" "20250722174055.635":
  entity extinterface at 1( 0) + 0 on 25;
  architecture behavioral of extinterface at 26( 676) + 0 on 26;
file . "llc/a_output_stream_entity.vhdl" "a70e73c801b14572eb3f6db2ffeb211386e87563" "20250722174055.739":
  entity a_output_stream_entity at 1( 0) + 0 on 29;
  architecture behavioral of a_output_stream_entity at 44( 1262) + 0 on 30;
file . "llc/low_level_controller.vhdl" "0a868aebbf2b7a4855fde85e15260fc0eddddaea" "20250722174055.912":
  entity low_level_controller at 1( 0) + 0 on 33;
  architecture mixed of low_level_controller at 25( 592) + 0 on 34;
file . "llc/x_input_stream_entity.vhdl" "56a0d849d96292ca01db7ccc4cbb47561e215198" "20250722174056.087":
  entity x_input_stream_entity at 1( 0) + 0 on 37;
  architecture behavioral of x_input_stream_entity at 24( 563) + 0 on 38;
file . "llc/counts_output_stream_entity.vhdl" "53061090217b25ff08345368d6a2519015ff9e4b" "20250722174056.266":
  entity counts_output_stream_entity at 1( 0) + 0 on 41;
  architecture behavioral of counts_output_stream_entity at 31( 844) + 0 on 42;
file . "monitor.vhdl" "4d387da58f816234951bcbe74ee905cb92cb6447" "20250722174056.462":
  entity monitor at 1( 0) + 0 on 45;
  architecture mixed of monitor at 25( 772) + 0 on 46;
file . "pre_processing/clock_pre_processing.vhdl" "f79bdce42c8045e867f60590ddcd0a419cf6a4fb" "20250722174056.496":
  entity clock_pre_processing at 1( 0) + 0 on 49;
  architecture behaviour of clock_pre_processing at 15( 275) + 0 on 50;
