// Seed: 4114887554
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    input  wand  id_2,
    input  tri   id_3,
    output uwire id_4,
    input  uwire id_5,
    input  tri1  id_6
);
  assign id_1 = 1;
  module_2(
      id_3, id_1, id_6, id_1, id_1, id_0, id_5, id_0, id_1, id_5, id_1
  );
  wire id_8;
  assign id_1 = 1;
  uwire id_9;
  assign id_9 = id_5;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1
);
  assign id_1 = 1'd0;
  module_0(
      id_0, id_1, id_0, id_0, id_1, id_0, id_0
  );
endmodule
module module_2 (
    input supply0 id_0,
    output uwire id_1,
    input uwire id_2,
    output uwire id_3,
    output supply0 id_4,
    input wire id_5,
    input tri1 id_6,
    input wor id_7
    , id_12,
    output wor id_8,
    input uwire id_9,
    output supply0 id_10
);
  always
  fork
    if (id_0) $display(id_7, 1);
    if (1) begin
      assert (id_9);
    end
  join
  wire id_13;
  wire id_14;
  wire id_15;
  wire id_16, id_17 = (!1), id_18, id_19, id_20;
endmodule
