

================================================================
== Vivado HLS Report for 'write_data'
================================================================
* Date:           Fri Oct 14 19:15:06 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dct_prj
* Solution:       solution6
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 3.149 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66| 0.528 us | 0.528 us |   66|   66|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |       64|       64|         2|          1|          1|    64|    yes   |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      105|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       81|    -|
|Register             |        -|      -|       32|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       32|      186|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln115_fu_114_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln118_1_fu_180_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln118_fu_191_p2       |     +    |      0|  0|  15|           6|           6|
    |c_fu_197_p2               |     +    |      0|  0|  12|           1|           4|
    |r_fu_120_p2               |     +    |      0|  0|  12|           1|           4|
    |icmp_ln115_fu_108_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln117_fu_126_p2      |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |select_ln115_1_fu_140_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln115_fu_132_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 105|          40|          45|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |  15|          3|    1|          3|
    |ap_phi_mux_r_0_phi_fu_90_p4  |   9|          2|    4|          8|
    |c_0_reg_97                   |   9|          2|    4|          8|
    |indvar_flatten_reg_75        |   9|          2|    7|         14|
    |r_0_reg_86                   |   9|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  81|         17|   22|         47|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln118_reg_226        |  6|   0|    6|          0|
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c_0_reg_97               |  4|   0|    4|          0|
    |icmp_ln115_reg_207       |  1|   0|    1|          0|
    |indvar_flatten_reg_75    |  7|   0|    7|          0|
    |r_0_reg_86               |  4|   0|    4|          0|
    |select_ln115_1_reg_216   |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 32|   0|   32|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  write_data  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  write_data  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  write_data  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  write_data  | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |  write_data  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  write_data  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  write_data  | return value |
|buf_r_address0     | out |    6|  ap_memory |     buf_r    |     array    |
|buf_r_ce0          | out |    1|  ap_memory |     buf_r    |     array    |
|buf_r_q0           |  in |   16|  ap_memory |     buf_r    |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

