#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec  1 06:30:52 2017
# Process ID: 18284
# Current directory: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1
# Command line: vivado.exe -log RAT_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAT_wrapper.tcl
# Log file: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1/RAT_wrapper.vds
# Journal file: C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RAT_wrapper.tcl -notrace
Command: synth_design -top RAT_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17764 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 301.344 ; gain = 76.207
---------------------------------------------------------------------------------
WARNING: [Synth 8-1090] 'clk_div2_buf' is not compiled in library work [C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd:104]
INFO: [Synth 8-638] synthesizing module 'RAT_wrapper' [C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd:47]
ERROR: [Synth 8-493] no such design unit 'clk_div2_buf' [C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd:104]
ERROR: [Synth 8-285] failed synthesizing module 'RAT_wrapper' [C:/Users/afergu06/Documents/GitHub/RAT_MCU/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 341.672 ; gain = 116.535
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 06:31:00 2017...
