# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 480 0.000128 2048 0.033 3620 90112 43.6992 17.6391 820.507 522.231 1404.24 1404.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 480 0.000128 2048 0.033 3620 89856 43.8916 17.7004 963.801 522.595 1548.16 1548.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 480 0.000128 2048 0.033 3620 89600 43.8026 17.7026 997.494 522.63 1581.8 1581.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 480 0.000128 2048 0.033 3620 90624 43.6863 17.6982 943.611 523.98 1529.15 1529.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 480 0.000128 2048 0.033 3620 89600 44.0849 17.7309 942.973 524.036 1528.99 1529.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 480 0.000128 2048 0.033 3620 87808 43.8101 17.5585 951.51 519.53 1532.57 1532.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 480 0.000128 2048 0.033 3620 88320 43.9298 17.7028 960.062 520.472 1542.33 1542.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 480 0.000128 2048 0.033 3620 90112 43.6312 17.6289 946.074 522.182 1529.69 1529.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 480 0.000128 2048 0.033 3620 89088 43.6068 17.5469 946.281 519.683 1527.29 1527.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 480 0.000128 2048 0.033 3620 86400 43.747 17.4752 990.317 515.657 1567.36 1567.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 480 0.000128 2048 0.033 3620 86016 43.7761 17.5143 1141.1 517.626 1720.18 1720.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 480 0.000128 2048 0.033 3630 90112 43.8274 17.6763 824.356 523.499 1409.53 1409.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 480 0.000128 2048 0.033 3630 90240 44.0255 17.7255 835.386 523.877 1421.18 1421.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 480 0.000128 2048 0.033 3630 89856 43.9256 17.6865 827.233 523.982 1412.99 1413.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 480 0.000128 2048 0.033 3630 89600 43.8631 17.6721 844.729 521.844 1428.28 1428.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 480 0.000128 2048 0.033 3630 89088 43.8652 17.6968 837.09 522.641 1421.46 1421.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 480 0.000128 2048 0.033 3630 89856 43.8895 17.6823 985.283 522.996 1570.02 1570.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 480 0.000128 2048 0.033 3630 89600 43.7586 17.7476 961.327 522.197 1545.2 1545.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 480 0.000128 2048 0.033 3630 89088 43.9562 17.6583 1020.14 524.038 1605.96 1606.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 480 0.000128 2048 0.033 3630 89600 44.0667 17.7287 1014.91 523.964 1600.84 1600.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 480 0.000128 2048 0.033 3630 87808 43.7666 17.5625 1002.45 519.908 1583.85 1583.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 480 0.000128 2048 0.033 3630 88320 43.914 17.7172 988.619 520.9 1571.32 1571.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 480 0.000128 2048 0.033 3630 88064 44.0234 17.6237 944.898 522.813 1529.52 1529.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 480 0.000128 2048 0.033 3630 86016 44.1095 17.6443 1083.05 520.178 1665.15 1665.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 480 0.000128 2048 0.033 3630 86400 43.7535 17.5043 1095.36 516.015 1672.8 1672.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 480 0.000128 2048 0.033 3630 86016 43.7851 17.465 989.587 517.065 1568.06 1568.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 480 0.000128 2048 0.033 3620 90112 43.7957 17.754 778.664 523.87 1364.25 1364.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 480 0.000128 2048 0.033 3620 90240 43.9865 17.7118 877.485 523.791 1463.15 1463.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 480 0.000128 2048 0.033 3620 89856 43.9111 17.7172 815.3 523.345 1400.44 1400.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 480 0.000128 2048 0.033 3620 89600 43.8407 17.6927 827.342 522.268 1411.31 1411.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 480 0.000128 2048 0.033 3620 89088 43.8176 17.6497 805.33 522.226 1389.19 1389.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 480 0.000128 2048 0.033 3620 89856 43.8487 17.7307 1036.63 522.421 1620.8 1620.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 480 0.000128 2048 0.033 3620 87552 43.8501 17.6233 705.057 519.504 1286.2 1286.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 480 0.000128 2048 0.033 3620 89600 43.7609 17.6574 990.536 522.183 1574.31 1574.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 480 0.000128 2048 0.033 3620 89600 43.7161 17.6299 696.667 522.287 1280.47 1280.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 480 0.000128 2048 0.033 3620 89088 43.9742 17.7097 922.645 524.1 1508.6 1508.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 480 0.000128 2048 0.033 3620 86016 44.1148 17.611 643.232 520.121 1225.25 1225.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 480 0.000128 2048 0.033 3620 89600 44.0805 17.8727 972.414 524.465 1559 1559.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 480 0.000128 2048 0.033 3620 86400 43.7602 17.4721 663.014 515.722 1240.13 1240.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 480 0.000128 2048 0.033 3620 87808 43.7716 17.558 1217.51 519.965 1798.98 1799.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 480 0.000128 2048 0.033 3620 86016 44.0701 17.5712 775.703 520.255 1357.77 1357.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 480 0.000128 2048 0.033 3620 88320 43.9047 17.6276 1167.63 520.48 1749.81 1749.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 480 0.000128 2048 0.033 3620 84480 43.9207 17.4497 759.177 515.617 1336.34 1336.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 480 0.000128 2048 0.033 3620 88064 44.0225 17.6374 1126.2 522.405 1710.43 1710.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 480 0.000128 2048 0.033 3620 86016 43.8004 17.5023 746.632 517.598 1325.71 1325.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 480 0.000128 2048 0.033 3620 86016 44.0624 17.6004 964.543 519.813 1546.19 1546.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 480 0.000128 2048 0.033 3620 79872 44.112 17.2936 631.538 511.903 1205.02 1205.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 480 0.000128 2048 0.033 3620 86400 43.7382 17.5121 1011.39 515.642 1588.45 1588.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 480 0.000128 2048 0.033 3620 83200 44.137 17.4592 702.995 516.563 1281.33 1281.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 480 0.000128 2048 0.033 3624 90624 43.6919 17.687 775.978 523.875 1361.4 1361.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 480 0.000128 2048 0.033 3624 90880 43.8622 17.7172 825.501 524.298 1411.55 1411.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 480 0.000128 2048 0.033 3624 90624 43.7527 17.6889 814.53 523.861 1400 1400.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 480 0.000128 2048 0.033 3624 90624 43.6722 17.6772 523.603 523.974 1109.09 1109.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 480 0.000128 2048 0.033 3624 89600 43.8262 17.664 926.574 522.269 1510.5 1510.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 480 0.000128 2048 0.033 3624 87808 43.7806 17.5821 578.054 519.953 1159.54 1159.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 480 0.000128 2048 0.033 3624 90112 43.6345 17.7029 877.945 522.149 1461.6 1461.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 480 0.000128 2048 0.033 3624 90112 43.6267 17.6388 574.743 522.282 1158.46 1158.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 480 0.000128 2048 0.033 3624 89856 43.8719 17.6803 990.295 522.519 1574.53 1574.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 480 0.000128 2048 0.033 3624 87552 43.8439 17.5836 677.923 520.048 1259.57 1259.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 480 0.000128 2048 0.033 3624 89600 43.7919 17.7012 936.962 522.176 1520.8 1520.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 480 0.000128 2048 0.033 3624 89600 43.6966 17.6346 674.996 522.777 1259.27 1259.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 480 0.000128 2048 0.033 3624 90624 43.6601 17.6674 1221.91 524.041 1807.45 1807.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 480 0.000128 2048 0.033 3624 89088 43.6033 17.5595 766.366 519.813 1347.51 1347.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 480 0.000128 2048 0.033 3624 89600 44.0509 17.8016 1183.14 524.342 1769.5 1769.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 480 0.000128 2048 0.033 3624 86400 43.7138 17.4694 774.928 515.642 1351.92 1352.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 480 0.000128 2048 0.033 3624 87808 43.7967 17.5638 1136.94 519.917 1718.39 1718.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 480 0.000128 2048 0.033 3624 86016 44.056 17.6235 737.326 520.326 1319.5 1319.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 480 0.000128 2048 0.033 3624 88320 43.9022 17.6183 1108.05 520.647 1690.39 1690.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 480 0.000128 2048 0.033 3624 84480 43.9269 17.4579 689.359 515.73 1266.64 1266.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 480 0.000128 2048 0.033 3624 90112 43.6456 17.666 1083.75 522.275 1667.5 1667.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 480 0.000128 2048 0.033 3624 86016 43.7987 17.4654 694.963 517.655 1274.05 1274.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 480 0.000128 2048 0.033 3625 90112 43.8156 17.6886 871.509 523.458 1456.64 1456.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 480 0.000128 2048 0.033 3625 90240 44.0098 17.7582 787.556 524.18 1373.67 1373.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 480 0.000128 2048 0.033 3625 89600 43.7765 17.6899 505.927 522.26 1089.82 1089.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 480 0.000128 2048 0.033 3625 89856 43.8905 17.7613 832.149 523.562 1417.53 1417.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 480 0.000128 2048 0.033 3625 89088 43.9784 17.6735 532.114 524.053 1117.99 1118.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 480 0.000128 2048 0.033 3625 89600 43.8237 17.7439 889.112 521.861 1472.71 1472.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 480 0.000128 2048 0.033 3625 87808 43.7796 17.5657 554.828 519.898 1136.23 1136.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 480 0.000128 2048 0.033 3625 89088 43.8092 17.6423 906.367 522.033 1490.02 1490.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 480 0.000128 2048 0.033 3625 88064 44.0408 17.6434 582.295 522.321 1166.47 1166.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 480 0.000128 2048 0.033 3625 89856 43.8596 17.6763 989.319 523.005 1574.03 1574.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 480 0.000128 2048 0.033 3625 87552 43.8535 17.5698 694.89 519.699 1276.18 1276.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 480 0.000128 2048 0.033 3625 89600 43.7697 17.6577 957.266 522.689 1541.55 1541.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 480 0.000128 2048 0.033 3625 89600 43.7071 17.6458 677.106 522.79 1261.42 1261.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 480 0.000128 2048 0.033 3625 89088 43.971 17.6728 1162.6 524.003 1748.41 1748.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 480 0.000128 2048 0.033 3625 86016 44.0788 17.5938 750.884 520.176 1332.91 1333.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 480 0.000128 2048 0.033 3625 89600 44.0392 17.7436 1166.2 523.946 1752.11 1752.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 480 0.000128 2048 0.033 3625 86400 43.7368 17.4735 758.751 516.085 1336.22 1336.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 480 0.000128 2048 0.033 3625 87808 43.7772 17.5572 1110.42 520.014 1691.94 1692.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 480 0.000128 2048 0.033 3625 86016 44.0556 17.5519 717.997 519.743 1299.52 1299.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 480 0.000128 2048 0.033 3625 88320 43.9035 17.6291 1082.86 521.064 1665.62 1665.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 480 0.000128 2048 0.033 3625 84480 43.9195 17.5432 684.599 515.688 1261.92 1262.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 480 0.000128 2048 0.033 3625 88064 44.0196 17.6394 1035.11 522.23 1619.17 1619.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 480 0.000128 2048 0.033 3625 86016 43.7908 17.4892 709.476 517.24 1288.17 1288.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 480 0.000128 2048 0.033 3648 90112 43.7812 17.7615 769.246 523.504 1354.47 1354.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 480 0.000128 2048 0.033 3648 89088 43.8324 17.6629 491.1 522.223 1074.99 1075.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 480 0.000128 2048 0.033 3648 90240 44.009 17.7159 789.21 524.277 1375.39 1375.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 480 0.000128 2048 0.033 3648 89600 43.7778 17.6538 502.456 522.199 1086.26 1086.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 480 0.000128 2048 0.033 3648 89856 43.8622 17.6913 851.817 523.978 1437.52 1437.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 480 0.000128 2048 0.033 3648 89088 43.9666 17.6884 544.474 523.599 1129.89 1130.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 480 0.000128 2048 0.033 3648 89600 43.8323 17.6579 838.922 521.783 1422.37 1422.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 480 0.000128 2048 0.033 3648 87808 43.7962 17.6638 524.776 519.967 1106.37 1106.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 480 0.000128 2048 0.033 3648 88704 43.7741 17.6026 434.557 520.043 1016.15 1016.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 480 0.000128 2048 0.033 3648 89088 43.8107 17.6233 821.199 522.525 1405.33 1405.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 480 0.000128 2048 0.033 3648 88064 44.0108 17.7582 535.001 522.71 1119.65 1119.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 480 0.000128 2048 0.033 3648 86016 44.1029 17.555 436.443 520.177 1018.44 1018.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 480 0.000128 2048 0.033 3648 89856 43.8362 17.6785 1218.76 523.005 1803.45 1803.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 480 0.000128 2048 0.033 3648 87552 43.8418 17.5654 746.508 520.104 1328.19 1328.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 480 0.000128 2048 0.033 3648 86400 44.174 17.6067 607.858 519.995 1189.8 1189.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 480 0.000128 2048 0.033 3648 89600 43.7438 17.8208 1127.9 522.573 1712.2 1712.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 480 0.000128 2048 0.033 3648 89600 43.7076 17.6271 765.473 522.902 1349.88 1350.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 480 0.000128 2048 0.033 3648 84480 43.9421 17.4738 600.291 515.756 1177.63 1177.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 480 0.000128 2048 0.033 3648 89088 43.9595 17.6948 1065.75 523.506 1651.08 1651.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 480 0.000128 2048 0.033 3648 86016 44.0925 17.6131 668.567 519.74 1250.18 1250.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 480 0.000128 2048 0.033 3648 87552 43.8083 17.6828 595.729 520.5 1177.88 1178.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 480 0.000128 2048 0.033 3648 89600 44.0524 17.7445 1058.52 524.383 1644.87 1644.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 480 0.000128 2048 0.033 3648 86400 43.7451 17.4748 703.471 515.649 1280.5 1280.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 480 0.000128 2048 0.033 3648 86400 43.8152 17.4854 588.902 515.992 1166.36 1166.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 480 0.000128 2048 0.033 3648 87808 43.7667 17.5709 999.932 519.521 1580.96 1581.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 480 0.000128 2048 0.033 3648 86016 44.0773 17.5734 684.241 520.319 1266.37 1266.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 480 0.000128 2048 0.033 3648 86016 44.1539 17.6228 567.532 520.196 1149.67 1149.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 480 0.000128 2048 0.033 3648 88320 43.8974 17.6158 987.762 521.039 1570.49 1570.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 480 0.000128 2048 0.033 3648 84480 43.9187 17.4452 682.308 516.179 1260.02 1260.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 480 0.000128 2048 0.033 3648 80640 44.0199 17.2749 536.331 511 1108.8 1108.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 480 0.000128 2048 0.033 3648 88064 44.0084 17.631 995.089 522.695 1579.6 1579.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 480 0.000128 2048 0.033 3648 86016 43.7819 17.5557 660.633 517.591 1239.73 1239.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 480 0.000128 2048 0.033 3648 79872 44.1118 17.4034 551.839 512.088 1125.61 1125.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 480 0.000128 2048 0.033 3640 89088 43.949 17.6709 773.634 523.507 1358.93 1359.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 480 0.000128 2048 0.033 3640 88064 44.0013 17.6344 489.877 522.227 1073.91 1074.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 480 0.000128 2048 0.033 3640 89600 44.0288 17.7895 884.767 524.233 1471 1471.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 480 0.000128 2048 0.033 3640 88320 43.9865 17.6845 556.18 522.182 1140.2 1140.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 480 0.000128 2048 0.033 3640 88320 43.9013 17.6371 456.409 521.012 1039.12 1039.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 480 0.000128 2048 0.033 3640 89088 44.0759 17.6988 810.474 523.464 1395.89 1396.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 480 0.000128 2048 0.033 3640 89088 43.945 17.6641 533.613 523.484 1118.88 1119.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 480 0.000128 2048 0.033 3640 87552 43.8584 17.5635 429.335 520.035 1010.97 1011.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 480 0.000128 2048 0.033 3640 88704 43.9588 17.6753 1156.28 522.218 1740.3 1740.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 480 0.000128 2048 0.033 3640 87808 43.7767 17.6948 726.416 519.514 1307.57 1307.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 480 0.000128 2048 0.033 3640 86016 44.2257 17.599 574.237 519.674 1155.91 1156.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 480 0.000128 2048 0.033 3640 88064 44.0198 17.6294 1067.46 522.028 1651.34 1651.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 480 0.000128 2048 0.033 3640 88064 44.0126 17.6387 667.14 522.758 1251.72 1251.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 480 0.000128 2048 0.033 3640 86016 44.0772 17.6271 533.186 520.174 1115.23 1115.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 480 0.000128 2048 0.033 3640 88704 44.0407 17.6885 1108.31 522.937 1693.15 1693.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 480 0.000128 2048 0.033 3640 87552 43.8477 17.5676 715.161 520.04 1296.78 1296.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 480 0.000128 2048 0.033 3640 86400 44.1722 17.598 622.598 519.843 1204.38 1204.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 480 0.000128 2048 0.033 3640 87552 43.821 17.5657 558.209 520.489 1140.25 1140.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 480 0.000128 2048 0.033 3640 88320 43.9553 17.6557 1038.73 522.064 1622.57 1622.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 480 0.000128 2048 0.033 3640 87040 44.1191 17.6374 693.105 522.401 1277.43 1277.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 480 0.000128 2048 0.033 3640 84480 43.9285 17.4504 566.047 515.734 1143.33 1143.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 480 0.000128 2048 0.033 3640 87040 44.2199 17.6438 576.851 522.712 1161.59 1161.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 480 0.000128 2048 0.033 3640 89088 43.9766 17.7076 984.423 523.685 1569.96 1570.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 480 0.000128 2048 0.033 3640 86016 44.0908 17.5507 677.849 520.227 1259.88 1260.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 480 0.000128 2048 0.033 3640 87552 43.8204 17.6703 570.188 519.998 1151.84 1151.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 480 0.000128 2048 0.033 3640 79872 44.1155 17.2828 491.46 512.018 1065.04 1065.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 480 0.000128 2048 0.033 3640 89600 44.0485 17.7359 1025.43 524.396 1611.79 1611.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 480 0.000128 2048 0.033 3640 86400 43.7232 17.4776 677.7 516.128 1255.2 1255.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 480 0.000128 2048 0.033 3640 86400 43.8033 17.574 585.633 515.795 1162.97 1163.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 480 0.000128 2048 0.033 3640 83200 44.1084 17.4754 519.645 516.168 1097.56 1097.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 480 0.000128 2048 0.033 3648 90624 43.6183 17.6497 858.325 523.505 1443.27 1443.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 480 0.000128 2048 0.033 3648 90112 43.618 17.6267 548.285 522.102 1131.8 1131.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 480 0.000128 2048 0.033 3648 90624 43.6609 17.6743 457.239 523.599 1042.35 1042.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 480 0.000128 2048 0.033 3648 90240 43.9611 17.7201 821.578 523.877 1407.3 1407.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 480 0.000128 2048 0.033 3648 89600 43.7615 17.7021 538.141 522.192 1121.97 1122.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 480 0.000128 2048 0.033 3648 88320 43.8983 17.666 431.223 521.014 1013.97 1014.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 480 0.000128 2048 0.033 3648 90624 43.7401 17.6838 1158.18 523.554 1743.33 1743.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 480 0.000128 2048 0.033 3648 90624 43.6759 17.6948 730.052 523.936 1315.53 1315.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 480 0.000128 2048 0.033 3648 87552 43.8628 17.6476 566.601 519.62 1147.9 1148.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 480 0.000128 2048 0.033 3648 89088 43.6011 17.5636 488.293 519.746 1069.38 1069.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 480 0.000128 2048 0.033 3648 89600 43.8119 17.6602 1058.27 521.864 1641.78 1641.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 480 0.000128 2048 0.033 3648 87808 43.7752 17.5798 654.767 519.603 1235.89 1236.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 480 0.000128 2048 0.033 3648 88704 43.8049 17.5889 544.123 520.167 1125.86 1126.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 480 0.000128 2048 0.033 3648 86016 44.0569 17.6169 475.531 519.897 1057.28 1057.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 480 0.000128 2048 0.033 3648 90112 43.619 17.6398 1011.4 522.143 1594.97 1595.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 480 0.000128 2048 0.033 3648 90112 43.6242 17.6518 649.478 522.81 1233.73 1233.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 480 0.000128 2048 0.033 3648 89088 43.6213 17.5724 531.81 520.175 1113.35 1113.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 480 0.000128 2048 0.033 3648 86016 43.7742 17.5787 456.409 517.551 1035.48 1035.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 480 0.000128 2048 0.033 3648 89856 43.8472 17.684 1003.69 522.877 1588.27 1588.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 480 0.000128 2048 0.033 3648 87552 43.8532 17.5821 684.754 520.1 1266.46 1266.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 480 0.000128 2048 0.033 3648 86400 44.1494 17.6189 573.451 520.305 1155.69 1155.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 480 0.000128 2048 0.033 3648 87552 43.8079 17.5593 584.733 520.037 1166.31 1166.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 480 0.000128 2048 0.033 3648 89600 43.7612 17.6512 994.029 522.688 1578.31 1578.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 480 0.000128 2048 0.033 3648 89600 43.7123 17.673 711.887 522.411 1295.85 1295.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 480 0.000128 2048 0.033 3648 84480 43.9044 17.4517 556.648 516.133 1134.31 1134.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 480 0.000128 2048 0.033 3648 87040 44.2174 17.7822 538.369 523.329 1123.87 1124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 480 0.000128 2048 0.033 3650 89600 43.8028 17.6666 879.892 523.427 1464.95 1465.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 480 0.000128 2048 0.033 3650 89088 43.7907 17.6275 558.141 522.525 1142.25 1142.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 480 0.000128 2048 0.033 3650 89088 43.9588 17.7254 458.547 523.549 1043.95 1044.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 480 0.000128 2048 0.033 3650 89600 44.0091 17.7219 819.298 523.867 1405.07 1405.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 480 0.000128 2048 0.033 3650 88320 43.9705 17.6668 520.589 522.675 1105.07 1105.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 480 0.000128 2048 0.033 3650 88320 43.9191 17.6942 433.17 521.067 1016.02 1016.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 480 0.000128 2048 0.033 3650 87040 44.135 17.6642 367.978 523.1 953.046 953.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 480 0.000128 2048 0.033 3650 89088 44.0222 17.687 1114.31 523.908 1700.09 1700.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 480 0.000128 2048 0.033 3650 89088 43.9569 17.666 697.688 523.672 1283.15 1283.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 480 0.000128 2048 0.033 3650 87552 43.8787 17.6148 558.087 519.486 1139.24 1139.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 480 0.000128 2048 0.033 3650 86016 44.1053 17.5534 465.212 519.817 1046.86 1047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 480 0.000128 2048 0.033 3650 88704 43.9575 17.658 1016.55 521.858 1600.2 1600.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 480 0.000128 2048 0.033 3650 87808 43.7828 17.564 640.431 519.527 1221.47 1221.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 480 0.000128 2048 0.033 3650 86016 44.2188 17.6042 514.827 520.157 1096.98 1097.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 480 0.000128 2048 0.033 3650 86016 44.065 17.5529 464.182 519.832 1045.8 1045.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 480 0.000128 2048 0.033 3650 89088 43.8035 17.6297 999.226 522.626 1583.46 1583.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 480 0.000128 2048 0.033 3650 88064 44.0418 17.6435 643.295 522.318 1227.47 1227.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 480 0.000128 2048 0.033 3650 86016 44.0896 17.6021 522.888 519.737 1104.49 1104.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 480 0.000128 2048 0.033 3650 86016 43.7795 17.4678 460.951 517.161 1039.52 1039.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 480 0.000128 2048 0.033 3650 88704 44.056 17.7206 1037.51 522.587 1622.05 1622.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 480 0.000128 2048 0.033 3650 87552 43.838 17.6026 729.483 520.116 1311.21 1311.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 480 0.000128 2048 0.033 3650 86400 44.1724 17.6005 593.067 520.191 1175.2 1175.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 480 0.000128 2048 0.033 3650 87552 43.7916 17.6027 574.49 519.876 1155.93 1156.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 480 0.000128 2048 0.033 3650 80640 44.0172 17.2883 483.288 510.927 1055.69 1055.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 480 0.000128 2048 0.033 3650 88320 43.9546 17.6841 996.236 522.284 1580.33 1580.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 480 0.000128 2048 0.033 3650 87040 44.127 17.6445 681.091 522.833 1265.86 1266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 480 0.000128 2048 0.033 3650 84480 43.9036 17.4635 559.301 515.66 1136.5 1136.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 480 0.000128 2048 0.033 3650 87040 44.1992 17.6866 534.004 523.212 1119.27 1119.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 480 0.000128 2048 0.033 3650 83200 44.127 17.4537 487.934 516.67 1066.35 1066.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 480 0.000128 2048 0.033 3660 89600 43.8031 17.8166 811.499 523.38 1396.67 1396.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 480 0.000128 2048 0.033 3660 89088 43.7823 17.7418 533.178 522.636 1117.51 1117.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 480 0.000128 2048 0.033 3660 89088 43.9571 17.7033 430.331 523.613 1015.77 1015.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 480 0.000128 2048 0.033 3660 88064 44.0252 17.6878 369.312 522.661 953.853 953.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 480 0.000128 2048 0.033 3660 89600 44.0009 17.7496 1125.74 524.234 1711.89 1712.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 480 0.000128 2048 0.033 3660 88320 43.9632 17.6599 694.908 522.263 1278.97 1279.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 480 0.000128 2048 0.033 3660 88320 43.9128 17.6787 566.308 521.037 1149.1 1149.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 480 0.000128 2048 0.033 3660 87040 44.0996 17.6412 471.485 522.487 1055.87 1056.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 480 0.000128 2048 0.033 3660 89856 43.8645 17.6862 1033.32 523.856 1618.9 1619.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 480 0.000128 2048 0.033 3660 89088 43.9719 17.6609 646.947 523.986 1232.73 1232.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 480 0.000128 2048 0.033 3660 87552 43.8272 17.5616 522.36 520.105 1104.02 1104.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 480 0.000128 2048 0.033 3660 86016 44.1147 17.6108 463.696 519.813 1045.4 1045.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 480 0.000128 2048 0.033 3660 84480 43.9366 17.4447 393.475 515.744 970.77 970.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 480 0.000128 2048 0.033 3660 88704 43.9662 17.6736 976.079 521.768 1559.66 1559.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 480 0.000128 2048 0.033 3660 87808 43.7951 17.578 618.962 519.77 1200.28 1200.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 480 0.000128 2048 0.033 3660 86016 44.2367 17.6681 505.899 519.98 1087.96 1088.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 480 0.000128 2048 0.033 3660 86016 44.0638 17.5759 445.266 519.906 1026.98 1027.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 480 0.000128 2048 0.033 3660 85120 44.1011 17.593 390.176 517.566 969.6 969.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 480 0.000128 2048 0.033 3660 89088 43.8281 17.8046 909.284 522.598 1493.69 1493.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 480 0.000128 2048 0.033 3660 88064 44.0006 17.624 608.358 522.756 1192.91 1193.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 480 0.000128 2048 0.033 3660 86016 44.1001 17.5415 493.639 520.169 1075.61 1075.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 480 0.000128 2048 0.033 3660 86016 43.7681 17.5003 449.025 517.049 1027.5 1027.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 480 0.000128 2048 0.033 3660 87040 44.2007 17.6594 413.502 523.211 998.739 998.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 480 0.000128 2048 0.033 3648 89600 43.8006 17.8235 802.821 523.425 1388.04 1388.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 480 0.000128 2048 0.033 3648 89088 43.796 17.631 514.445 522.52 1098.56 1098.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 480 0.000128 2048 0.033 3648 89088 43.9584 17.7213 422.799 524.094 1008.74 1008.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 480 0.000128 2048 0.033 3648 88064 44.0388 17.6276 362.961 522.32 947.117 947.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 480 0.000128 2048 0.033 3648 89600 44.0197 17.7051 1085.35 523.801 1671.04 1671.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 480 0.000128 2048 0.033 3648 88320 43.9613 17.6763 657.167 522.624 1241.6 1241.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 480 0.000128 2048 0.033 3648 88320 43.8835 17.6399 540.968 520.659 1123.32 1123.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 480 0.000128 2048 0.033 3648 87040 44.1141 17.6344 458.032 522.77 1042.71 1042.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 480 0.000128 2048 0.033 3648 86400 43.7462 17.4717 415.002 515.719 992.106 992.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 480 0.000128 2048 0.033 3648 89856 43.8602 17.6803 1002.29 523.45 1587.45 1587.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 480 0.000128 2048 0.033 3648 89088 43.9885 17.8357 621.603 524.043 1207.64 1207.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 480 0.000128 2048 0.033 3648 87552 43.8499 17.6063 503.326 519.973 1084.92 1085.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 480 0.000128 2048 0.033 3648 86016 44.1144 17.5533 442.22 519.625 1023.68 1023.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 480 0.000128 2048 0.033 3648 84480 43.9024 17.4386 380.481 515.646 957.637 957.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 480 0.000128 2048 0.033 3648 88704 43.9762 17.659 933.893 521.784 1517.48 1517.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 480 0.000128 2048 0.033 3648 87808 43.766 17.5711 585.692 519.962 1167.17 1167.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 480 0.000128 2048 0.033 3648 86016 44.2501 17.5909 484.757 520.111 1066.87 1067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 480 0.000128 2048 0.033 3648 86016 44.063 17.5541 427.131 519.689 1008.61 1008.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 480 0.000128 2048 0.033 3648 85120 44.0924 17.5643 373.715 517.655 953.205 953.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 480 0.000128 2048 0.033 3648 89088 43.804 17.6456 905.388 522.514 1489.51 1489.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 480 0.000128 2048 0.033 3648 88064 44.0126 17.6415 593.68 522.404 1177.9 1178.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 480 0.000128 2048 0.033 3648 86016 44.1014 17.5522 478.845 519.739 1060.4 1060.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 480 0.000128 2048 0.033 3648 86016 43.7814 17.4708 434.339 517.598 1013.36 1013.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 480 0.000128 2048 0.033 3648 87040 44.2339 17.6662 405.51 523.267 990.843 990.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 480 0.000128 2048 0.033 3648 79872 44.1083 17.2974 348.266 512.501 922.339 922.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 480 0.000128 2048 0.033 3712 87296 44.2772 17.674 797.784 523.474 1383.38 1383.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 480 0.000128 2048 0.033 3712 87040 44.1826 17.6863 891.122 523.508 1476.67 1476.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 480 0.000128 2048 0.033 3712 86016 44.2212 17.6586 572.027 522.588 1156.66 1156.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 480 0.000128 2048 0.033 3712 86016 44.3463 17.6701 465.951 524.051 1052.18 1052.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 480 0.000128 2048 0.033 3712 86016 44.2241 17.6624 416.273 522.399 1000.73 1000.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 480 0.000128 2048 0.033 3712 84480 44.4041 17.6394 374.747 522.385 959.337 959.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 480 0.000128 2048 0.033 3712 82944 44.4864 17.5699 341.059 519.739 923.013 923.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 480 0.000128 2048 0.033 3712 82432 44.5528 17.5562 320.977 520.317 903.571 903.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 480 0.000128 2048 0.033 3712 81920 44.3586 17.4678 302.524 517.226 881.737 881.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 480 0.000128 2048 0.033 3660 86016 44.0666 17.5531 302.62 520.256 884.659 884.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 480 0.000128 2048 0.033 3648 86016 44.0502 17.577 294.509 519.826 876.124 876.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 480 0.000128 2048 0.033 3650 85120 44.1086 17.5952 299.098 517.957 878.929 879.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 480 0.000128 2048 0.033 3648 85120 44.1048 17.5853 298.547 517.958 878.36 878.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 480 0.000128 2048 0.033 3648 88064 44.0189 17.6351 350.385 522.393 934.594 934.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 480 0.000128 2048 0.033 3648 84480 43.8783 17.4385 516.624 516.411 1094.52 1094.65
