{'out': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['sel', 'b', 'a']],
         'DLines': ['14:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f99213750d0>]}}
