<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h' l='162' type='llvm::MachineInstr * llvm::getOpcodeDef(unsigned int Opcode, llvm::Register Reg, const llvm::MachineRegisterInfo &amp; MRI)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h' l='159'>/// See if Reg is defined by an single def instruction that is
/// Opcode. Also try to do trivial folding if it&apos;s a COPY with
/// same types. Returns null otherwise.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='663' u='c' c='_ZN4llvm14CombinerHelper22matchSextTruncSextLoadERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='691' u='c' c='_ZN4llvm14CombinerHelper20matchSextInRegOfLoadERNS_12MachineInstrERSt5tupleIJNS_8RegisterEjEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='823' u='c' c='_ZN4llvm14CombinerHelper21findPreIndexCandidateERNS_12MachineInstrERNS_8RegisterES4_S4_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1134' u='c' c='_ZN4llvm14CombinerHelper14optimizeMemsetERNS_12MachineInstrENS_8RegisterES3_jNS_5AlignEb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1249' u='c' c='_ZN4llvm14CombinerHelper14optimizeMemcpyERNS_12MachineInstrENS_8RegisterES3_jNS_5AlignES4_b'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1355' u='c' c='_ZN4llvm14CombinerHelper15optimizeMemmoveERNS_12MachineInstrENS_8RegisterES3_jNS_5AlignES4_b'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2473' u='c' c='_ZN4llvm14CombinerHelper26matchAnyExplicitUseIsUndefERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2480' u='c' c='_ZN4llvm14CombinerHelper28matchAllExplicitUsesAreUndefERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2492' u='c' c='_ZN4llvm14CombinerHelper15matchUndefStoreERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2498' u='c' c='_ZN4llvm14CombinerHelper19matchUndefSelectCmpERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2641' u='c' c='_ZN4llvm14CombinerHelper19matchOperandIsUndefERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='3262' u='c' c='_ZNK4llvm14CombinerHelper30findCandidatesForLoadOrCombineEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='3266' u='c' c='_ZNK4llvm14CombinerHelper30findCandidatesForLoadOrCombineEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='3304' u='c' c='_ZL24matchLoadAndBytePositionN4llvm8RegisterEjRKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='310' u='c' c='_ZN4llvm28LegalizationArtifactCombiner18tryFoldImplicitDefERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4205' u='c' c='_ZN4llvm15LegalizerHelper17narrowScalarShiftERNS_12MachineInstrEjNS_3LLTE'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='403' ll='407' type='llvm::MachineInstr * llvm::getOpcodeDef(unsigned int Opcode, llvm::Register Reg, const llvm::MachineRegisterInfo &amp; MRI)'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='1524' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector28tryOptCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='1559' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector28tryOptCompareBranchFedByICmpERN4llvm12MachineInstrES3_RNS1_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2940' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='4778' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector22tryOptConstantBuildVecERN4llvm12MachineInstrENS1_3LLTERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='4782' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector22tryOptConstantBuildVecERN4llvm12MachineInstrENS1_3LLTERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5333' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector31selectAddrModeShiftedExtendXRegERN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5394' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeXROERN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5467' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectAddrModeWROERN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='61' u='c' c='_Z29matchExtractVecEltPairwiseAddRN4llvm12MachineInstrERNS_19MachineRegisterInfoERSt5tupleIJjNS_3LLTENS_8RegisterEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='73' u='c' c='_Z29matchExtractVecEltPairwiseAddRN4llvm12MachineInstrERNS_19MachineRegisterInfoERSt5tupleIJjNS_3LLTENS_8RegisterEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='76' u='c' c='_Z29matchExtractVecEltPairwiseAddRN4llvm12MachineInstrERNS_19MachineRegisterInfoERSt5tupleIJjNS_3LLTENS_8RegisterEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='284' u='c' c='_ZL27matchDupFromInsertVectorEltiRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='289' u='c' c='_ZL27matchDupFromInsertVectorEltiRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='309' u='c' c='_ZL23matchDupFromBuildVectoriRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2174' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector12selectG_FNEGERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3986' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector17parseMUBUFAddressENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2556' u='c' c='_ZL18stripAnySourceModsN4llvm8RegisterERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2558' u='c' c='_ZL18stripAnySourceModsN4llvm8RegisterERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2560' u='c' c='_ZL18stripAnySourceModsN4llvm8RegisterERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1369' u='c' c='_ZL16setBufferOffsetsRN4llvm16MachineIRBuilderERKNS_22AMDGPURegisterBankInfoENS_8RegisterERS5_S6_RlNS_5AlignE'/>
