ARM GAS  /tmp/cctg4n5L.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 6
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"npu_cache.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c"
  25              		.section	.bss.hcacheaxi_s,"aw",%nobits
  26              		.align	2
  29              	hcacheaxi_s:
  30 0000 00000000 		.space	12
  30      00000000 
  30      00000000 
  31              		.section	.text.npu_cache_init,"ax",%progbits
  32              		.align	1
  33              		.global	npu_cache_init
  34              		.syntax unified
  35              		.thumb
  36              		.thumb_func
  38              	npu_cache_init:
  39              	.LFB835:
   1:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** /**
   2:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   ******************************************************************************
   3:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   * @file    npu_cache.c
   4:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   * @brief   Implementation of NPU-cache-handling functions (CACHEAXI)
   5:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   ******************************************************************************
   6:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   * @attention
   7:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   *
   8:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   * Copyright (c) 2024 STMicroelectronics.
   9:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   * All rights reserved.
  10:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   *
  11:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   * This software is licensed under terms that can be found in the LICENSE file
  12:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   * in the root directory of this software component.
  13:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  14:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   *
  15:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   ******************************************************************************
  16:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   */
  17:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** 
  18:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** #include "npu_cache.h"
  19:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** #include "stm32n6xx_hal_cacheaxi.h"
ARM GAS  /tmp/cctg4n5L.s 			page 2


  20:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** 
  21:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** static CACHEAXI_HandleTypeDef hcacheaxi_s;
  22:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** 
  23:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** void npu_cache_init(void)
  24:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** {
  40              		.loc 1 24 1
  41              		.cfi_startproc
  42              		@ args = 0, pretend = 0, frame = 0
  43              		@ frame_needed = 1, uses_anonymous_args = 0
  44 0000 80B5     		push	{r7, lr}
  45              		.cfi_def_cfa_offset 8
  46              		.cfi_offset 7, -8
  47              		.cfi_offset 14, -4
  48 0002 00AF     		add	r7, sp, #0
  49              		.cfi_def_cfa_register 7
  25:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   hcacheaxi_s.Instance = CACHEAXI;
  50              		.loc 1 25 24
  51 0004 034B     		ldr	r3, .L2
  52 0006 044A     		ldr	r2, .L2+4
  53 0008 1A60     		str	r2, [r3]
  26:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   HAL_CACHEAXI_Init(&hcacheaxi_s);      // Side effect: cacheaxi should be enabled (but one should 
  54              		.loc 1 26 3
  55 000a 0248     		ldr	r0, .L2
  56 000c FFF7FEFF 		bl	HAL_CACHEAXI_Init
  27:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** }
  57              		.loc 1 27 1
  58 0010 00BF     		nop
  59 0012 80BD     		pop	{r7, pc}
  60              	.L3:
  61              		.align	2
  62              	.L2:
  63 0014 00000000 		.word	hcacheaxi_s
  64 0018 00FC0D58 		.word	1477311488
  65              		.cfi_endproc
  66              	.LFE835:
  68              		.section	.text.npu_cache_enable,"ax",%progbits
  69              		.align	1
  70              		.global	npu_cache_enable
  71              		.syntax unified
  72              		.thumb
  73              		.thumb_func
  75              	npu_cache_enable:
  76              	.LFB836:
  28:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** 
  29:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** void npu_cache_enable(void)
  30:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** {
  77              		.loc 1 30 1
  78              		.cfi_startproc
  79              		@ args = 0, pretend = 0, frame = 8
  80              		@ frame_needed = 1, uses_anonymous_args = 0
  81 0000 80B5     		push	{r7, lr}
  82              		.cfi_def_cfa_offset 8
  83              		.cfi_offset 7, -8
  84              		.cfi_offset 14, -4
  85 0002 82B0     		sub	sp, sp, #8
  86              		.cfi_def_cfa_offset 16
  87 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/cctg4n5L.s 			page 3


  88              		.cfi_def_cfa_register 7
  89              	.L5:
  31:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   HAL_StatusTypeDef status;
  32:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   // Enable is wrapped in a loop because most of times, the first call returns
  33:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   //    HAL_BUSY, resulting in a cache not enabled.
  34:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   do
  35:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   {
  36:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****     status = HAL_CACHEAXI_Enable(&hcacheaxi_s);
  90              		.loc 1 36 14
  91 0006 0648     		ldr	r0, .L6
  92 0008 FFF7FEFF 		bl	HAL_CACHEAXI_Enable
  93 000c 0346     		mov	r3, r0
  94 000e FB71     		strb	r3, [r7, #7]
  37:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   } while (status == HAL_BUSY);
  95              		.loc 1 37 19 discriminator 1
  96 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  97 0012 022B     		cmp	r3, #2
  98 0014 F7D0     		beq	.L5
  38:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** }
  99              		.loc 1 38 1
 100 0016 00BF     		nop
 101 0018 00BF     		nop
 102 001a 0837     		adds	r7, r7, #8
 103              		.cfi_def_cfa_offset 8
 104 001c BD46     		mov	sp, r7
 105              		.cfi_def_cfa_register 13
 106              		@ sp needed
 107 001e 80BD     		pop	{r7, pc}
 108              	.L7:
 109              		.align	2
 110              	.L6:
 111 0020 00000000 		.word	hcacheaxi_s
 112              		.cfi_endproc
 113              	.LFE836:
 115              		.section	.text.npu_cache_disable,"ax",%progbits
 116              		.align	1
 117              		.global	npu_cache_disable
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 122              	npu_cache_disable:
 123              	.LFB837:
  39:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** 
  40:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** void npu_cache_disable(void)
  41:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** {
 124              		.loc 1 41 1
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 8
 127              		@ frame_needed = 1, uses_anonymous_args = 0
 128 0000 80B5     		push	{r7, lr}
 129              		.cfi_def_cfa_offset 8
 130              		.cfi_offset 7, -8
 131              		.cfi_offset 14, -4
 132 0002 82B0     		sub	sp, sp, #8
 133              		.cfi_def_cfa_offset 16
 134 0004 00AF     		add	r7, sp, #0
 135              		.cfi_def_cfa_register 7
ARM GAS  /tmp/cctg4n5L.s 			page 4


 136              	.L9:
  42:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   HAL_StatusTypeDef status;
  43:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   do
  44:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   {
  45:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****     status = HAL_CACHEAXI_Disable(&hcacheaxi_s);
 137              		.loc 1 45 14
 138 0006 0648     		ldr	r0, .L10
 139 0008 FFF7FEFF 		bl	HAL_CACHEAXI_Disable
 140 000c 0346     		mov	r3, r0
 141 000e FB71     		strb	r3, [r7, #7]
  46:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   } while (status == HAL_BUSY);
 142              		.loc 1 46 19 discriminator 1
 143 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 144 0012 022B     		cmp	r3, #2
 145 0014 F7D0     		beq	.L9
  47:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** }
 146              		.loc 1 47 1
 147 0016 00BF     		nop
 148 0018 00BF     		nop
 149 001a 0837     		adds	r7, r7, #8
 150              		.cfi_def_cfa_offset 8
 151 001c BD46     		mov	sp, r7
 152              		.cfi_def_cfa_register 13
 153              		@ sp needed
 154 001e 80BD     		pop	{r7, pc}
 155              	.L11:
 156              		.align	2
 157              	.L10:
 158 0020 00000000 		.word	hcacheaxi_s
 159              		.cfi_endproc
 160              	.LFE837:
 162              		.section	.text.npu_cache_invalidate,"ax",%progbits
 163              		.align	1
 164              		.global	npu_cache_invalidate
 165              		.syntax unified
 166              		.thumb
 167              		.thumb_func
 169              	npu_cache_invalidate:
 170              	.LFB838:
  48:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** 
  49:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** void npu_cache_invalidate(void)
  50:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** {
 171              		.loc 1 50 1
 172              		.cfi_startproc
 173              		@ args = 0, pretend = 0, frame = 0
 174              		@ frame_needed = 1, uses_anonymous_args = 0
 175 0000 80B5     		push	{r7, lr}
 176              		.cfi_def_cfa_offset 8
 177              		.cfi_offset 7, -8
 178              		.cfi_offset 14, -4
 179 0002 00AF     		add	r7, sp, #0
 180              		.cfi_def_cfa_register 7
  51:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   HAL_CACHEAXI_Invalidate(&hcacheaxi_s);
 181              		.loc 1 51 3
 182 0004 0248     		ldr	r0, .L13
 183 0006 FFF7FEFF 		bl	HAL_CACHEAXI_Invalidate
  52:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** }
ARM GAS  /tmp/cctg4n5L.s 			page 5


 184              		.loc 1 52 1
 185 000a 00BF     		nop
 186 000c 80BD     		pop	{r7, pc}
 187              	.L14:
 188 000e 00BF     		.align	2
 189              	.L13:
 190 0010 00000000 		.word	hcacheaxi_s
 191              		.cfi_endproc
 192              	.LFE838:
 194              		.section	.text.npu_cache_clean_range,"ax",%progbits
 195              		.align	1
 196              		.global	npu_cache_clean_range
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 201              	npu_cache_clean_range:
 202              	.LFB839:
  53:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** 
  54:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** void npu_cache_clean_range(uint32_t start_addr, uint32_t end_addr)
  55:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** {
 203              		.loc 1 55 1
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 8
 206              		@ frame_needed = 1, uses_anonymous_args = 0
 207 0000 80B5     		push	{r7, lr}
 208              		.cfi_def_cfa_offset 8
 209              		.cfi_offset 7, -8
 210              		.cfi_offset 14, -4
 211 0002 82B0     		sub	sp, sp, #8
 212              		.cfi_def_cfa_offset 16
 213 0004 00AF     		add	r7, sp, #0
 214              		.cfi_def_cfa_register 7
 215 0006 7860     		str	r0, [r7, #4]
 216 0008 3960     		str	r1, [r7]
  56:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   HAL_CACHEAXI_CleanByAddr(&hcacheaxi_s, (uint32_t*)start_addr, end_addr-start_addr);
 217              		.loc 1 56 3
 218 000a 7968     		ldr	r1, [r7, #4]
 219 000c 3A68     		ldr	r2, [r7]
 220 000e 7B68     		ldr	r3, [r7, #4]
 221 0010 D31A     		subs	r3, r2, r3
 222 0012 1A46     		mov	r2, r3
 223 0014 0348     		ldr	r0, .L16
 224 0016 FFF7FEFF 		bl	HAL_CACHEAXI_CleanByAddr
  57:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** }
 225              		.loc 1 57 1
 226 001a 00BF     		nop
 227 001c 0837     		adds	r7, r7, #8
 228              		.cfi_def_cfa_offset 8
 229 001e BD46     		mov	sp, r7
 230              		.cfi_def_cfa_register 13
 231              		@ sp needed
 232 0020 80BD     		pop	{r7, pc}
 233              	.L17:
 234 0022 00BF     		.align	2
 235              	.L16:
 236 0024 00000000 		.word	hcacheaxi_s
 237              		.cfi_endproc
ARM GAS  /tmp/cctg4n5L.s 			page 6


 238              	.LFE839:
 240              		.section	.text.npu_cache_clean_invalidate_range,"ax",%progbits
 241              		.align	1
 242              		.global	npu_cache_clean_invalidate_range
 243              		.syntax unified
 244              		.thumb
 245              		.thumb_func
 247              	npu_cache_clean_invalidate_range:
 248              	.LFB840:
  58:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** 
  59:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** void npu_cache_clean_invalidate_range(uint32_t start_addr, uint32_t end_addr)
  60:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** {
 249              		.loc 1 60 1
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 8
 252              		@ frame_needed = 1, uses_anonymous_args = 0
 253 0000 80B5     		push	{r7, lr}
 254              		.cfi_def_cfa_offset 8
 255              		.cfi_offset 7, -8
 256              		.cfi_offset 14, -4
 257 0002 82B0     		sub	sp, sp, #8
 258              		.cfi_def_cfa_offset 16
 259 0004 00AF     		add	r7, sp, #0
 260              		.cfi_def_cfa_register 7
 261 0006 7860     		str	r0, [r7, #4]
 262 0008 3960     		str	r1, [r7]
  61:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   HAL_CACHEAXI_CleanInvalidByAddr(&hcacheaxi_s, (uint32_t*)start_addr, end_addr-start_addr);
 263              		.loc 1 61 3
 264 000a 7968     		ldr	r1, [r7, #4]
 265 000c 3A68     		ldr	r2, [r7]
 266 000e 7B68     		ldr	r3, [r7, #4]
 267 0010 D31A     		subs	r3, r2, r3
 268 0012 1A46     		mov	r2, r3
 269 0014 0348     		ldr	r0, .L19
 270 0016 FFF7FEFF 		bl	HAL_CACHEAXI_CleanInvalidByAddr
  62:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** }
 271              		.loc 1 62 1
 272 001a 00BF     		nop
 273 001c 0837     		adds	r7, r7, #8
 274              		.cfi_def_cfa_offset 8
 275 001e BD46     		mov	sp, r7
 276              		.cfi_def_cfa_register 13
 277              		@ sp needed
 278 0020 80BD     		pop	{r7, pc}
 279              	.L20:
 280 0022 00BF     		.align	2
 281              	.L19:
 282 0024 00000000 		.word	hcacheaxi_s
 283              		.cfi_endproc
 284              	.LFE840:
 286              		.section	.text.NPU_CACHE_IRQHandler,"ax",%progbits
 287              		.align	1
 288              		.global	NPU_CACHE_IRQHandler
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	NPU_CACHE_IRQHandler:
ARM GAS  /tmp/cctg4n5L.s 			page 7


 294              	.LFB841:
  63:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** 
  64:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** void NPU_CACHE_IRQHandler(void)
  65:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** {
 295              		.loc 1 65 1
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 1, uses_anonymous_args = 0
 299              		@ link register save eliminated.
 300 0000 80B4     		push	{r7}
 301              		.cfi_def_cfa_offset 4
 302              		.cfi_offset 7, -4
 303 0002 00AF     		add	r7, sp, #0
 304              		.cfi_def_cfa_register 7
  66:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c ****   __NOP();
 305              		.loc 1 66 3
 306              		.syntax unified
 307              	@ 66 "Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c" 1
 308 0004 00BF     		nop
 309              	@ 0 "" 2
  67:Lib/AI_Runtime/Npu/Devices/STM32N6XX/npu_cache.c **** }
 310              		.loc 1 67 1
 311              		.thumb
 312              		.syntax unified
 313 0006 00BF     		nop
 314 0008 BD46     		mov	sp, r7
 315              		.cfi_def_cfa_register 13
 316              		@ sp needed
 317 000a 5DF8047B 		ldr	r7, [sp], #4
 318              		.cfi_restore 7
 319              		.cfi_def_cfa_offset 0
 320 000e 7047     		bx	lr
 321              		.cfi_endproc
 322              	.LFE841:
 324              		.text
 325              	.Letext0:
 326              		.file 2 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 327              		.file 3 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 328              		.file 4 "STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n657xx.h"
 329              		.file 5 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_def.h"
 330              		.file 6 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_cacheaxi.h"
ARM GAS  /tmp/cctg4n5L.s 			page 8


DEFINED SYMBOLS
                            *ABS*:00000000 npu_cache.c
     /tmp/cctg4n5L.s:26     .bss.hcacheaxi_s:00000000 $d
     /tmp/cctg4n5L.s:29     .bss.hcacheaxi_s:00000000 hcacheaxi_s
     /tmp/cctg4n5L.s:32     .text.npu_cache_init:00000000 $t
     /tmp/cctg4n5L.s:38     .text.npu_cache_init:00000000 npu_cache_init
     /tmp/cctg4n5L.s:63     .text.npu_cache_init:00000014 $d
     /tmp/cctg4n5L.s:69     .text.npu_cache_enable:00000000 $t
     /tmp/cctg4n5L.s:75     .text.npu_cache_enable:00000000 npu_cache_enable
     /tmp/cctg4n5L.s:111    .text.npu_cache_enable:00000020 $d
     /tmp/cctg4n5L.s:116    .text.npu_cache_disable:00000000 $t
     /tmp/cctg4n5L.s:122    .text.npu_cache_disable:00000000 npu_cache_disable
     /tmp/cctg4n5L.s:158    .text.npu_cache_disable:00000020 $d
     /tmp/cctg4n5L.s:163    .text.npu_cache_invalidate:00000000 $t
     /tmp/cctg4n5L.s:169    .text.npu_cache_invalidate:00000000 npu_cache_invalidate
     /tmp/cctg4n5L.s:190    .text.npu_cache_invalidate:00000010 $d
     /tmp/cctg4n5L.s:195    .text.npu_cache_clean_range:00000000 $t
     /tmp/cctg4n5L.s:201    .text.npu_cache_clean_range:00000000 npu_cache_clean_range
     /tmp/cctg4n5L.s:236    .text.npu_cache_clean_range:00000024 $d
     /tmp/cctg4n5L.s:241    .text.npu_cache_clean_invalidate_range:00000000 $t
     /tmp/cctg4n5L.s:247    .text.npu_cache_clean_invalidate_range:00000000 npu_cache_clean_invalidate_range
     /tmp/cctg4n5L.s:282    .text.npu_cache_clean_invalidate_range:00000024 $d
     /tmp/cctg4n5L.s:287    .text.NPU_CACHE_IRQHandler:00000000 $t
     /tmp/cctg4n5L.s:293    .text.NPU_CACHE_IRQHandler:00000000 NPU_CACHE_IRQHandler
                           .group:00000000 wm4.0.2a10773746a5c5ebb5552f50e466f80b
                           .group:00000000 wm4.stm32n6xx_hal_conf.h.21.004a06df6e15ac197e03f723792da58a
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.arm_cmse.h.103.a0d15a79c4c9a67da8d5831704d7248e
                           .group:00000000 wm4.stm32n6xx.h.34.80585dd08aa426c932f6311fdb7386da
                           .group:00000000 wm4.stm32n657xx.h.26.acd272cb67318cc1a4791ce2f0720ca6
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.features.h.33.e0c9f337c65cb9f22ed5f23d082bc78b
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.0ac195c83bb4537824e6ad1c47474b79
                           .group:00000000 wm4.core_cm55.h.68.832d5cf835639cc0d28219c3d2867330
                           .group:00000000 wm4.cmsis_gcc.h.26.7a5fd1a99dbedde687044a4433ab3e15
                           .group:00000000 wm4.core_cm55.h.196.52e437a270752da561676e507b35baeb
                           .group:00000000 wm4.mpu_armv8.h.32.9d72426c8e2b47753456dcb84802c5b3
                           .group:00000000 wm4.pmu_armv8.h.32.eaa95f88a71b29390b135fd81c071b6b
                           .group:00000000 wm4.core_cm55.h.4411.860dad8650880893dd57b815844f7186
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.stm32n657xx.h.575.1c2a5e6bedffc6f9083dcc857bc6d09d
                           .group:00000000 wm4.stm32n6xx.h.114.5cf793d8af485e14f110e3e24bde1aa5
                           .group:00000000 wm4.stm32_hal_legacy.h.22.87fb12bf5a1a1e00fc134f22bc9aa8c4
                           .group:00000000 wm4.newlib.h.7.591ac1bd65c1f5b34864757667a05252
                           .group:00000000 wm4.ieeefp.h.77.bd5feb87d9990dd328793ced294f6a87
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.cdefs.h.49.70fc7af612f78ddcace70fdd90b5623b
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
ARM GAS  /tmp/cctg4n5L.s 			page 9


                           .group:00000000 wm4.reent.h.78.6b87466b04591b1f1cb88c14fdf2ba9e
                           .group:00000000 wm4.math.h.13.47cfc34cae8a1153323939c4d32cf7c2
                           .group:00000000 wm4.stm32n6xx_hal_def.h.63.3a8f01490e8852464e9fcb69092e9c75
                           .group:00000000 wm4.stm32n6xx_ll_bus.h.38.2366a295ee4cdb04833997d3787fcd2d
                           .group:00000000 wm4.stm32n6xx_ll_rcc.h.21.002e22a16fd7f67dde6dce41e8ba9620
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.194.1cb1283e40f9bebcd3fba2a9a961838e
                           .group:00000000 wm4.stm32n6xx_hal_rcc_ex.h.21.79aa32178dfef625fbd20d362449acfa
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.4359.3f0b7ad33826d95438602c9aebc08af9
                           .group:00000000 wm4.stm32n6xx_hal_gpio.h.21.89d54af663b98eb8fc098192053f7eeb
                           .group:00000000 wm4.stm32n6xx_hal_gpio_ex.h.22.4acb2e3511a98bb48b81cfc8e09fd59e
                           .group:00000000 wm4.stm32n6xx_hal_rif.h.21.424d0bafb874a777dee3742a22e13037
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.21.61e48c5c2e8d25d22177834b232fe45c
                           .group:00000000 wm4.stm32n6xx_hal_dma_ex.h.21.66e597beb090a165329d6ccf665e41bc
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.1020.87e2180c009560b617c1f8208140c950
                           .group:00000000 wm4.stm32n6xx_hal_cortex.h.21.f493623cc58f9454ab4eae41e395c5cc
                           .group:00000000 wm4.stm32n6xx_hal_bsec.h.21.61b309e67dd810e28897a01b1b21a97f
                           .group:00000000 wm4.stm32n6xx_hal_dcmipp.h.21.f538bfd785c6469670251ac9bc7af55d
                           .group:00000000 wm4.stm32n6xx_hal_dma2d.h.21.75c8d46cdbb72970123b3f34ae2043d7
                           .group:00000000 wm4.stm32n6xx_hal_exti.h.21.fda87e715ea6b98239ec30171d1df594
                           .group:00000000 wm4.stm32n6xx_hal_gfxmmu.h.21.9784a9103143d48bd3c37389d0e0b8e6
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.21.3f483626ff64c5bf027265bb2e1d1331
                           .group:00000000 wm4.stm32n6xx_hal_i2c_ex.h.21.79e9196c22282cdaf6b4047893638c45
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.741.1084702632703acc669e4282b3043372
                           .group:00000000 wm4.stm32n6xx_hal_icache.h.21.194b4ec6e76f32b14f65c85616854850
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.21.ae1eb09930e7e550e48e418ac5849e4d
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.1002.b13ede7fc94ed5ad1c6768a157d2149a
                           .group:00000000 wm4.stm32n6xx_ll_usb.h.21.d518a5d97876c2ff49040c20a2c4a120
                           .group:00000000 wm4.stm32n6xx_hal_pcd.h.155.27040aac6844effe2af8c180caf1dd2e
                           .group:00000000 wm4.stm32n6xx_hal_pwr.h.21.cdb73e4869c3fed3fc84f901ec0e5f0a
                           .group:00000000 wm4.stm32n6xx_hal_pwr_ex.h.21.1a673224a58b0c1e5fad8eeda6514208
                           .group:00000000 wm4.stm32n6xx_hal_ramcfg.h.21.a62dfbb4d2c14e9a8c634a215e37bd3d
                           .group:00000000 wm4.stm32n6xx_hal_spi.h.21.9f810303326e2d91749800e9911f8e4d
                           .group:00000000 wm4.stm32n6xx_hal_spi.h.906.93ec0695066db4253cdbcb7d84358a0b
                           .group:00000000 wm4.stm32n6xx_hal_tim.h.21.839dd2b2a70382fb2c44f8f293a84d5f
                           .group:00000000 wm4.stm32n6xx_hal_tim_ex.h.21.e372d5ac63c13441211ea4ecbd353150
                           .group:00000000 wm4.stm32n6xx_hal_uart.h.21.230f549bfa0d5ebfd77bfb311b2aca15
                           .group:00000000 wm4.stm32n6xx_hal_uart_ex.h.21.a0d5511e1d0703b7b5278c8f5472b96d
                           .group:00000000 wm4.stm32n6xx_hal_xspi.h.21.e17898be2073b6b6b19faf30b4e304e9
                           .group:00000000 wm4.stm32n6xx_hal_cacheaxi.h.21.7c3375b7903ec42376e4883320997f74
                           .group:00000000 wm4.stm32n6xx_hal_gpu2d.h.21.48d0249122abad294a630c39cc4ebaed
                           .group:00000000 wm4.stm32n6xx_hal.h.81.5e59143eba07faca3e9aeaa5470826c8

UNDEFINED SYMBOLS
HAL_CACHEAXI_Init
HAL_CACHEAXI_Enable
HAL_CACHEAXI_Disable
HAL_CACHEAXI_Invalidate
HAL_CACHEAXI_CleanByAddr
HAL_CACHEAXI_CleanInvalidByAddr
