
Loading user preference file /home/ICer/.synopsys_icc2_gui/preferences.tcl
open_block ../ndm/cv32e40p_top:cv32e40p_top_init
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library "cv32e40p_top'. (NDM-102)
Information: User units loaded from library 'saed14rvt' (LNK-040)
Opening block 'cv32e40p_top:cv32e40p_top_init.design' in edit mode
{cv32e40p_top:cv32e40p_top_init.design}
copy_block -from_block cv32e40p_top:cv32e40p_top_init -to_block cv32e40p_floorplan
{cv32e40p_top:cv32e40p_floorplan.design}
current_block cv32e40p_floorplan
{cv32e40p_top:cv32e40p_floorplan.design}
remove_ignored_layers -all
1
## Defining power/ground nets and ports
set NDM_POWER_NET       "VDD"
VDD
set NDM_POWER_PORT      "VDD"
VDD
set NDM_GROUND_NET      "VSS" 
VSS
set NDM_GROUND_PORT     "VSS"
VSS
## Making layers perpendicular on each other
set_attribute [get_site_defs unit] is_default true
{unit}
set_attribute [get_site_defs unit] symmetry Y
{unit}
set_attribute [get_layers {M1 M3 M5 M7 M9}] routing_direction horizontal
Information: The design specific attribute override for layer 'M1' is set in the current block 'cv32e40p_floorplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M3' is set in the current block 'cv32e40p_floorplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M5' is set in the current block 'cv32e40p_floorplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M7' is set in the current block 'cv32e40p_floorplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M9' is set in the current block 'cv32e40p_floorplan', because the actual library setting may not be overwritten. (ATTR-12)
{M1 M3 M5 M7 M9}
set_attribute [get_layers {M2 M4 M6 M8}]    routing_direction vertical
Information: The design specific attribute override for layer 'M2' is set in the current block 'cv32e40p_floorplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M4' is set in the current block 'cv32e40p_floorplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M6' is set in the current block 'cv32e40p_floorplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M8' is set in the current block 'cv32e40p_floorplan', because the actual library setting may not be overwritten. (ATTR-12)
{M2 M4 M6 M8}
set_attribute [get_layers MRDL]           routing_direction horizontal
Information: The design specific attribute override for layer 'MRDL' is set in the current block 'cv32e40p_floorplan', because the actual library setting may not be overwritten. (ATTR-12)
{MRDL}
## Initial floorplan
initialize_floorplan   -core_utilization 0.4   -flip_first_row true   -core_offset {5 5 5 5}
Using libraries: cv32e40p_top saed14rvt
Warning: In library cv32e40p_top, no block views exist for block cv32e40p_top. (LNK-064)
Visiting block cv32e40p_top:cv32e40p_floorplan.design
Design 'cv32e40p_top' was successfully linked.
Removing existing floorplan objects
Creating core...
Core utilization ratio = 40.02%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
## 
set_block_pin_constraints -allowed_layers {M4 M5 M6} -pin_spacing  8 -self
Information: Block pin constraints pin_spacing, allowed_layers are set for top block cv32e40p_floorplan. (DPPA-403)
1
## Pin placement
place_pins -ports [get_ports *]
Begin building search trees for block cv32e40p_top:cv32e40p_floorplan.design
Done building search trees for block cv32e40p_top:cv32e40p_floorplan.design (time 0s)

Min routing layer: M1
Max routing layer: MRDL

Non default block pin constraint setting(s) of top block: cv32e40p_top
pin_spacing:    8
allowed_layers: M4 M5 M6 

Number of block ports: 389
Number of block pin locations assigned from router: 0
Number of PG ports on blocks: 0
Number of pins created: 389
CPU Time for Pin Placement: 00:00:00.26u 00:00:00.00s 00:00:00.27e: 
Total Pin Placement CPU Time: 00:00:00.29u 00:00:00.00s 00:00:00.31e: 
1
## Defining tap cells
create_tap_cells -lib_cell [get_lib_cells */SAEDRVT14_TAPDS] -distance 30 -pattern stagger
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.
Information: Starting tap cell insertion into cv32e40p_floorplan using site master "unit". (CHF-200)
        10% complete ...
        20% complete ...
        30% complete ...
        40% complete ...
        50% complete ...
        60% complete ...
        70% complete ...
        80% complete ...
        90% complete ...
Information: Total 2394 tap cells inserted successfully into cv32e40p_floorplan. (CHF-100)
## Creating and connecting power and ground nets
create_net -power $NDM_POWER_NET
{VDD}
create_net -ground $NDM_GROUND_NET 
{VSS}
connect_pg_net -net $NDM_POWER_NET [get_pins -hierarchical "*/VDD"]
connect_pg_net -net $NDM_GROUND_NET [get_pins -hierarchical "*/VSS"]
## Outputting the floorplan report
sh mkdir -p reports sdc
report_qor > ./reports/fp_qor.rpt
report_utilization > ./reports/fp_utilization.rpt
write_sdc  -output ./sdc/cv32e40p.sdc
1
save_block -as cv32e40p_floorplan
Information: Saving block 'cv32e40p_top:cv32e40p_floorplan.design'
1
1
icc2_shell> quit
Maximum memory usage for this session: 486.80 MB
CPU usage for this session:     27 seconds (  0.01 hours)
Elapsed time for this session:     58 seconds (  0.02 hours)
Thank you for using IC Compiler II.

