Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" into library work
Parsing module <vga>.
Analyzing Verilog file "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\clockdiv.v" into library work
Parsing module <clockdiv>.
Analyzing Verilog file "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <clockdiv>.

Elaborating module <vga>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 38: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 44: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 56: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 57: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clockdiv>.
    Related source file is "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\clockdiv.v".
    Found 1-bit register for signal <clk_25mhz>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit adder for signal <cnt[31]_GND_2_o_add_2_OUT> created at line 15.
    Found 32-bit comparator greater for signal <n0000> created at line 10
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clockdiv> synthesized.

Synthesizing Unit <vga>.
    Related source file is "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v".
        HBP_REAL = 344
        HFP_REAL = 584
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <h_count>.
    Found 3-bit register for signal <o_green>.
    Found 3-bit register for signal <o_red>.
    Found 10-bit adder for signal <h_count[9]_GND_3_o_add_1_OUT> created at line 38.
    Found 10-bit adder for signal <v_count[9]_GND_3_o_add_3_OUT> created at line 44.
    Found 10-bit comparator greater for signal <h_count[9]_PWR_3_o_LessThan_1_o> created at line 37
    Found 10-bit comparator greater for signal <v_count[9]_PWR_3_o_LessThan_3_o> created at line 43
    Found 10-bit comparator greater for signal <h_count[9]_GND_3_o_LessThan_10_o> created at line 56
    Found 10-bit comparator greater for signal <v_count[9]_GND_3_o_LessThan_12_o> created at line 57
    Found 10-bit comparator lessequal for signal <n0013> created at line 59
    Found 10-bit comparator greater for signal <v_count[9]_GND_3_o_LessThan_15_o> created at line 59
    Found 10-bit comparator lessequal for signal <n0017> created at line 60
    Found 10-bit comparator greater for signal <h_count[9]_PWR_3_o_LessThan_17_o> created at line 60
    WARNING:Xst:2404 -  FFs/Latches <o_blue<1:2>> (without init value) have a constant value of 0 in block <vga>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 2
 32-bit adder                                          : 1
# Registers                                            : 6
 1-bit register                                        : 1
 10-bit register                                       : 2
 3-bit register                                        : 2
 32-bit register                                       : 1
# Comparators                                          : 9
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 1
# Multiplexers                                         : 2
 10-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <o_green_0> in Unit <vga_controller> is equivalent to the following 4 FFs/Latches, which will be removed : <o_green_1> <o_red_0> <o_red_1> <o_red_2> 
WARNING:Xst:1710 - FF/Latch <o_green_2> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <o_green<2:2>> (without init value) have a constant value of 0 in block <vga>.

Synthesizing (advanced) Unit <clockdiv>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clockdiv> synthesized (advanced).

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vga> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 6
 Flip-Flops                                            : 6
# Comparators                                          : 9
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <o_red_0> in Unit <vga> is equivalent to the following 4 FFs/Latches, which will be removed : <o_red_1> <o_red_2> <o_green_0> <o_green_1> 

Optimizing unit <top> ...

Optimizing unit <vga> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 54
 Flip-Flops                                            : 54

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 224
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 31
#      LUT2                        : 37
#      LUT3                        : 2
#      LUT4                        : 5
#      LUT5                        : 25
#      LUT6                        : 13
#      MUXCY                       : 56
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 54
#      FD                          : 34
#      FDC                         : 10
#      FDCE                        : 10
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              54  out of  18224     0%  
 Number of Slice LUTs:                  114  out of   9112     1%  
    Number used as Logic:               114  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    114
   Number with an unused Flip Flop:      60  out of    114    52%  
   Number with an unused LUT:             0  out of    114     0%  
   Number of fully used LUT-FF pairs:    54  out of    114    47%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_controller/clk_25mhz         | BUFG                   | 21    |
clk                                | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.870ns (Maximum Frequency: 258.378MHz)
   Minimum input arrival time before clock: 2.744ns
   Maximum output required time after clock: 6.037ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_controller/clk_25mhz'
  Clock period: 3.870ns (frequency: 258.378MHz)
  Total number of paths / destination ports: 1242 / 31
-------------------------------------------------------------------------
Delay:               3.870ns (Levels of Logic = 2)
  Source:            vga_controller/h_count_0 (FF)
  Destination:       vga_controller/v_count_9 (FF)
  Source Clock:      clock_controller/clk_25mhz rising
  Destination Clock: clock_controller/clk_25mhz rising

  Data Path: vga_controller/h_count_0 to vga_controller/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  vga_controller/h_count_0 (vga_controller/h_count_0)
     LUT6:I0->O           11   0.203   0.883  vga_controller/h_count[9]_PWR_3_o_LessThan_1_o_inv_inv11 (vga_controller/h_count[9]_PWR_3_o_LessThan_1_o_inv_inv1)
     LUT5:I4->O            9   0.205   0.829  vga_controller/h_count[9]_PWR_3_o_LessThan_1_o_inv1 (vga_controller/h_count[9]_PWR_3_o_LessThan_1_o_inv)
     FDCE:CE                   0.322          vga_controller/v_count_1
    ----------------------------------------
    Total                      3.870ns (1.177ns logic, 2.693ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.739ns (frequency: 267.476MHz)
  Total number of paths / destination ports: 2608 / 33
-------------------------------------------------------------------------
Delay:               3.739ns (Levels of Logic = 9)
  Source:            clock_controller/cnt_1 (FF)
  Destination:       clock_controller/clk_25mhz (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock_controller/cnt_1 to clock_controller/clk_25mhz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  clock_controller/cnt_1 (clock_controller/cnt_1)
     LUT5:I0->O            1   0.203   0.000  clock_controller/Mcompar_n0000_lut<0> (clock_controller/Mcompar_n0000_lut<0>)
     MUXCY:S->O            1   0.172   0.000  clock_controller/Mcompar_n0000_cy<0> (clock_controller/Mcompar_n0000_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  clock_controller/Mcompar_n0000_cy<1> (clock_controller/Mcompar_n0000_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  clock_controller/Mcompar_n0000_cy<2> (clock_controller/Mcompar_n0000_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  clock_controller/Mcompar_n0000_cy<3> (clock_controller/Mcompar_n0000_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  clock_controller/Mcompar_n0000_cy<4> (clock_controller/Mcompar_n0000_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  clock_controller/Mcompar_n0000_cy<5> (clock_controller/Mcompar_n0000_cy<5>)
     MUXCY:CI->O          33   0.213   1.306  clock_controller/Mcompar_n0000_cy<6> (clock_controller/Mcompar_n0000_cy<6>)
     LUT2:I1->O            1   0.205   0.000  clock_controller/clk_25mhz_rstpot (clock_controller/clk_25mhz_rstpot)
     FD:D                      0.102          clock_controller/clk_25mhz
    ----------------------------------------
    Total                      3.739ns (1.437ns logic, 2.302ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_controller/clk_25mhz'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              2.744ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       vga_controller/v_count_9 (FF)
  Destination Clock: clock_controller/clk_25mhz rising

  Data Path: rst to vga_controller/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.092  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          vga_controller/h_count_0
    ----------------------------------------
    Total                      2.744ns (1.652ns logic, 1.092ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_controller/clk_25mhz'
  Total number of paths / destination ports: 19 / 7
-------------------------------------------------------------------------
Offset:              6.037ns (Levels of Logic = 3)
  Source:            vga_controller/v_count_6 (FF)
  Destination:       o_vga_vsync (PAD)
  Source Clock:      clock_controller/clk_25mhz rising

  Data Path: vga_controller/v_count_6 to o_vga_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.931  vga_controller/v_count_6 (vga_controller/v_count_6)
     LUT4:I0->O           10   0.203   1.104  vga_controller/v_count[9]_GND_3_o_LessThan_12_o21 (vga_controller/v_count[9]_GND_3_o_LessThan_12_o2)
     LUT6:I2->O            1   0.203   0.579  vga_controller/_n00561 (o_vga_vsync_OBUF)
     OBUF:I->O                 2.571          o_vga_vsync_OBUF (o_vga_vsync)
    ----------------------------------------
    Total                      6.037ns (3.424ns logic, 2.613ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.739|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_controller/clk_25mhz
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
clock_controller/clk_25mhz|    3.870|         |         |         |
--------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.89 secs
 
--> 

Total memory usage is 214468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    2 (   0 filtered)

