# TCL File Generated by Component Editor 16.1
# Sat Oct 24 08:58:33 CEST 2020
# DO NOT MODIFY


# 
# Izbor_Prikaza_Slike "Izbor_Prikaza_Slike" v1.0
#  2020.10.24.08:58:33
# Definisemo da li ce se na displeju prikazati originalna slika, ili transformisana!
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module Izbor_Prikaza_Slike
# 
set_module_property DESCRIPTION "Definisemo da li ce se na displeju prikazati originalna slika, ili transformisana!"
set_module_property NAME Izbor_Prikaza_Slike
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP VideoBox_Team_3
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME Izbor_Prikaza_Slike
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL Izbor_Prikaza_Slike
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file Izbor_Prikaza_Slike.vhd VHDL PATH Izbor_Prikaza_Slike.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point out
# 
add_interface out avalon_streaming start
set_interface_property out associatedClock clock
set_interface_property out associatedReset reset
set_interface_property out dataBitsPerSymbol 16
set_interface_property out errorDescriptor ""
set_interface_property out firstSymbolInHighOrderBits true
set_interface_property out maxChannel 0
set_interface_property out readyLatency 0
set_interface_property out ENABLED true
set_interface_property out EXPORT_OF ""
set_interface_property out PORT_NAME_MAP ""
set_interface_property out CMSIS_SVD_VARIABLES ""
set_interface_property out SVD_ADDRESS_GROUP ""

add_interface_port out out_data data Output 16
add_interface_port out out_endofpacket endofpacket Output 1
add_interface_port out out_ready ready Input 1
add_interface_port out out_startofpacket startofpacket Output 1
add_interface_port out out_valid valid Output 1


# 
# connection point in1
# 
add_interface in1 avalon_streaming end
set_interface_property in1 associatedClock clock
set_interface_property in1 associatedReset reset
set_interface_property in1 dataBitsPerSymbol 16
set_interface_property in1 errorDescriptor ""
set_interface_property in1 firstSymbolInHighOrderBits true
set_interface_property in1 maxChannel 0
set_interface_property in1 readyLatency 0
set_interface_property in1 ENABLED true
set_interface_property in1 EXPORT_OF ""
set_interface_property in1 PORT_NAME_MAP ""
set_interface_property in1 CMSIS_SVD_VARIABLES ""
set_interface_property in1 SVD_ADDRESS_GROUP ""

add_interface_port in1 in1_valid valid Input 1
add_interface_port in1 in1_startofpacket startofpacket Input 1
add_interface_port in1 in1_ready ready Output 1
add_interface_port in1 in1_endofpacket endofpacket Input 1
add_interface_port in1 in1_data data Input 16


# 
# connection point in2
# 
add_interface in2 avalon_streaming end
set_interface_property in2 associatedClock clock
set_interface_property in2 associatedReset reset
set_interface_property in2 dataBitsPerSymbol 16
set_interface_property in2 errorDescriptor ""
set_interface_property in2 firstSymbolInHighOrderBits true
set_interface_property in2 maxChannel 0
set_interface_property in2 readyLatency 0
set_interface_property in2 ENABLED true
set_interface_property in2 EXPORT_OF ""
set_interface_property in2 PORT_NAME_MAP ""
set_interface_property in2 CMSIS_SVD_VARIABLES ""
set_interface_property in2 SVD_ADDRESS_GROUP ""

add_interface_port in2 in2_data data Input 16
add_interface_port in2 in2_ready ready Output 1
add_interface_port in2 in2_valid valid Input 1
add_interface_port in2 in2_startofpacket startofpacket Input 1
add_interface_port in2 in2_endofpacket endofpacket Input 1


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clock_clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_reset reset Input 1


# 
# connection point izbor_slike
# 
add_interface izbor_slike avalon end
set_interface_property izbor_slike addressUnits WORDS
set_interface_property izbor_slike associatedClock clock
set_interface_property izbor_slike associatedReset reset
set_interface_property izbor_slike bitsPerSymbol 8
set_interface_property izbor_slike burstOnBurstBoundariesOnly false
set_interface_property izbor_slike burstcountUnits WORDS
set_interface_property izbor_slike explicitAddressSpan 0
set_interface_property izbor_slike holdTime 0
set_interface_property izbor_slike linewrapBursts false
set_interface_property izbor_slike maximumPendingReadTransactions 0
set_interface_property izbor_slike maximumPendingWriteTransactions 0
set_interface_property izbor_slike readLatency 0
set_interface_property izbor_slike readWaitTime 1
set_interface_property izbor_slike setupTime 0
set_interface_property izbor_slike timingUnits Cycles
set_interface_property izbor_slike writeWaitTime 0
set_interface_property izbor_slike ENABLED true
set_interface_property izbor_slike EXPORT_OF ""
set_interface_property izbor_slike PORT_NAME_MAP ""
set_interface_property izbor_slike CMSIS_SVD_VARIABLES ""
set_interface_property izbor_slike SVD_ADDRESS_GROUP ""

add_interface_port izbor_slike izbor_slike_address address Input 8
add_interface_port izbor_slike izbor_slike_write write Input 1
add_interface_port izbor_slike izbor_slike_writedata writedata Input 32
add_interface_port izbor_slike izbor_slike_read read Input 1
add_interface_port izbor_slike izbor_slike_readdata readdata Output 32
set_interface_assignment izbor_slike embeddedsw.configuration.isFlash 0
set_interface_assignment izbor_slike embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment izbor_slike embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment izbor_slike embeddedsw.configuration.isPrintableDevice 0


# 
# connection point led_master
# 
add_interface led_master avalon start
set_interface_property led_master addressUnits SYMBOLS
set_interface_property led_master associatedClock clock
set_interface_property led_master associatedReset reset
set_interface_property led_master bitsPerSymbol 8
set_interface_property led_master burstOnBurstBoundariesOnly false
set_interface_property led_master burstcountUnits WORDS
set_interface_property led_master doStreamReads false
set_interface_property led_master doStreamWrites false
set_interface_property led_master holdTime 0
set_interface_property led_master linewrapBursts false
set_interface_property led_master maximumPendingReadTransactions 0
set_interface_property led_master maximumPendingWriteTransactions 0
set_interface_property led_master readLatency 0
set_interface_property led_master readWaitTime 1
set_interface_property led_master setupTime 0
set_interface_property led_master timingUnits Cycles
set_interface_property led_master writeWaitTime 0
set_interface_property led_master ENABLED true
set_interface_property led_master EXPORT_OF ""
set_interface_property led_master PORT_NAME_MAP ""
set_interface_property led_master CMSIS_SVD_VARIABLES ""
set_interface_property led_master SVD_ADDRESS_GROUP ""

add_interface_port led_master led_master_write write Output 1
add_interface_port led_master led_master_writedata writedata Output 8
add_interface_port led_master led_master_waitrequest waitrequest Input 1

