{
  "processor": "Tseng Labs ET4000",
  "manufacturer": "Tseng Labs",
  "year": 1989,
  "schema_version": "1.0",
  "source": "Tseng Labs ET4000/W32 SVGA Controller datasheet, Tseng Labs 1989-1992",
  "instruction_count": 24,
  "instructions": [
    {"mnemonic": "LINE_DRAW", "opcode": "0x00", "bytes": 4, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Hardware line drawing via Bresenham engine"},
    {"mnemonic": "RECT_FILL", "opcode": "0x01", "bytes": 4, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Rectangle fill acceleration"},
    {"mnemonic": "PATTERN_FILL", "opcode": "0x02", "bytes": 4, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Pattern fill with 8x8 pattern"},
    {"mnemonic": "PIXEL_WRITE", "opcode": "0x10", "bytes": 4, "cycles": 2, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Write pixel to framebuffer"},
    {"mnemonic": "PIXEL_READ", "opcode": "0x11", "bytes": 4, "cycles": 2, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Read pixel from framebuffer"},
    {"mnemonic": "PIXEL_ROP", "opcode": "0x12", "bytes": 4, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Raster operation on pixel (16 ROP modes)"},
    {"mnemonic": "REG_WRITE", "opcode": "0x20", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "none", "notes": "Write to VGA/SVGA register"},
    {"mnemonic": "REG_READ", "opcode": "0x21", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "none", "notes": "Read VGA/SVGA register"},
    {"mnemonic": "CRTC_WRITE", "opcode": "0x22", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "none", "notes": "Write to CRTC timing register"},
    {"mnemonic": "ATTR_WRITE", "opcode": "0x23", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "none", "notes": "Write to attribute controller"},
    {"mnemonic": "MEM_READ32", "opcode": "0x30", "bytes": 4, "cycles": 2, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "32-bit read from video memory"},
    {"mnemonic": "MEM_WRITE32", "opcode": "0x31", "bytes": 4, "cycles": 2, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "32-bit write to video memory"},
    {"mnemonic": "MEM_BANK_SEL", "opcode": "0x32", "bytes": 4, "cycles": 2, "category": "memory", "addressing_mode": "register", "flags_affected": "none", "notes": "Select memory bank (segment register)"},
    {"mnemonic": "SCANLINE_START", "opcode": "0x40", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Start of scanline processing"},
    {"mnemonic": "HSYNC_WAIT", "opcode": "0x41", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Wait for horizontal sync"},
    {"mnemonic": "VSYNC_WAIT", "opcode": "0x42", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Wait for vertical sync"},
    {"mnemonic": "MODE_SET", "opcode": "0x43", "bytes": 4, "cycles": 4, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Set video mode (resolution, color depth)"},
    {"mnemonic": "BLIT_SRC", "opcode": "0x50", "bytes": 4, "cycles": 2, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "BitBLT source read"},
    {"mnemonic": "BLIT_DST", "opcode": "0x51", "bytes": 4, "cycles": 2, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "BitBLT destination write"},
    {"mnemonic": "BLIT_ROP", "opcode": "0x52", "bytes": 4, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "BitBLT raster operation combine"},
    {"mnemonic": "BLIT_SETUP", "opcode": "0x53", "bytes": 4, "cycles": 4, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Configure BitBLT engine (src/dst/size)"},
    {"mnemonic": "DAC_WRITE", "opcode": "0x60", "bytes": 4, "cycles": 2, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Write palette entry to RAMDAC"},
    {"mnemonic": "DAC_READ", "opcode": "0x61", "bytes": 4, "cycles": 2, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Read palette entry from RAMDAC"},
    {"mnemonic": "NOP", "opcode": "0xFF", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
