****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-nets
	-nworst 10
	-slack_lesser_than 100.0000
	-max_paths 1000
	-transition_time
	-capacitance
	-sort_by slack
	-include_hierarchical_pins
Design : RAM128
Version: T-2022.03-SP3
Date   : Thu Oct 13 13:07:12 2022
****************************************


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0512     0.0016 &  26.2333 f
  data arrival time                                                                                                                          26.2333

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2333
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2614


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0018 &  26.2335 f
  data arrival time                                                                                                                          26.2335

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2335
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2616


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0019 &  26.2337 f
  data arrival time                                                                                                                          26.2337

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2337
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2617


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0021 &  26.2338 f
  data arrival time                                                                                                                          26.2338

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2338
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2619


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0023 &  26.2340 f
  data arrival time                                                                                                                          26.2340

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2340
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2621


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0025 &  26.2342 f
  data arrival time                                                                                                                          26.2342

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2342
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2623


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0026 &  26.2343 f
  data arrival time                                                                                                                          26.2343

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2343
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2624


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0027 &  26.2344 f
  data arrival time                                                                                                                          26.2344

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2344
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2626


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0029 &  26.2346 f
  data arrival time                                                                                                                          26.2346

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2346
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2627


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0030 &  26.2347 f
  data arrival time                                                                                                                          26.2347

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2347
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2628


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0031 &  26.2348 f
  data arrival time                                                                                                                          26.2348

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2348
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2629


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0032 &  26.2349 f
  data arrival time                                                                                                                          26.2349

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2349
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2631


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0033 &  26.2350 f
  data arrival time                                                                                                                          26.2350

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2350
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2632


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0035 &  26.2352 f
  data arrival time                                                                                                                          26.2352

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2352
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2633


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0035 &  26.2352 f
  data arrival time                                                                                                                          26.2352

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2352
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2634


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0036 &  26.2353 f
  data arrival time                                                                                                                          26.2353

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2353
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2635


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0037 &  26.2354 f
  data arrival time                                                                                                                          26.2354

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2354
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2635


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0038 &  26.2355 f
  data arrival time                                                                                                                          26.2355

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2355
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2636


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0039 &  26.2356 f
  data arrival time                                                                                                                          26.2356

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2356
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2637


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0039 &  26.2356 f
  data arrival time                                                                                                                          26.2356

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2356
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2638


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0040 &  26.2357 f
  data arrival time                                                                                                                          26.2357

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2357
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2638


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0041 &  26.2358 f
  data arrival time                                                                                                                          26.2358

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2358
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2639


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0041 &  26.2358 f
  data arrival time                                                                                                                          26.2358

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2358
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2639


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0042 &  26.2359 f
  data arrival time                                                                                                                          26.2359

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2359
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2640


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0042 &  26.2359 f
  data arrival time                                                                                                                          26.2359

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2359
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2640


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0042 &  26.2359 f
  data arrival time                                                                                                                          26.2359

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2359
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2641


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0043 &  26.2360 f
  data arrival time                                                                                                                          26.2360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2641


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0043 &  26.2360 f
  data arrival time                                                                                                                          26.2360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2641


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0043 &  26.2360 f
  data arrival time                                                                                                                          26.2360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2641


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0043 &  26.2360 f
  data arrival time                                                                                                                          26.2360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2641


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0043 &  26.2360 f
  data arrival time                                                                                                                          26.2360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2641


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1282 &  26.2317 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0683 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0043 &  26.2360 f
  data arrival time                                                                                                                          26.2360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2642


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0518     0.0015 &  26.2379 f
  data arrival time                                                                                                                          26.2379

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2379
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2661


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0518     0.0017 &  26.2381 f
  data arrival time                                                                                                                          26.2381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2663


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0518     0.0018 &  26.2382 f
  data arrival time                                                                                                                          26.2382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2664


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0518     0.0020 &  26.2384 f
  data arrival time                                                                                                                          26.2384

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2384
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2666


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0518     0.0022 &  26.2386 f
  data arrival time                                                                                                                          26.2386

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2386
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2668


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0023 &  26.2387 f
  data arrival time                                                                                                                          26.2387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2670


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0014 &  26.2389 f
  data arrival time                                                                                                                          26.2389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2670


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0025 &  26.2389 f
  data arrival time                                                                                                                          26.2389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2671


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0016 &  26.2390 f
  data arrival time                                                                                                                          26.2390

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2390
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2671


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0026 &  26.2390 f
  data arrival time                                                                                                                          26.2390

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2390
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2673


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0018 &  26.2392 f
  data arrival time                                                                                                                          26.2392

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2392
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2673


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0027 &  26.2391 f
  data arrival time                                                                                                                          26.2391

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2391
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2674


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0020 &  26.2394 f
  data arrival time                                                                                                                          26.2394

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2394
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2675


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0029 &  26.2393 f
  data arrival time                                                                                                                          26.2393

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2393
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2675


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0030 &  26.2394 f
  data arrival time                                                                                                                          26.2394

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2394
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2676


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0021 &  26.2396 f
  data arrival time                                                                                                                          26.2396

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2396
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2677


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0031 &  26.2395 f
  data arrival time                                                                                                                          26.2395

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2395
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2678


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0023 &  26.2397 f
  data arrival time                                                                                                                          26.2397

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2397
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2678


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0520     0.0032 &  26.2396 f
  data arrival time                                                                                                                          26.2396

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0283    24.9717
  data required time                                                                                                                         24.9717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9717
  data arrival time                                                                                                                         -26.2396
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2679


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0024 &  26.2399 f
  data arrival time                                                                                                                          26.2399

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2399
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2680


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0034 &  26.2398 f
  data arrival time                                                                                                                          26.2398

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2398
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2680


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0520     0.0034 &  26.2398 f
  data arrival time                                                                                                                          26.2398

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0283    24.9717
  data required time                                                                                                                         24.9717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9717
  data arrival time                                                                                                                         -26.2398
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2681


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0026 &  26.2400 f
  data arrival time                                                                                                                          26.2400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2681


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0035 &  26.2399 f
  data arrival time                                                                                                                          26.2399

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2399
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2682


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0036 &  26.2400 f
  data arrival time                                                                                                                          26.2400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2682


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0027 &  26.2401 f
  data arrival time                                                                                                                          26.2401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2683


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0037 &  26.2401 f
  data arrival time                                                                                                                          26.2401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2683


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0028 &  26.2402 f
  data arrival time                                                                                                                          26.2402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2684


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0038 &  26.2401 f
  data arrival time                                                                                                                          26.2401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2684


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0038 &  26.2402 f
  data arrival time                                                                                                                          26.2402

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2402
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2685


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0030 &  26.2404 f
  data arrival time                                                                                                                          26.2404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2685


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0039 &  26.2403 f
  data arrival time                                                                                                                          26.2403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2685


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0040 &  26.2403 f
  data arrival time                                                                                                                          26.2403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2686


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0031 &  26.2405 f
  data arrival time                                                                                                                          26.2405

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2405
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2686


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0040 &  26.2404 f
  data arrival time                                                                                                                          26.2404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2686


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0041 &  26.2404 f
  data arrival time                                                                                                                          26.2404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2687


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0041 &  26.2405 f
  data arrival time                                                                                                                          26.2405

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2405
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2687


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0041 &  26.2405 f
  data arrival time                                                                                                                          26.2405

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2405
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2688


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0032 &  26.2406 f
  data arrival time                                                                                                                          26.2406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2688


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0042 &  26.2405 f
  data arrival time                                                                                                                          26.2405

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2405
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2688


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0042 &  26.2406 f
  data arrival time                                                                                                                          26.2406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2688


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0042 &  26.2406 f
  data arrival time                                                                                                                          26.2406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2688


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0033 &  26.2407 f
  data arrival time                                                                                                                          26.2407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2688


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0042 &  26.2406 f
  data arrival time                                                                                                                          26.2406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2689


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0042 &  26.2406 f
  data arrival time                                                                                                                          26.2406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2689


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1310 &  26.2364 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0687 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0042 &  26.2406 f
  data arrival time                                                                                                                          26.2406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2689


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0512     0.0015 &  26.2408 f
  data arrival time                                                                                                                          26.2408

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2408
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2689


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0034 &  26.2408 f
  data arrival time                                                                                                                          26.2408

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2408
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2690


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0035 &  26.2409 f
  data arrival time                                                                                                                          26.2409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2690


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0512     0.0017 &  26.2410 f
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2691


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0035 &  26.2410 f
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2691


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0036 &  26.2410 f
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2692


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0037 &  26.2411 f
  data arrival time                                                                                                                          26.2411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2693


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0019 &  26.2412 f
  data arrival time                                                                                                                          26.2412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2693


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0038 &  26.2412 f
  data arrival time                                                                                                                          26.2412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2693


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0038 &  26.2413 f
  data arrival time                                                                                                                          26.2413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2694


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0039 &  26.2413 f
  data arrival time                                                                                                                          26.2413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2694


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0020 &  26.2414 f
  data arrival time                                                                                                                          26.2414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2695


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0039 &  26.2414 f
  data arrival time                                                                                                                          26.2414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2695


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0040 &  26.2414 f
  data arrival time                                                                                                                          26.2414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2695


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0040 &  26.2415 f
  data arrival time                                                                                                                          26.2415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2696


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0022 &  26.2415 f
  data arrival time                                                                                                                          26.2415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2696


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0041 &  26.2415 f
  data arrival time                                                                                                                          26.2415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2696


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0041 &  26.2415 f
  data arrival time                                                                                                                          26.2415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2697


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0041 &  26.2415 f
  data arrival time                                                                                                                          26.2415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2697


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0041 &  26.2416 f
  data arrival time                                                                                                                          26.2416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2697


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0042 &  26.2416 f
  data arrival time                                                                                                                          26.2416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2697


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0042 &  26.2416 f
  data arrival time                                                                                                                          26.2416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2697


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0510     0.1340 &  26.2374 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0679 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0042 &  26.2416 f
  data arrival time                                                                                                                          26.2416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2697


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0024 &  26.2417 f
  data arrival time                                                                                                                          26.2417

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2417
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2698


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0025 &  26.2418 f
  data arrival time                                                                                                                          26.2418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2699


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0027 &  26.2420 f
  data arrival time                                                                                                                          26.2420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2701


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0028 &  26.2421 f
  data arrival time                                                                                                                          26.2421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2702


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0029 &  26.2423 f
  data arrival time                                                                                                                          26.2423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2704


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0030 &  26.2424 f
  data arrival time                                                                                                                          26.2424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2705


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0032 &  26.2425 f
  data arrival time                                                                                                                          26.2425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2706


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0032 &  26.2426 f
  data arrival time                                                                                                                          26.2426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2707


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0034 &  26.2427 f
  data arrival time                                                                                                                          26.2427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2708


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0034 &  26.2428 f
  data arrival time                                                                                                                          26.2428

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2428
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2709


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0036 &  26.2429 f
  data arrival time                                                                                                                          26.2429

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2429
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2710


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0523     0.0015 &  26.2427 f
  data arrival time                                                                                                                          26.2427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0283    24.9717
  data required time                                                                                                                         24.9717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9717
  data arrival time                                                                                                                         -26.2427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2711


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0036 &  26.2430 f
  data arrival time                                                                                                                          26.2430

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2430
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2711


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0037 &  26.2431 f
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2712


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0014 &  26.2431 f
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2712


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0038 &  26.2431 f
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2712


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0523     0.0016 &  26.2429 f
  data arrival time                                                                                                                          26.2429

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0283    24.9717
  data required time                                                                                                                         24.9717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9717
  data arrival time                                                                                                                         -26.2429
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2712


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0039 &  26.2432 f
  data arrival time                                                                                                                          26.2432

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2432
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2713


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0039 &  26.2433 f
  data arrival time                                                                                                                          26.2433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2714


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0016 &  26.2432 f
  data arrival time                                                                                                                          26.2432

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2432
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2714


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0040 &  26.2433 f
  data arrival time                                                                                                                          26.2433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2714


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0523     0.0019 &  26.2431 f
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0283    24.9717
  data required time                                                                                                                         24.9717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9717
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2715


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0040 &  26.2434 f
  data arrival time                                                                                                                          26.2434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2715


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0041 &  26.2434 f
  data arrival time                                                                                                                          26.2434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2715


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0514     0.0041 &  26.2435 f
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2716


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0018 &  26.2434 f
  data arrival time                                                                                                                          26.2434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2716


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0042 &  26.2435 f
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2716


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0020 &  26.2433 f
  data arrival time                                                                                                                          26.2433

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2433
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2716


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0042 &  26.2435 f
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2716


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0042 &  26.2436 f
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2716


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0042 &  26.2436 f
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2717


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0042 &  26.2436 f
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2717


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0043 &  26.2436 f
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2717


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0509     0.1359 &  26.2393 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0684 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0513     0.0043 &  26.2436 f
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2717


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0515     0.0020 &  26.2436 f
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0281    24.9719
  data required time                                                                                                                         24.9719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9719
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2717


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0022 &  26.2435 f
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2718


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0021 &  26.2438 f
  data arrival time                                                                                                                          26.2438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2719


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0023 &  26.2436 f
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2720


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0023 &  26.2439 f
  data arrival time                                                                                                                          26.2439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2721


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0025 &  26.2438 f
  data arrival time                                                                                                                          26.2438

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2438
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2721


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0024 &  26.2441 f
  data arrival time                                                                                                                          26.2441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2722


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0026 &  26.2439 f
  data arrival time                                                                                                                          26.2439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2723


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0026 &  26.2442 f
  data arrival time                                                                                                                          26.2442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2723


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0028 &  26.2441 f
  data arrival time                                                                                                                          26.2441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2724


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0027 &  26.2443 f
  data arrival time                                                                                                                          26.2443

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2443
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2725


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0029 &  26.2442 f
  data arrival time                                                                                                                          26.2442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2725


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0028 &  26.2444 f
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2726


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0525     0.0031 &  26.2443 f
  data arrival time                                                                                                                          26.2443

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2443
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2727


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0030 &  26.2446 f
  data arrival time                                                                                                                          26.2446

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2446
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2728


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0525     0.0032 &  26.2444 f
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2728


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0031 &  26.2447 f
  data arrival time                                                                                                                          26.2447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2729


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0525     0.0033 &  26.2445 f
  data arrival time                                                                                                                          26.2445

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2445
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2729


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0517     0.0032 &  26.2448 f
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2730


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0525     0.0034 &  26.2446 f
  data arrival time                                                                                                                          26.2446

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2446
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2730


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0033 &  26.2449 f
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2731


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0526     0.0035 &  26.2448 f
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2732


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0517     0.0034 &  26.2450 f
  data arrival time                                                                                                                          26.2450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2732


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0525     0.0036 &  26.2448 f
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2732


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0035 &  26.2451 f
  data arrival time                                                                                                                          26.2451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2733


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0525     0.0037 &  26.2449 f
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2733


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0036 &  26.2452 f
  data arrival time                                                                                                                          26.2452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2734


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0525     0.0038 &  26.2450 f
  data arrival time                                                                                                                          26.2450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2734


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0036 &  26.2453 f
  data arrival time                                                                                                                          26.2453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2734


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0525     0.0038 &  26.2451 f
  data arrival time                                                                                                                          26.2451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2735


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0517     0.0015 &  26.2453 f
  data arrival time                                                                                                                          26.2453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2735


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0037 &  26.2453 f
  data arrival time                                                                                                                          26.2453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2735


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0525     0.0039 &  26.2452 f
  data arrival time                                                                                                                          26.2452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2735


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0038 &  26.2454 f
  data arrival time                                                                                                                          26.2454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2736


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0525     0.0040 &  26.2452 f
  data arrival time                                                                                                                          26.2452

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2452
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2736


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0038 &  26.2455 f
  data arrival time                                                                                                                          26.2455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2736


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0525     0.0040 &  26.2453 f
  data arrival time                                                                                                                          26.2453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2737


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0039 &  26.2455 f
  data arrival time                                                                                                                          26.2455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2737


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0518     0.0017 &  26.2455 f
  data arrival time                                                                                                                          26.2455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2737


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0525     0.0041 &  26.2454 f
  data arrival time                                                                                                                          26.2454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2737


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0040 &  26.2456 f
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2738


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0525     0.0041 &  26.2454 f
  data arrival time                                                                                                                          26.2454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2738


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0040 &  26.2456 f
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2738


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0042 &  26.2454 f
  data arrival time                                                                                                                          26.2454

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2454
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2738


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0041 &  26.2457 f
  data arrival time                                                                                                                          26.2457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2738


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0042 &  26.2455 f
  data arrival time                                                                                                                          26.2455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2738


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0518     0.0019 &  26.2457 f
  data arrival time                                                                                                                          26.2457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2739


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0041 &  26.2457 f
  data arrival time                                                                                                                          26.2457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2739


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0043 &  26.2455 f
  data arrival time                                                                                                                          26.2455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2739


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0043 &  26.2455 f
  data arrival time                                                                                                                          26.2455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2739


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0041 &  26.2457 f
  data arrival time                                                                                                                          26.2457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2739


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0041 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2739


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0043 &  26.2456 f
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2739


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0043 &  26.2456 f
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2739


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0042 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2740


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0043 &  26.2456 f
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2740


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0520     0.1359 &  26.2413 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0710 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0043 &  26.2456 f
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2740


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0042 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2740


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0042 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2740


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0520     0.1035 &  26.1035 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0660 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0511     0.1382 &  26.2416 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0682 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0516     0.0042 &  26.2458 f
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2740


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0518     0.0021 &  26.2459 f
  data arrival time                                                                                                                          26.2459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2741


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0518     0.0022 &  26.2460 f
  data arrival time                                                                                                                          26.2460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2742


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0518     0.0024 &  26.2462 f
  data arrival time                                                                                                                          26.2462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2744


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0025 &  26.2463 f
  data arrival time                                                                                                                          26.2463

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2745


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0027 &  26.2465 f
  data arrival time                                                                                                                          26.2465

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2747


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0028 &  26.2466 f
  data arrival time                                                                                                                          26.2466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2748


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0029 &  26.2467 f
  data arrival time                                                                                                                          26.2467

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2467
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2750


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0030 &  26.2468 f
  data arrival time                                                                                                                          26.2468

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2751


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0032 &  26.2470 f
  data arrival time                                                                                                                          26.2470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2752


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0520     0.0033 &  26.2471 f
  data arrival time                                                                                                                          26.2471

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0283    24.9717
  data required time                                                                                                                         24.9717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9717
  data arrival time                                                                                                                         -26.2471
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2753


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0034 &  26.2472 f
  data arrival time                                                                                                                          26.2472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2755


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0520     0.0035 &  26.2473 f
  data arrival time                                                                                                                          26.2473

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0283    24.9717
  data required time                                                                                                                         24.9717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9717
  data arrival time                                                                                                                         -26.2473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2755


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0036 &  26.2474 f
  data arrival time                                                                                                                          26.2474

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2756


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0037 &  26.2475 f
  data arrival time                                                                                                                          26.2475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2757


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0038 &  26.2476 f
  data arrival time                                                                                                                          26.2476

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2476
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2758


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0038 &  26.2476 f
  data arrival time                                                                                                                          26.2476

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2476
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2759


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0039 &  26.2477 f
  data arrival time                                                                                                                          26.2477

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2477
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2759


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0040 &  26.2478 f
  data arrival time                                                                                                                          26.2478

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2760


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0040 &  26.2478 f
  data arrival time                                                                                                                          26.2478

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2761


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0041 &  26.2479 f
  data arrival time                                                                                                                          26.2479

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2761


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0041 &  26.2479 f
  data arrival time                                                                                                                          26.2479

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0042 &  26.2480 f
  data arrival time                                                                                                                          26.2480

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2480
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0042 &  26.2480 f
  data arrival time                                                                                                                          26.2480

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2480
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2762


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0042 &  26.2480 f
  data arrival time                                                                                                                          26.2480

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2480
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0043 &  26.2481 f
  data arrival time                                                                                                                          26.2481

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0043 &  26.2481 f
  data arrival time                                                                                                                          26.2481

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0043 &  26.2481 f
  data arrival time                                                                                                                          26.2481

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0043 &  26.2481 f
  data arrival time                                                                                                                          26.2481

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0514     0.1385 &  26.2438 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0696 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0519     0.0043 &  26.2481 f
  data arrival time                                                                                                                          26.2481

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0282    24.9718
  data required time                                                                                                                         24.9718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9718
  data arrival time                                                                                                                         -26.2481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2763


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0523     0.0015 &  26.2481 f
  data arrival time                                                                                                                          26.2481

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0283    24.9717
  data required time                                                                                                                         24.9717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9717
  data arrival time                                                                                                                         -26.2481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2764


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0523     0.0016 &  26.2483 f
  data arrival time                                                                                                                          26.2483

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0283    24.9717
  data required time                                                                                                                         24.9717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9717
  data arrival time                                                                                                                         -26.2483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2766


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0523     0.0018 &  26.2485 f
  data arrival time                                                                                                                          26.2485

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0283    24.9717
  data required time                                                                                                                         24.9717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9717
  data arrival time                                                                                                                         -26.2485
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2768


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0523     0.0020 &  26.2486 f
  data arrival time                                                                                                                          26.2486

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0283    24.9717
  data required time                                                                                                                         24.9717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9717
  data arrival time                                                                                                                         -26.2486
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2770


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0523     0.0022 &  26.2488 f
  data arrival time                                                                                                                          26.2488

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0283    24.9717
  data required time                                                                                                                         24.9717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9717
  data arrival time                                                                                                                         -26.2488
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2772


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0023 &  26.2490 f
  data arrival time                                                                                                                          26.2490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2773


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0025 &  26.2491 f
  data arrival time                                                                                                                          26.2491

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2491
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2775


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0026 &  26.2493 f
  data arrival time                                                                                                                          26.2493

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2493
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2776


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0078 &  26.2472 f
  data arrival time                                                                                                                          26.2472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2778


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0076 &  26.2469 f
  data arrival time                                                                                                                          26.2469

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2778


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0028 &  26.2494 f
  data arrival time                                                                                                                          26.2494

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2494
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2778


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0029 &  26.2495 f
  data arrival time                                                                                                                          26.2495

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2495
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2779


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0078 &  26.2471 f
  data arrival time                                                                                                                          26.2471

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2471
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2780


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0030 &  26.2497 f
  data arrival time                                                                                                                          26.2497

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2497
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2780


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0080 &  26.2473 f
  data arrival time                                                                                                                          26.2473

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2781


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0031 &  26.2498 f
  data arrival time                                                                                                                          26.2498

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2498
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2781


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0083 &  26.2477 f
  data arrival time                                                                                                                          26.2477

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2477
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2783


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0525     0.0032 &  26.2499 f
  data arrival time                                                                                                                          26.2499

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2499
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2783


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0082 &  26.2475 f
  data arrival time                                                                                                                          26.2475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2783


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0033 &  26.2500 f
  data arrival time                                                                                                                          26.2500

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2784


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0084 &  26.2479 f
  data arrival time                                                                                                                          26.2479

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2784


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0083 &  26.2476 f
  data arrival time                                                                                                                          26.2476

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2476
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2784


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0525     0.0034 &  26.2501 f
  data arrival time                                                                                                                          26.2501

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2501
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2785


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0035 &  26.2502 f
  data arrival time                                                                                                                          26.2502

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2502
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2786


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0085 &  26.2478 f
  data arrival time                                                                                                                          26.2478

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2786


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0086 &  26.2480 f
  data arrival time                                                                                                                          26.2480

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2480
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2786


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0036 &  26.2503 f
  data arrival time                                                                                                                          26.2503

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2503
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2787


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0037 &  26.2504 f
  data arrival time                                                                                                                          26.2504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2787


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0086 &  26.2479 f
  data arrival time                                                                                                                          26.2479

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2787


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0088 &  26.2482 f
  data arrival time                                                                                                                          26.2482

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2482
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2787


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0038 &  26.2504 f
  data arrival time                                                                                                                          26.2504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2788


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0038 &  26.2505 f
  data arrival time                                                                                                                          26.2505

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2505
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2789


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0087 &  26.2480 f
  data arrival time                                                                                                                          26.2480

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2480
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2789


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0089 &  26.2483 f
  data arrival time                                                                                                                          26.2483

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2789


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0039 &  26.2506 f
  data arrival time                                                                                                                          26.2506

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2789


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0089 &  26.2482 f
  data arrival time                                                                                                                          26.2482

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2482
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2790


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0040 &  26.2506 f
  data arrival time                                                                                                                          26.2506

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2790


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0090 &  26.2485 f
  data arrival time                                                                                                                          26.2485

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2485
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2790


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0040 &  26.2507 f
  data arrival time                                                                                                                          26.2507

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2507
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2791


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0041 &  26.2507 f
  data arrival time                                                                                                                          26.2507

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2507
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2791


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0090 &  26.2483 f
  data arrival time                                                                                                                          26.2483

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2792


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0041 &  26.2508 f
  data arrival time                                                                                                                          26.2508

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2792


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0042 &  26.2508 f
  data arrival time                                                                                                                          26.2508

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2792


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0092 &  26.2486 f
  data arrival time                                                                                                                          26.2486

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2486
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2792


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0042 &  26.2509 f
  data arrival time                                                                                                                          26.2509

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2792


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0042 &  26.2509 f
  data arrival time                                                                                                                          26.2509

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2792


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0091 &  26.2484 f
  data arrival time                                                                                                                          26.2484

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2793


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0042 &  26.2509 f
  data arrival time                                                                                                                          26.2509

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2793


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0043 &  26.2509 f
  data arrival time                                                                                                                          26.2509

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2793


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0043 &  26.2509 f
  data arrival time                                                                                                                          26.2509

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2793


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0550     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0519     0.1413 &  26.2467 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0699 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0524     0.0043 &  26.2509 f
  data arrival time                                                                                                                          26.2509

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0284    24.9716
  data required time                                                                                                                         24.9716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9716
  data arrival time                                                                                                                         -26.2509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2793


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0093 &  26.2487 f
  data arrival time                                                                                                                          26.2487

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2487
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2793


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0092 &  26.2485 f
  data arrival time                                                                                                                          26.2485

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2485
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2794


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0095 &  26.2489 f
  data arrival time                                                                                                                          26.2489

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2794


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0093 &  26.2486 f
  data arrival time                                                                                                                          26.2486

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2486
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2795


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0096 &  26.2490 f
  data arrival time                                                                                                                          26.2490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2796


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0095 &  26.2488 f
  data arrival time                                                                                                                          26.2488

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2488
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2796


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0097 &  26.2491 f
  data arrival time                                                                                                                          26.2491

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2491
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2797


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0096 &  26.2489 f
  data arrival time                                                                                                                          26.2489

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2797


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0098 &  26.2492 f
  data arrival time                                                                                                                          26.2492

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2492
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2798


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0097 &  26.2490 f
  data arrival time                                                                                                                          26.2490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2798


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0097 &  26.2490 f
  data arrival time                                                                                                                          26.2490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2799


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0099 &  26.2493 f
  data arrival time                                                                                                                          26.2493

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2493
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2799


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0100 &  26.2494 f
  data arrival time                                                                                                                          26.2494

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2494
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2800


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0098 &  26.2491 f
  data arrival time                                                                                                                          26.2491

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2491
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2800


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0099 &  26.2492 f
  data arrival time                                                                                                                          26.2492

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2492
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2801


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0101 &  26.2495 f
  data arrival time                                                                                                                          26.2495

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2495
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2801


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0100 &  26.2493 f
  data arrival time                                                                                                                          26.2493

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2493
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2801


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0102 &  26.2496 f
  data arrival time                                                                                                                          26.2496

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2496
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2802


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0100 &  26.2493 f
  data arrival time                                                                                                                          26.2493

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2493
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2802


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0035 &  26.2496 f
  data arrival time                                                                                                                          26.2496

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2496
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2802


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0103 &  26.2497 f
  data arrival time                                                                                                                          26.2497

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2497
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2803


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0101 &  26.2494 f
  data arrival time                                                                                                                          26.2494

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2494
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2803


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0102 &  26.2495 f
  data arrival time                                                                                                                          26.2495

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2495
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2803


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0103 &  26.2498 f
  data arrival time                                                                                                                          26.2498

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2498
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2803


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0102 &  26.2495 f
  data arrival time                                                                                                                          26.2495

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2495
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2804


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0103 &  26.2496 f
  data arrival time                                                                                                                          26.2496

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2496
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2804


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0037 &  26.2498 f
  data arrival time                                                                                                                          26.2498

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2498
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2804


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0104 &  26.2499 f
  data arrival time                                                                                                                          26.2499

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2499
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2804


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0105 &  26.2499 f
  data arrival time                                                                                                                          26.2499

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2499
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2804


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0103 &  26.2496 f
  data arrival time                                                                                                                          26.2496

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2496
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2805


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0103 &  26.2496 f
  data arrival time                                                                                                                          26.2496

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2496
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2805


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0105 &  26.2499 f
  data arrival time                                                                                                                          26.2499

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2499
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2805


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0104 &  26.2497 f
  data arrival time                                                                                                                          26.2497

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2497
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2805


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0104 &  26.2497 f
  data arrival time                                                                                                                          26.2497

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2497
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2805


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0106 &  26.2500 f
  data arrival time                                                                                                                          26.2500

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2805


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0104 &  26.2497 f
  data arrival time                                                                                                                          26.2497

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2497
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2806


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0039 &  26.2499 f
  data arrival time                                                                                                                          26.2499

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2499
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2806


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0106 &  26.2500 f
  data arrival time                                                                                                                          26.2500

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2806


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0106 &  26.2501 f
  data arrival time                                                                                                                          26.2501

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2501
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2806


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0105 &  26.2498 f
  data arrival time                                                                                                                          26.2498

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2498
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2806


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0623     0.1340 &  26.2393 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0883 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0623     0.0105 &  26.2498 f
  data arrival time                                                                                                                          26.2498

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0308    24.9692
  data required time                                                                                                                         24.9692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9692
  data arrival time                                                                                                                         -26.2498
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2806


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0107 &  26.2501 f
  data arrival time                                                                                                                          26.2501

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2501
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2807


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0107 &  26.2501 f
  data arrival time                                                                                                                          26.2501

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2501
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2807


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0107 &  26.2501 f
  data arrival time                                                                                                                          26.2501

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2501
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2807


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0107 &  26.2502 f
  data arrival time                                                                                                                          26.2502

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2502
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2807


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0107 &  26.2502 f
  data arrival time                                                                                                                          26.2502

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2502
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2807


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0108 &  26.2502 f
  data arrival time                                                                                                                          26.2502

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2502
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2807


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0612     0.1336 &  26.2394 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0851 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0612     0.0108 &  26.2502 f
  data arrival time                                                                                                                          26.2502

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0306    24.9694
  data required time                                                                                                                         24.9694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9694
  data arrival time                                                                                                                         -26.2502
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2808


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0040 &  26.2501 f
  data arrival time                                                                                                                          26.2501

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2501
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2808


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0042 &  26.2503 f
  data arrival time                                                                                                                          26.2503

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2503
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2809


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0639     0.0059 &  26.2499 f
  data arrival time                                                                                                                          26.2499

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0312    24.9688
  data required time                                                                                                                         24.9688
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9688
  data arrival time                                                                                                                         -26.2499
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2811


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0044 &  26.2504 f
  data arrival time                                                                                                                          26.2504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2811


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0045 &  26.2506 f
  data arrival time                                                                                                                          26.2506

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2812


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0639     0.0060 &  26.2500 f
  data arrival time                                                                                                                          26.2500

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0312    24.9688
  data required time                                                                                                                         24.9688
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9688
  data arrival time                                                                                                                         -26.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2813


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0047 &  26.2507 f
  data arrival time                                                                                                                          26.2507

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2507
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2814


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0639     0.0062 &  26.2502 f
  data arrival time                                                                                                                          26.2502

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9688
  data required time                                                                                                                         24.9688
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9688
  data arrival time                                                                                                                         -26.2502
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2815


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0618     0.0048 &  26.2508 f
  data arrival time                                                                                                                          26.2508

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2815


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0104 &  26.2502 f
  data arrival time                                                                                                                          26.2502

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2502
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2816


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0639     0.0064 &  26.2504 f
  data arrival time                                                                                                                          26.2504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2816


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0050 &  26.2510 f
  data arrival time                                                                                                                          26.2510

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2510
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2817


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0106 &  26.2504 f
  data arrival time                                                                                                                          26.2504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2818


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0618     0.0050 &  26.2511 f
  data arrival time                                                                                                                          26.2511

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2818


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0093 &  26.2510 f
  data arrival time                                                                                                                          26.2510

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2510
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2818


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0066 &  26.2506 f
  data arrival time                                                                                                                          26.2506

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2818


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0277 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0553     0.1085 &  26.1085 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0722 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0625     0.1335 &  26.2420 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0625     0.0090 &  26.2510 f
  data arrival time                                                                                                                          26.2510

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2510
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2819


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0052 &  26.2512 f
  data arrival time                                                                                                                          26.2512

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2819


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0107 &  26.2505 f
  data arrival time                                                                                                                          26.2505

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2505
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2820


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0067 &  26.2507 f
  data arrival time                                                                                                                          26.2507

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2507
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2820


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0053 &  26.2513 f
  data arrival time                                                                                                                          26.2513

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2820


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0054 &  26.2514 f
  data arrival time                                                                                                                          26.2514

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2514
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2821


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0109 &  26.2507 f
  data arrival time                                                                                                                          26.2507

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2507
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2821


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0069 &  26.2509 f
  data arrival time                                                                                                                          26.2509

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2821


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0082 &  26.2509 f
  data arrival time                                                                                                                          26.2509

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2822


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0055 &  26.2515 f
  data arrival time                                                                                                                          26.2515

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2515
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2822


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0070 &  26.2510 f
  data arrival time                                                                                                                          26.2510

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2510
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2823


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0111 &  26.2509 f
  data arrival time                                                                                                                          26.2509

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2823


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0098 &  26.2515 f
  data arrival time                                                                                                                          26.2515

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2515
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2823


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0056 &  26.2516 f
  data arrival time                                                                                                                          26.2516

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2516
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2823


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0084 &  26.2510 f
  data arrival time                                                                                                                          26.2510

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2510
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2824


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0057 &  26.2517 f
  data arrival time                                                                                                                          26.2517

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2517
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2824


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0112 &  26.2510 f
  data arrival time                                                                                                                          26.2510

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2510
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2824


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0100 &  26.2516 f
  data arrival time                                                                                                                          26.2516

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2516
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2825


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0057 &  26.2518 f
  data arrival time                                                                                                                          26.2518

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2518
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2825


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0277 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0553     0.1085 &  26.1085 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0722 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0625     0.1335 &  26.2420 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0625     0.0096 &  26.2516 f
  data arrival time                                                                                                                          26.2516

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2516
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2825


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0641     0.0073 &  26.2512 f
  data arrival time                                                                                                                          26.2512

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2825


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0086 &  26.2512 f
  data arrival time                                                                                                                          26.2512

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2825


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0113 &  26.2511 f
  data arrival time                                                                                                                          26.2511

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2825


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0058 &  26.2519 f
  data arrival time                                                                                                                          26.2519

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2519
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2826


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0074 &  26.2513 f
  data arrival time                                                                                                                          26.2513

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2826


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0059 &  26.2520 f
  data arrival time                                                                                                                          26.2520

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2520
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2826


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0102 &  26.2518 f
  data arrival time                                                                                                                          26.2518

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2518
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2827


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0544     0.1074 &  26.1074 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0710 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0633     0.1341 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0633     0.0101 &  26.2516 f
  data arrival time                                                                                                                          26.2516

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2516
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2827


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0059 &  26.2520 f
  data arrival time                                                                                                                          26.2520

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2520
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2827


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0115 &  26.2513 f
  data arrival time                                                                                                                          26.2513

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2827


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0087 &  26.2514 f
  data arrival time                                                                                                                          26.2514

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2514
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2827


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0642     0.0074 &  26.2514 f
  data arrival time                                                                                                                          26.2514

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2514
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2827


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0060 &  26.2521 f
  data arrival time                                                                                                                          26.2521

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2828


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0103 &  26.2519 f
  data arrival time                                                                                                                          26.2519

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2519
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2828


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0076 &  26.2515 f
  data arrival time                                                                                                                          26.2515

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2515
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2828


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0061 &  26.2521 f
  data arrival time                                                                                                                          26.2521

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2828


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0116 &  26.2514 f
  data arrival time                                                                                                                          26.2514

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2514
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2828


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0089 &  26.2515 f
  data arrival time                                                                                                                          26.2515

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2515
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2828


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0544     0.1074 &  26.1074 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0710 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0633     0.1341 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0633     0.0102 &  26.2518 f
  data arrival time                                                                                                                          26.2518

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2518
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2829


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0061 &  26.2522 f
  data arrival time                                                                                                                          26.2522

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2829


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0061 &  26.2522 f
  data arrival time                                                                                                                          26.2522

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2829


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0077 &  26.2517 f
  data arrival time                                                                                                                          26.2517

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2517
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2829


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0062 &  26.2523 f
  data arrival time                                                                                                                          26.2523

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2829


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0398 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0538     0.1075 &  26.1075 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0695 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0648     0.1340 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0908 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0648     0.0100 &  26.2515 f
  data arrival time                                                                                                                          26.2515

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0315    24.9685
  data required time                                                                                                                         24.9685
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9685
  data arrival time                                                                                                                         -26.2515
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2829


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0062 &  26.2523 f
  data arrival time                                                                                                                          26.2523

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2830


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0277 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0553     0.1085 &  26.1085 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0722 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0625     0.1335 &  26.2420 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0625     0.0101 &  26.2521 f
  data arrival time                                                                                                                          26.2521

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2830


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0117 &  26.2515 f
  data arrival time                                                                                                                          26.2515

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2515
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2830


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0105 &  26.2521 f
  data arrival time                                                                                                                          26.2521

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2830


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0617     0.0062 &  26.2523 f
  data arrival time                                                                                                                          26.2523

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2830


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0544     0.1074 &  26.1074 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0710 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0633     0.1341 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0633     0.0104 &  26.2519 f
  data arrival time                                                                                                                          26.2519

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2519
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2830


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0063 &  26.2523 f
  data arrival time                                                                                                                          26.2523

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2830


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0090 &  26.2517 f
  data arrival time                                                                                                                          26.2517

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2517
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2830


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0063 &  26.2523 f
  data arrival time                                                                                                                          26.2523

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2830


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0078 &  26.2518 f
  data arrival time                                                                                                                          26.2518

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2518
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2830


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0063 &  26.2524 f
  data arrival time                                                                                                                          26.2524

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2830


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0436 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0545     0.1093 &  26.1093 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0710 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0611     0.1367 &  26.2461 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0616     0.0063 &  26.2524 f
  data arrival time                                                                                                                          26.2524

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0307    24.9693
  data required time                                                                                                                         24.9693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9693
  data arrival time                                                                                                                         -26.2524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2830


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0119 &  26.2516 f
  data arrival time                                                                                                                          26.2516

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2516
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2831


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0106 &  26.2522 f
  data arrival time                                                                                                                          26.2522

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2831


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0079 &  26.2519 f
  data arrival time                                                                                                                          26.2519

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2519
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2831


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0092 &  26.2518 f
  data arrival time                                                                                                                          26.2518

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2518
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2831


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0277 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0553     0.1085 &  26.1085 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0722 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0625     0.1335 &  26.2420 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0625     0.0102 &  26.2523 f
  data arrival time                                                                                                                          26.2523

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2832


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0544     0.1074 &  26.1074 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0710 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0633     0.1341 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0633     0.0106 &  26.2521 f
  data arrival time                                                                                                                          26.2521

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2832


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0120 &  26.2518 f
  data arrival time                                                                                                                          26.2518

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2518
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2832


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0080 &  26.2520 f
  data arrival time                                                                                                                          26.2520

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2520
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2832


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0108 &  26.2524 f
  data arrival time                                                                                                                          26.2524

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2833


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0277 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0553     0.1085 &  26.1085 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0722 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0625     0.1335 &  26.2420 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0625     0.0104 &  26.2524 f
  data arrival time                                                                                                                          26.2524

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2833


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0093 &  26.2520 f
  data arrival time                                                                                                                          26.2520

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2520
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2833


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0121 &  26.2519 f
  data arrival time                                                                                                                          26.2519

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2519
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2833


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0544     0.1074 &  26.1074 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0710 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0633     0.1341 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0633     0.0107 &  26.2522 f
  data arrival time                                                                                                                          26.2522

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2833


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0081 &  26.2521 f
  data arrival time                                                                                                                          26.2521

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2833


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0109 &  26.2525 f
  data arrival time                                                                                                                          26.2525

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2834


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0081 &  26.2521 f
  data arrival time                                                                                                                          26.2521

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2834


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0094 &  26.2521 f
  data arrival time                                                                                                                          26.2521

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2834


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0122 &  26.2520 f
  data arrival time                                                                                                                          26.2520

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2520
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2834


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0277 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0553     0.1085 &  26.1085 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0722 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0625     0.1335 &  26.2420 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0625     0.0105 &  26.2526 f
  data arrival time                                                                                                                          26.2526

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2835


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0082 &  26.2522 f
  data arrival time                                                                                                                          26.2522

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2835


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0398 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0538     0.1075 &  26.1075 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0695 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0648     0.1340 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0908 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0648     0.0105 &  26.2520 f
  data arrival time                                                                                                                          26.2520

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0315    24.9685
  data required time                                                                                                                         24.9685
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9685
  data arrival time                                                                                                                         -26.2520
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2835


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0544     0.1074 &  26.1074 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0710 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0633     0.1341 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0633     0.0109 &  26.2524 f
  data arrival time                                                                                                                          26.2524

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2835


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0123 &  26.2521 f
  data arrival time                                                                                                                          26.2521

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2835


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0110 &  26.2527 f
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2835


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0083 &  26.2523 f
  data arrival time                                                                                                                          26.2523

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2835


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0096 &  26.2522 f
  data arrival time                                                                                                                          26.2522

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2836


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0544     0.1074 &  26.1074 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0710 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0633     0.1341 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0633     0.0110 &  26.2525 f
  data arrival time                                                                                                                          26.2525

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2836


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0277 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0553     0.1085 &  26.1085 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0722 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0625     0.1335 &  26.2420 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0625     0.0107 &  26.2527 f
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2836


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0124 &  26.2522 f
  data arrival time                                                                                                                          26.2522

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2836


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0084 &  26.2524 f
  data arrival time                                                                                                                          26.2524

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2836


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0111 &  26.2528 f
  data arrival time                                                                                                                          26.2528

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2528
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2836


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0398 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0538     0.1075 &  26.1075 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0695 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0648     0.1340 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0908 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0648     0.0107 &  26.2522 f
  data arrival time                                                                                                                          26.2522

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0315    24.9685
  data required time                                                                                                                         24.9685
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9685
  data arrival time                                                                                                                         -26.2522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2836


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0097 &  26.2523 f
  data arrival time                                                                                                                          26.2523

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2837


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0084 &  26.2524 f
  data arrival time                                                                                                                          26.2524

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2837


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0125 &  26.2522 f
  data arrival time                                                                                                                          26.2522

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2837


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0544     0.1074 &  26.1074 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0710 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0633     0.1341 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0885 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0633     0.0111 &  26.2526 f
  data arrival time                                                                                                                          26.2526

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2837


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0085 &  26.2525 f
  data arrival time                                                                                                                          26.2525

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2837


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0125 &  26.2523 f
  data arrival time                                                                                                                          26.2523

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2838


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0113 &  26.2529 f
  data arrival time                                                                                                                          26.2529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2838


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0640     0.0085 &  26.2525 f
  data arrival time                                                                                                                          26.2525

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2838


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0098 &  26.2524 f
  data arrival time                                                                                                                          26.2524

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2838


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0277 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0553     0.1085 &  26.1085 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0722 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0625     0.1335 &  26.2420 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0625     0.0109 &  26.2529 f
  data arrival time                                                                                                                          26.2529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2838


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0639     0.0086 &  26.2526 f
  data arrival time                                                                                                                          26.2526

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2838


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0126 &  26.2524 f
  data arrival time                                                                                                                          26.2524

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2838


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0398 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0538     0.1075 &  26.1075 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0695 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0648     0.1340 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0908 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0648     0.0109 &  26.2524 f
  data arrival time                                                                                                                          26.2524

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0315    24.9685
  data required time                                                                                                                         24.9685
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9685
  data arrival time                                                                                                                         -26.2524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2838


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0544     0.1074 &  26.1074 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0710 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0633     0.1341 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0885 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0633     0.0112 &  26.2527 f
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2838


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0639     0.0086 &  26.2526 f
  data arrival time                                                                                                                          26.2526

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2838


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0277 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0553     0.1085 &  26.1085 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0722 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0625     0.1335 &  26.2420 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0625     0.0110 &  26.2530 f
  data arrival time                                                                                                                          26.2530

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2530
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2839


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0114 &  26.2530 f
  data arrival time                                                                                                                          26.2530

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2530
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2839


  Startpoint: Di0[23] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[23] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[23] (net)                                                                                          1   0.0437 
  DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0546     0.1088 &  26.1088 f
  BLOCK[0].RAM32.DIBUF[23].A (net)                                                                       4   0.0726 
  BLOCK[0].RAM32.DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0635     0.1345 &  26.2433 f
  BLOCK[0].RAM32.DIBUF[23].X (net)                                                                      32   0.0892 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0635     0.0094 &  26.2527 f
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2839


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0099 &  26.2525 f
  data arrival time                                                                                                                          26.2525

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2839


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0639     0.0086 &  26.2526 f
  data arrival time                                                                                                                          26.2526

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2839


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0127 &  26.2525 f
  data arrival time                                                                                                                          26.2525

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2839


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0639     0.0087 &  26.2527 f
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2839


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0639     0.0087 &  26.2527 f
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2839


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0127 &  26.2525 f
  data arrival time                                                                                                                          26.2525

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2839


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0639     0.0087 &  26.2527 f
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2839


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0639     0.0087 &  26.2527 f
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2840


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0271 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0523     0.1053 &  26.1053 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0664 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0628     0.1387 &  26.2440 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0902 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0639     0.0087 &  26.2527 f
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2840


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0398 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0538     0.1075 &  26.1075 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0695 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0648     0.1340 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0908 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0648     0.0110 &  26.2525 f
  data arrival time                                                                                                                          26.2525

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0315    24.9685
  data required time                                                                                                                         24.9685
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9685
  data arrival time                                                                                                                         -26.2525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2840


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0544     0.1074 &  26.1074 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0710 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0633     0.1341 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0885 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0633     0.0114 &  26.2529 f
  data arrival time                                                                                                                          26.2529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2840


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0115 &  26.2531 f
  data arrival time                                                                                                                          26.2531

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2531
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2840


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0100 &  26.2527 f
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2840


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0277 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0553     0.1085 &  26.1085 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0722 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0625     0.1335 &  26.2420 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0625     0.0111 &  26.2531 f
  data arrival time                                                                                                                          26.2531

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2531
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2840


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0128 &  26.2526 f
  data arrival time                                                                                                                          26.2526

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2840


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0128 &  26.2526 f
  data arrival time                                                                                                                          26.2526

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2840


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0116 &  26.2532 f
  data arrival time                                                                                                                          26.2532

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2532
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2841


  Startpoint: Di0[23] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[23] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[23] (net)                                                                                          1   0.0437 
  DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0546     0.1088 &  26.1088 f
  BLOCK[0].RAM32.DIBUF[23].A (net)                                                                       4   0.0726 
  BLOCK[0].RAM32.DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0635     0.1345 &  26.2433 f
  BLOCK[0].RAM32.DIBUF[23].X (net)                                                                      32   0.0892 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0635     0.0096 &  26.2529 f
  data arrival time                                                                                                                          26.2529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2841


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0544     0.1074 &  26.1074 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0710 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0633     0.1341 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0885 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0633     0.0115 &  26.2530 f
  data arrival time                                                                                                                          26.2530

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2530
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2841


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0101 &  26.2527 f
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2841


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[1].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0635     0.1409 &  26.2467 f
  BLOCK[1].RAM32.DIBUF[13].X (net)                                                                      32   0.0923 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0646     0.0060 &  26.2527 f
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2841


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0129 &  26.2527 f
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2841


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[1].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0635     0.1409 &  26.2467 f
  BLOCK[1].RAM32.DIBUF[13].X (net)                                                                      32   0.0923 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0646     0.0060 &  26.2527 f
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2841


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[1].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0635     0.1409 &  26.2467 f
  BLOCK[1].RAM32.DIBUF[13].X (net)                                                                      32   0.0923 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0646     0.0060 &  26.2527 f
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2841


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0277 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0553     0.1085 &  26.1085 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0722 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0625     0.1335 &  26.2420 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0625     0.0112 &  26.2532 f
  data arrival time                                                                                                                          26.2532

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2532
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2841


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0129 &  26.2527 f
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2841


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0498 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0522     0.1073 &  26.1073 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0655     0.1349 &  26.2422 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0936 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0104 &  26.2525 f
  data arrival time                                                                                                                          26.2525

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0316    24.9684
  data required time                                                                                                                         24.9684
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9684
  data arrival time                                                                                                                         -26.2525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2842


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0117 &  26.2533 f
  data arrival time                                                                                                                          26.2533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2842


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0398 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0538     0.1075 &  26.1075 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0695 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0648     0.1340 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0908 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0648     0.0112 &  26.2527 f
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0315    24.9685
  data required time                                                                                                                         24.9685
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9685
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2842


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0102 &  26.2528 f
  data arrival time                                                                                                                          26.2528

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2528
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2842


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0544     0.1074 &  26.1074 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0710 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0633     0.1341 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0885 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0633     0.0116 &  26.2531 f
  data arrival time                                                                                                                          26.2531

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2531
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2842


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0286 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0543     0.1058 &  26.1058 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0706 
  BLOCK[1].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0635     0.1409 &  26.2467 f
  BLOCK[1].RAM32.DIBUF[13].X (net)                                                                      32   0.0923 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0646     0.0061 &  26.2528 f
  data arrival time                                                                                                                          26.2528

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2528
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2842


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0398 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0538     0.1075 &  26.1075 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0695 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0648     0.1340 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0908 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0648     0.0113 &  26.2528 f
  data arrival time                                                                                                                          26.2528

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0315    24.9685
  data required time                                                                                                                         24.9685
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9685
  data arrival time                                                                                                                         -26.2528
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2842


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0277 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0553     0.1085 &  26.1085 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0722 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0625     0.1335 &  26.2420 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0625     0.0113 &  26.2533 f
  data arrival time                                                                                                                          26.2533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2842


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0117 &  26.2534 f
  data arrival time                                                                                                                          26.2534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2842


  Startpoint: Di0[23] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[23] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[23] (net)                                                                                          1   0.0437 
  DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0546     0.1088 &  26.1088 f
  BLOCK[0].RAM32.DIBUF[23].A (net)                                                                       4   0.0726 
  BLOCK[0].RAM32.DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0635     0.1345 &  26.2433 f
  BLOCK[0].RAM32.DIBUF[23].X (net)                                                                      32   0.0892 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0635     0.0098 &  26.2531 f
  data arrival time                                                                                                                          26.2531

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2531
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2843


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0130 &  26.2528 f
  data arrival time                                                                                                                          26.2528

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2528
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2843


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0103 &  26.2529 f
  data arrival time                                                                                                                          26.2529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2843


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0398 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0538     0.1075 &  26.1075 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0695 
  BLOCK[1].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0621     0.1422 &  26.2497 f
  BLOCK[1].RAM32.DIBUF[14].X (net)                                                                      32   0.0923 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0627     0.0037 &  26.2533 f
  data arrival time                                                                                                                          26.2533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2843


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0131 &  26.2528 f
  data arrival time                                                                                                                          26.2528

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2528
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2843


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0544     0.1074 &  26.1074 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0710 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0633     0.1341 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0885 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0633     0.0117 &  26.2532 f
  data arrival time                                                                                                                          26.2532

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2532
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2843


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0131 &  26.2529 f
  data arrival time                                                                                                                          26.2529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2843


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0131 &  26.2529 f
  data arrival time                                                                                                                          26.2529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2843


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0118 &  26.2535 f
  data arrival time                                                                                                                          26.2535

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2535
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2843


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0277 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0553     0.1085 &  26.1085 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0722 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0625     0.1335 &  26.2420 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0861 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0625     0.0114 &  26.2534 f
  data arrival time                                                                                                                          26.2534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2843


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0398 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0538     0.1075 &  26.1075 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0695 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0648     0.1340 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0908 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0648     0.0114 &  26.2529 f
  data arrival time                                                                                                                          26.2529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0315    24.9685
  data required time                                                                                                                         24.9685
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9685
  data arrival time                                                                                                                         -26.2529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2843


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0131 &  26.2529 f
  data arrival time                                                                                                                          26.2529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2844


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0131 &  26.2529 f
  data arrival time                                                                                                                          26.2529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2844


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0104 &  26.2530 f
  data arrival time                                                                                                                          26.2530

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2530
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2844


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[18] (net)                                                                                          1   0.0498 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0522     0.1073 &  26.1073 f
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0666 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0655     0.1349 &  26.2422 f
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0936 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0655     0.0105 &  26.2527 f
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0316    24.9684
  data required time                                                                                                                         24.9684
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9684
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2844


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0347 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0525     0.1059 &  26.1059 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0680 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0647     0.1339 &  26.2398 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0647     0.0131 &  26.2529 f
  data arrival time                                                                                                                          26.2529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0314    24.9686
  data required time                                                                                                                         24.9686
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9686
  data arrival time                                                                                                                         -26.2529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2844


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0359 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0564     0.1077 &  26.1077 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0748 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0624     0.1339 &  26.2416 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0858 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0624     0.0119 &  26.2535 f
  data arrival time                                                                                                                          26.2535

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0309    24.9691
  data required time                                                                                                                         24.9691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9691
  data arrival time                                                                                                                         -26.2535
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2844


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0247 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0544     0.1074 &  26.1074 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0710 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0633     0.1341 &  26.2415 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0885 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0633     0.0118 &  26.2533 f
  data arrival time                                                                                                                          26.2533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2844


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0334 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0539     0.1064 &  26.1064 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0702 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0643     0.1362 &  26.2426 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0643     0.0104 &  26.2531 f
  data arrival time                                                                                                                          26.2531

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0313    24.9687
  data required time                                                                                                                         24.9687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9687
  data arrival time                                                                                                                         -26.2531
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2844


  Startpoint: Di0[23] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[23] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[23] (net)                                                                                          1   0.0437 
  DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0546     0.1088 &  26.1088 f
  BLOCK[0].RAM32.DIBUF[23].A (net)                                                                       4   0.0726 
  BLOCK[0].RAM32.DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0635     0.1345 &  26.2433 f
  BLOCK[0].RAM32.DIBUF[23].X (net)                                                                      32   0.0892 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0635     0.0100 &  26.2533 f
  data arrival time                                                                                                                          26.2533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0311    24.9689
  data required time                                                                                                                         24.9689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9689
  data arrival time                                                                                                                         -26.2533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.2844


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0755     0.0017 &  26.2305 r
  data arrival time                                                                                                                          26.2305

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2305
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3450


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0755     0.0019 &  26.2308 r
  data arrival time                                                                                                                          26.2308

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2308
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3452


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0755     0.0021 &  26.2309 r
  data arrival time                                                                                                                          26.2309

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2309
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3453


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0023 &  26.2311 r
  data arrival time                                                                                                                          26.2311

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2311
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3455


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0024 &  26.2313 r
  data arrival time                                                                                                                          26.2313

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2313
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3457


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0026 &  26.2315 r
  data arrival time                                                                                                                          26.2315

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2315
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3459


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0027 &  26.2316 r
  data arrival time                                                                                                                          26.2316

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2316
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3460


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0029 &  26.2318 r
  data arrival time                                                                                                                          26.2318

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2318
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3462


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0030 &  26.2319 r
  data arrival time                                                                                                                          26.2319

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2319
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3463


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0032 &  26.2320 r
  data arrival time                                                                                                                          26.2320

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2320
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3465


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0033 &  26.2322 r
  data arrival time                                                                                                                          26.2322

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2322
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3466


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0758     0.0034 &  26.2323 r
  data arrival time                                                                                                                          26.2323

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2323
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3467


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0037 &  26.2325 r
  data arrival time                                                                                                                          26.2325

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2325
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3469


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0037 &  26.2326 r
  data arrival time                                                                                                                          26.2326

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2326
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3470


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0038 &  26.2326 r
  data arrival time                                                                                                                          26.2326

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2326
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3470


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0039 &  26.2327 r
  data arrival time                                                                                                                          26.2327

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2327
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3472


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0040 &  26.2328 r
  data arrival time                                                                                                                          26.2328

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2328
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3472


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0041 &  26.2329 r
  data arrival time                                                                                                                          26.2329

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2329
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3473


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0041 &  26.2330 r
  data arrival time                                                                                                                          26.2330

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2330
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3474


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0042 &  26.2331 r
  data arrival time                                                                                                                          26.2331

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2331
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3475


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0043 &  26.2331 r
  data arrival time                                                                                                                          26.2331

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2331
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3475


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0043 &  26.2332 r
  data arrival time                                                                                                                          26.2332

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2332
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3476


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0044 &  26.2332 r
  data arrival time                                                                                                                          26.2332

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2332
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3477


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0044 &  26.2333 r
  data arrival time                                                                                                                          26.2333

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2333
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3477


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0045 &  26.2333 r
  data arrival time                                                                                                                          26.2333

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2333
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3478


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0045 &  26.2334 r
  data arrival time                                                                                                                          26.2334

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2334
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3478


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0046 &  26.2334 r
  data arrival time                                                                                                                          26.2334

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2334
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3478


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0046 &  26.2334 r
  data arrival time                                                                                                                          26.2334

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2334
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3479


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0046 &  26.2335 r
  data arrival time                                                                                                                          26.2335

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2335
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3479


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0046 &  26.2335 r
  data arrival time                                                                                                                          26.2335

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2335
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3479


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0046 &  26.2335 r
  data arrival time                                                                                                                          26.2335

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2335
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3479


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1273 &  26.2289 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0739 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0046 &  26.2335 r
  data arrival time                                                                                                                          26.2335

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2335
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3479


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0016 &  26.2351 r
  data arrival time                                                                                                                          26.2351

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2351
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3496


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0750     0.0015 &  26.2353 r
  data arrival time                                                                                                                          26.2353

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2353
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3497


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0758     0.0018 &  26.2354 r
  data arrival time                                                                                                                          26.2354

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2354
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3498


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0751     0.0017 &  26.2354 r
  data arrival time                                                                                                                          26.2354

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2354
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3498


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0758     0.0019 &  26.2355 r
  data arrival time                                                                                                                          26.2355

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2355
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3499


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0751     0.0019 &  26.2356 r
  data arrival time                                                                                                                          26.2356

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2356
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3500


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0758     0.0022 &  26.2357 r
  data arrival time                                                                                                                          26.2357

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2357
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3501


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0751     0.0021 &  26.2358 r
  data arrival time                                                                                                                          26.2358

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2358
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3502


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0758     0.0023 &  26.2359 r
  data arrival time                                                                                                                          26.2359

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2359
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3503


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0751     0.0023 &  26.2360 r
  data arrival time                                                                                                                          26.2360

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2360
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3504


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0758     0.0025 &  26.2361 r
  data arrival time                                                                                                                          26.2361

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2361
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3505


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0751     0.0024 &  26.2361 r
  data arrival time                                                                                                                          26.2361

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2361
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3505


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0758     0.0026 &  26.2362 r
  data arrival time                                                                                                                          26.2362

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2362
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3506


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0751     0.0026 &  26.2363 r
  data arrival time                                                                                                                          26.2363

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2363
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3507


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0028 &  26.2364 r
  data arrival time                                                                                                                          26.2364

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2364
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3508


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0751     0.0027 &  26.2364 r
  data arrival time                                                                                                                          26.2364

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2364
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3508


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0029 &  26.2365 r
  data arrival time                                                                                                                          26.2365

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2365
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3509


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0029 &  26.2366 r
  data arrival time                                                                                                                          26.2366

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2366
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3510


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0031 &  26.2367 r
  data arrival time                                                                                                                          26.2367

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2367
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3511


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0030 &  26.2367 r
  data arrival time                                                                                                                          26.2367

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2367
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3511


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0032 &  26.2368 r
  data arrival time                                                                                                                          26.2368

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2368
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3512


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0031 &  26.2369 r
  data arrival time                                                                                                                          26.2369

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2369
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3513


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0761     0.0033 &  26.2369 r
  data arrival time                                                                                                                          26.2369

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2369
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3513


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0033 &  26.2370 r
  data arrival time                                                                                                                          26.2370

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2370
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3514


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0760     0.0035 &  26.2371 r
  data arrival time                                                                                                                          26.2371

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2371
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3515


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0036 &  26.2372 r
  data arrival time                                                                                                                          26.2372

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2372
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3516


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0753     0.0035 &  26.2372 r
  data arrival time                                                                                                                          26.2372

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2372
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3516


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0035 &  26.2372 r
  data arrival time                                                                                                                          26.2372

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2372
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3516


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0760     0.0037 &  26.2372 r
  data arrival time                                                                                                                          26.2372

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2372
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3517


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0753     0.0036 &  26.2373 r
  data arrival time                                                                                                                          26.2373

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2373
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3517


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0761     0.0038 &  26.2373 r
  data arrival time                                                                                                                          26.2373

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2373
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3518


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0037 &  26.2374 r
  data arrival time                                                                                                                          26.2374

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2374
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3518


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0038 &  26.2374 r
  data arrival time                                                                                                                          26.2374

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2374
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3518


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0038 &  26.2375 r
  data arrival time                                                                                                                          26.2375

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2375
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3519


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0039 &  26.2375 r
  data arrival time                                                                                                                          26.2375

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2375
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3519


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0039 &  26.2376 r
  data arrival time                                                                                                                          26.2376

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2376
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3520


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0040 &  26.2376 r
  data arrival time                                                                                                                          26.2376

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2376
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3520


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0040 &  26.2377 r
  data arrival time                                                                                                                          26.2377

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2377
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3521


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0041 &  26.2377 r
  data arrival time                                                                                                                          26.2377

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2377
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3521


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0040 &  26.2377 r
  data arrival time                                                                                                                          26.2377

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2377
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3521


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0042 &  26.2377 r
  data arrival time                                                                                                                          26.2377

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2377
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3522


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0041 &  26.2378 r
  data arrival time                                                                                                                          26.2378

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2378
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3522


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0042 &  26.2378 r
  data arrival time                                                                                                                          26.2378

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2378
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3522


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0043 &  26.2378 r
  data arrival time                                                                                                                          26.2378

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2378
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3523


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0042 &  26.2379 r
  data arrival time                                                                                                                          26.2379

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2379
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3523


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0043 &  26.2379 r
  data arrival time                                                                                                                          26.2379

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2379
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3523


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0042 &  26.2379 r
  data arrival time                                                                                                                          26.2379

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2379
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3523


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0044 &  26.2379 r
  data arrival time                                                                                                                          26.2379

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2379
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3524


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0043 &  26.2380 r
  data arrival time                                                                                                                          26.2380

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2380
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3524


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0044 &  26.2380 r
  data arrival time                                                                                                                          26.2380

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2380
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3524


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0043 &  26.2380 r
  data arrival time                                                                                                                          26.2380

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2380
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3524


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0044 &  26.2380 r
  data arrival time                                                                                                                          26.2380

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2380
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3524


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0043 &  26.2381 r
  data arrival time                                                                                                                          26.2381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3525


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0045 &  26.2381 r
  data arrival time                                                                                                                          26.2381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3525


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0045 &  26.2381 r
  data arrival time                                                                                                                          26.2381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3525


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0044 &  26.2381 r
  data arrival time                                                                                                                          26.2381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3525


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0045 &  26.2381 r
  data arrival time                                                                                                                          26.2381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3525


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0045 &  26.2381 r
  data arrival time                                                                                                                          26.2381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3525


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0044 &  26.2381 r
  data arrival time                                                                                                                          26.2381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3525


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0755     0.1291 &  26.2336 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0743 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0045 &  26.2381 r
  data arrival time                                                                                                                          26.2381

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2381
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3525


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0044 &  26.2382 r
  data arrival time                                                                                                                          26.2382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3526


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0044 &  26.2382 r
  data arrival time                                                                                                                          26.2382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3526


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0045 &  26.2382 r
  data arrival time                                                                                                                          26.2382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3526


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0748     0.1321 &  26.2337 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0735 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0045 &  26.2382 r
  data arrival time                                                                                                                          26.2382

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2382
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3526


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0755     0.0016 &  26.2385 r
  data arrival time                                                                                                                          26.2385

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2385
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3529


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0755     0.0018 &  26.2387 r
  data arrival time                                                                                                                          26.2387

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2387
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3531


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0755     0.0020 &  26.2389 r
  data arrival time                                                                                                                          26.2389

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2389
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3533


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0022 &  26.2391 r
  data arrival time                                                                                                                          26.2391

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2391
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3535


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0023 &  26.2393 r
  data arrival time                                                                                                                          26.2393

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2393
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3537


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0025 &  26.2394 r
  data arrival time                                                                                                                          26.2394

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2394
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3539


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0027 &  26.2396 r
  data arrival time                                                                                                                          26.2396

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2396
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3540


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0752     0.0015 &  26.2397 r
  data arrival time                                                                                                                          26.2397

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2397
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3541


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0028 &  26.2397 r
  data arrival time                                                                                                                          26.2397

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2397
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3542


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0029 &  26.2399 r
  data arrival time                                                                                                                          26.2399

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2399
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3543


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0753     0.0017 &  26.2399 r
  data arrival time                                                                                                                          26.2399

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2399
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3543


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0031 &  26.2400 r
  data arrival time                                                                                                                          26.2400

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2400
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3544


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0753     0.0019 &  26.2401 r
  data arrival time                                                                                                                          26.2401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3545


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0032 &  26.2401 r
  data arrival time                                                                                                                          26.2401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3546


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0753     0.0021 &  26.2403 r
  data arrival time                                                                                                                          26.2403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3547


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0758     0.0034 &  26.2403 r
  data arrival time                                                                                                                          26.2403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3547


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0753     0.0023 &  26.2405 r
  data arrival time                                                                                                                          26.2405

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2405
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3549


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0036 &  26.2405 r
  data arrival time                                                                                                                          26.2405

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2405
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3549


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0036 &  26.2405 r
  data arrival time                                                                                                                          26.2405

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2405
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3550


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0753     0.0024 &  26.2406 r
  data arrival time                                                                                                                          26.2406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3550


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0757     0.0037 &  26.2406 r
  data arrival time                                                                                                                          26.2406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3550


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0759     0.0038 &  26.2407 r
  data arrival time                                                                                                                          26.2407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3551


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0753     0.0026 &  26.2408 r
  data arrival time                                                                                                                          26.2408

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2408
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3552


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0039 &  26.2408 r
  data arrival time                                                                                                                          26.2408

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2408
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3552


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0040 &  26.2409 r
  data arrival time                                                                                                                          26.2409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3553


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0753     0.0027 &  26.2409 r
  data arrival time                                                                                                                          26.2409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3553


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0040 &  26.2410 r
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3554


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0041 &  26.2410 r
  data arrival time                                                                                                                          26.2410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3555


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0753     0.0029 &  26.2411 r
  data arrival time                                                                                                                          26.2411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3555


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0042 &  26.2411 r
  data arrival time                                                                                                                          26.2411

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2411
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3555


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0043 &  26.2412 r
  data arrival time                                                                                                                          26.2412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3556


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0030 &  26.2412 r
  data arrival time                                                                                                                          26.2412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3556


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0043 &  26.2412 r
  data arrival time                                                                                                                          26.2412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3556


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0044 &  26.2413 r
  data arrival time                                                                                                                          26.2413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3557


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0044 &  26.2413 r
  data arrival time                                                                                                                          26.2413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3557


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0032 &  26.2413 r
  data arrival time                                                                                                                          26.2413

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2413
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3558


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0044 &  26.2414 r
  data arrival time                                                                                                                          26.2414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3558


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0045 &  26.2414 r
  data arrival time                                                                                                                          26.2414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3558


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0045 &  26.2414 r
  data arrival time                                                                                                                          26.2414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3558


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0045 &  26.2414 r
  data arrival time                                                                                                                          26.2414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3559


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0033 &  26.2415 r
  data arrival time                                                                                                                          26.2415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3559


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0045 &  26.2415 r
  data arrival time                                                                                                                          26.2415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3559


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0046 &  26.2415 r
  data arrival time                                                                                                                          26.2415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3559


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0752     0.1353 &  26.2369 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0740 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0046 &  26.2415 r
  data arrival time                                                                                                                          26.2415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3559


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0755     0.0035 &  26.2417 r
  data arrival time                                                                                                                          26.2417

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2417
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3561


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0035 &  26.2417 r
  data arrival time                                                                                                                          26.2417

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2417
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3561


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0755     0.0036 &  26.2418 r
  data arrival time                                                                                                                          26.2418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3562


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0756     0.0037 &  26.2419 r
  data arrival time                                                                                                                          26.2419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3563


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0775     0.0016 &  26.2418 r
  data arrival time                                                                                                                          26.2418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3563


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0038 &  26.2420 r
  data arrival time                                                                                                                          26.2420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3564


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0039 &  26.2421 r
  data arrival time                                                                                                                          26.2421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3565


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0775     0.0018 &  26.2420 r
  data arrival time                                                                                                                          26.2420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3565


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0040 &  26.2422 r
  data arrival time                                                                                                                          26.2422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3566


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0040 &  26.2422 r
  data arrival time                                                                                                                          26.2422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3566


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0041 &  26.2423 r
  data arrival time                                                                                                                          26.2423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3567


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0775     0.0020 &  26.2422 r
  data arrival time                                                                                                                          26.2422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3567


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0042 &  26.2424 r
  data arrival time                                                                                                                          26.2424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3568


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0042 &  26.2424 r
  data arrival time                                                                                                                          26.2424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3568


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0043 &  26.2425 r
  data arrival time                                                                                                                          26.2425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3569


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0775     0.0021 &  26.2424 r
  data arrival time                                                                                                                          26.2424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3569


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0043 &  26.2425 r
  data arrival time                                                                                                                          26.2425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3569


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0044 &  26.2426 r
  data arrival time                                                                                                                          26.2426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3570


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0044 &  26.2426 r
  data arrival time                                                                                                                          26.2426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3570


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0044 &  26.2426 r
  data arrival time                                                                                                                          26.2426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3570


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0045 &  26.2427 r
  data arrival time                                                                                                                          26.2427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3571


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0045 &  26.2427 r
  data arrival time                                                                                                                          26.2427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3571


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0045 &  26.2427 r
  data arrival time                                                                                                                          26.2427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3571


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0736     0.1016 &  26.1016 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0698 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0750     0.1366 &  26.2382 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0737 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0754     0.0045 &  26.2427 r
  data arrival time                                                                                                                          26.2427

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1144    24.8856
  data required time                                                                                                                         24.8856
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8856
  data arrival time                                                                                                                         -26.2427
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3571


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0775     0.0023 &  26.2426 r
  data arrival time                                                                                                                          26.2426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3571


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0775     0.0025 &  26.2428 r
  data arrival time                                                                                                                          26.2428

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2428
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3573


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0027 &  26.2429 r
  data arrival time                                                                                                                          26.2429

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2429
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3574


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0028 &  26.2431 r
  data arrival time                                                                                                                          26.2431

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2431
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3576


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0030 &  26.2432 r
  data arrival time                                                                                                                          26.2432

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2432
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3577


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0031 &  26.2434 r
  data arrival time                                                                                                                          26.2434

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2434
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3579


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0032 &  26.2435 r
  data arrival time                                                                                                                          26.2435

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2435
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3580


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0778     0.0034 &  26.2436 r
  data arrival time                                                                                                                          26.2436

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2436
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3581


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0777     0.0036 &  26.2439 r
  data arrival time                                                                                                                          26.2439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3584


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0036 &  26.2439 r
  data arrival time                                                                                                                          26.2439

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2439
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3584


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0777     0.0037 &  26.2440 r
  data arrival time                                                                                                                          26.2440

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2440
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3585


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0778     0.0038 &  26.2441 r
  data arrival time                                                                                                                          26.2441

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2441
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3586


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0039 &  26.2442 r
  data arrival time                                                                                                                          26.2442

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2442
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3587


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0040 &  26.2443 r
  data arrival time                                                                                                                          26.2443

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2443
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3588


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0765     0.0016 &  26.2444 r
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3588


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0041 &  26.2444 r
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3589


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0042 &  26.2444 r
  data arrival time                                                                                                                          26.2444

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2444
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3589


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0043 &  26.2445 r
  data arrival time                                                                                                                          26.2445

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2445
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3590


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0765     0.0018 &  26.2446 r
  data arrival time                                                                                                                          26.2446

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2446
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3591


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0043 &  26.2446 r
  data arrival time                                                                                                                          26.2446

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2446
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3591


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0044 &  26.2447 r
  data arrival time                                                                                                                          26.2447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3591


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0044 &  26.2447 r
  data arrival time                                                                                                                          26.2447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3592


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0765     0.0020 &  26.2448 r
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3592


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0045 &  26.2447 r
  data arrival time                                                                                                                          26.2447

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3592


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0045 &  26.2448 r
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3593


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0045 &  26.2448 r
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3593


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0046 &  26.2448 r
  data arrival time                                                                                                                          26.2448

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2448
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3593


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0046 &  26.2449 r
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3594


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0046 &  26.2449 r
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3594


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0046 &  26.2449 r
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3594


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0772     0.1358 &  26.2403 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0765 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0776     0.0046 &  26.2449 r
  data arrival time                                                                                                                          26.2449

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3594


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0765     0.0022 &  26.2450 r
  data arrival time                                                                                                                          26.2450

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2450
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3594


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0765     0.0023 &  26.2451 r
  data arrival time                                                                                                                          26.2451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3596


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0765     0.0025 &  26.2453 r
  data arrival time                                                                                                                          26.2453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3598


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0027 &  26.2455 r
  data arrival time                                                                                                                          26.2455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3599


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0028 &  26.2456 r
  data arrival time                                                                                                                          26.2456

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2456
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3601


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0030 &  26.2458 r
  data arrival time                                                                                                                          26.2458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3602


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0031 &  26.2459 r
  data arrival time                                                                                                                          26.2459

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3604


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0032 &  26.2460 r
  data arrival time                                                                                                                          26.2460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3605


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0015 &  26.2461 r
  data arrival time                                                                                                                          26.2461

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2461
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3606


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0768     0.0034 &  26.2462 r
  data arrival time                                                                                                                          26.2462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3606


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0035 &  26.2463 r
  data arrival time                                                                                                                          26.2463

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3607


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0017 &  26.2463 r
  data arrival time                                                                                                                          26.2463

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3608


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0036 &  26.2464 r
  data arrival time                                                                                                                          26.2464

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3609


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0037 &  26.2465 r
  data arrival time                                                                                                                          26.2465

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3610


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0019 &  26.2465 r
  data arrival time                                                                                                                          26.2465

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3610


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0768     0.0038 &  26.2466 r
  data arrival time                                                                                                                          26.2466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3611


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0039 &  26.2467 r
  data arrival time                                                                                                                          26.2467

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2467
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3612


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0021 &  26.2467 r
  data arrival time                                                                                                                          26.2467

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2467
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3612


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0040 &  26.2468 r
  data arrival time                                                                                                                          26.2468

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3613


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0041 &  26.2469 r
  data arrival time                                                                                                                          26.2469

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3613


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0023 &  26.2469 r
  data arrival time                                                                                                                          26.2469

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3614


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0042 &  26.2470 r
  data arrival time                                                                                                                          26.2470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3614


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0042 &  26.2470 r
  data arrival time                                                                                                                          26.2470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3615


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0024 &  26.2470 r
  data arrival time                                                                                                                          26.2470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3615


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0043 &  26.2471 r
  data arrival time                                                                                                                          26.2471

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2471
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3615


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0043 &  26.2471 r
  data arrival time                                                                                                                          26.2471

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2471
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3616


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0044 &  26.2472 r
  data arrival time                                                                                                                          26.2472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3617


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0026 &  26.2472 r
  data arrival time                                                                                                                          26.2472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3617


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0044 &  26.2472 r
  data arrival time                                                                                                                          26.2472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3617


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0045 &  26.2473 r
  data arrival time                                                                                                                          26.2473

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3617


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0045 &  26.2473 r
  data arrival time                                                                                                                          26.2473

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3618


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0045 &  26.2473 r
  data arrival time                                                                                                                          26.2473

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3618


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0046 &  26.2474 r
  data arrival time                                                                                                                          26.2474

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3618


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0028 &  26.2474 r
  data arrival time                                                                                                                          26.2474

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3618


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0046 &  26.2474 r
  data arrival time                                                                                                                          26.2474

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3618


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0046 &  26.2474 r
  data arrival time                                                                                                                          26.2474

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3618


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0762     0.1383 &  26.2428 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0766     0.0046 &  26.2474 r
  data arrival time                                                                                                                          26.2474

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3619


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0029 &  26.2475 r
  data arrival time                                                                                                                          26.2475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3620


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0031 &  26.2476 r
  data arrival time                                                                                                                          26.2476

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2476
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3621


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0032 &  26.2478 r
  data arrival time                                                                                                                          26.2478

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3623


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0770     0.0033 &  26.2479 r
  data arrival time                                                                                                                          26.2479

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3624


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0083 &  26.2474 r
  data arrival time                                                                                                                          26.2474

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3625


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0768     0.0035 &  26.2481 r
  data arrival time                                                                                                                          26.2481

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3626


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0768     0.0036 &  26.2482 r
  data arrival time                                                                                                                          26.2482

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2482
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3626


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0085 &  26.2476 r
  data arrival time                                                                                                                          26.2476

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2476
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3627


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0769     0.0037 &  26.2483 r
  data arrival time                                                                                                                          26.2483

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3627


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0770     0.0038 &  26.2484 r
  data arrival time                                                                                                                          26.2484

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3628


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0087 &  26.2478 r
  data arrival time                                                                                                                          26.2478

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3629


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0085 &  26.2479 r
  data arrival time                                                                                                                          26.2479

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3629


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0039 &  26.2485 r
  data arrival time                                                                                                                          26.2485

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2485
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3629


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0039 &  26.2485 r
  data arrival time                                                                                                                          26.2485

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2485
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3630


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0088 &  26.2480 r
  data arrival time                                                                                                                          26.2480

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2480
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3631


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0040 &  26.2486 r
  data arrival time                                                                                                                          26.2486

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2486
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3631


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0041 &  26.2487 r
  data arrival time                                                                                                                          26.2487

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2487
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3632


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0090 &  26.2481 r
  data arrival time                                                                                                                          26.2481

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3632


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0042 &  26.2488 r
  data arrival time                                                                                                                          26.2488

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2488
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3632


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0042 &  26.2488 r
  data arrival time                                                                                                                          26.2488

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2488
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3633


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0043 &  26.2489 r
  data arrival time                                                                                                                          26.2489

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3634


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0092 &  26.2483 r
  data arrival time                                                                                                                          26.2483

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3634


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0044 &  26.2490 r
  data arrival time                                                                                                                          26.2490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3634


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0044 &  26.2490 r
  data arrival time                                                                                                                          26.2490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3635


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0090 &  26.2485 r
  data arrival time                                                                                                                          26.2485

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2485
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3635


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0044 &  26.2490 r
  data arrival time                                                                                                                          26.2490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3635


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0093 &  26.2484 r
  data arrival time                                                                                                                          26.2484

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3635


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0045 &  26.2491 r
  data arrival time                                                                                                                          26.2491

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2491
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3635


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0045 &  26.2491 r
  data arrival time                                                                                                                          26.2491

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2491
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3636


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0045 &  26.2491 r
  data arrival time                                                                                                                          26.2491

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2491
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3636


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0045 &  26.2491 r
  data arrival time                                                                                                                          26.2491

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2491
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3636


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0046 &  26.2492 r
  data arrival time                                                                                                                          26.2492

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2492
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3636


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0787     0.1045 &  26.1045 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0760 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0764     0.1401 &  26.2446 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0754 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0767     0.0046 &  26.2492 r
  data arrival time                                                                                                                          26.2492

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1145    24.8855
  data required time                                                                                                                         24.8855
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8855
  data arrival time                                                                                                                         -26.2492
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3636


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0092 &  26.2486 r
  data arrival time                                                                                                                          26.2486

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2486
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3636


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0095 &  26.2486 r
  data arrival time                                                                                                                          26.2486

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2486
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3637


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0094 &  26.2488 r
  data arrival time                                                                                                                          26.2488

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2488
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3638


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0096 &  26.2487 r
  data arrival time                                                                                                                          26.2487

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2487
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3638


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0095 &  26.2490 r
  data arrival time                                                                                                                          26.2490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3640


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0098 &  26.2489 r
  data arrival time                                                                                                                          26.2489

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3640


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0099 &  26.2490 r
  data arrival time                                                                                                                          26.2490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3641


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0097 &  26.2491 r
  data arrival time                                                                                                                          26.2491

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2491
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3641


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0100 &  26.2492 r
  data arrival time                                                                                                                          26.2492

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2492
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3642


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0098 &  26.2493 r
  data arrival time                                                                                                                          26.2493

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2493
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3643


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0101 &  26.2493 r
  data arrival time                                                                                                                          26.2493

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2493
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3643


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0100 &  26.2494 r
  data arrival time                                                                                                                          26.2494

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2494
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3644


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0102 &  26.2494 r
  data arrival time                                                                                                                          26.2494

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2494
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3645


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0103 &  26.2495 r
  data arrival time                                                                                                                          26.2495

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2495
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3646


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0101 &  26.2496 r
  data arrival time                                                                                                                          26.2496

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2496
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3646


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0105 &  26.2496 r
  data arrival time                                                                                                                          26.2496

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2496
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3647


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0103 &  26.2497 r
  data arrival time                                                                                                                          26.2497

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2497
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3647


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0105 &  26.2497 r
  data arrival time                                                                                                                          26.2497

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2497
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3648


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0104 &  26.2498 r
  data arrival time                                                                                                                          26.2498

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2498
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3648


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0106 &  26.2498 r
  data arrival time                                                                                                                          26.2498

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2498
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3649


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0107 &  26.2498 r
  data arrival time                                                                                                                          26.2498

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2498
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3649


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0105 &  26.2500 r
  data arrival time                                                                                                                          26.2500

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3650


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0108 &  26.2499 r
  data arrival time                                                                                                                          26.2499

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2499
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3650


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0106 &  26.2501 r
  data arrival time                                                                                                                          26.2501

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2501
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3651


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0109 &  26.2500 r
  data arrival time                                                                                                                          26.2500

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2500
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3651


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0109 &  26.2501 r
  data arrival time                                                                                                                          26.2501

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2501
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3652


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0107 &  26.2502 r
  data arrival time                                                                                                                          26.2502

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2502
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3652


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0110 &  26.2501 r
  data arrival time                                                                                                                          26.2501

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2501
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3652


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0110 &  26.2502 r
  data arrival time                                                                                                                          26.2502

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2502
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3653


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0108 &  26.2503 r
  data arrival time                                                                                                                          26.2503

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2503
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3653


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0111 &  26.2502 r
  data arrival time                                                                                                                          26.2502

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2502
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3653


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0111 &  26.2503 r
  data arrival time                                                                                                                          26.2503

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2503
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3654


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0112 &  26.2503 r
  data arrival time                                                                                                                          26.2503

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2503
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3654


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0110 &  26.2504 r
  data arrival time                                                                                                                          26.2504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3654


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0112 &  26.2503 r
  data arrival time                                                                                                                          26.2503

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2503
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3654


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0112 &  26.2504 r
  data arrival time                                                                                                                          26.2504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3654


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0112 &  26.2504 r
  data arrival time                                                                                                                          26.2504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3655


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0112 &  26.2504 r
  data arrival time                                                                                                                          26.2504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3655


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0928     0.1358 &  26.2391 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0938 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0928     0.0113 &  26.2504 r
  data arrival time                                                                                                                          26.2504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3655


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0110 &  26.2505 r
  data arrival time                                                                                                                          26.2505

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2505
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3655


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0111 &  26.2506 r
  data arrival time                                                                                                                          26.2506

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3656


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0112 &  26.2507 r
  data arrival time                                                                                                                          26.2507

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2507
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3657


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0113 &  26.2507 r
  data arrival time                                                                                                                          26.2507

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2507
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3657


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0113 &  26.2506 r
  data arrival time                                                                                                                          26.2506

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3658


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0114 &  26.2508 r
  data arrival time                                                                                                                          26.2508

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3658


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0114 &  26.2509 r
  data arrival time                                                                                                                          26.2509

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3659


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0115 &  26.2509 r
  data arrival time                                                                                                                          26.2509

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3659


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0115 &  26.2508 r
  data arrival time                                                                                                                          26.2508

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3660


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0115 &  26.2510 r
  data arrival time                                                                                                                          26.2510

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2510
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3660


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0116 &  26.2510 r
  data arrival time                                                                                                                          26.2510

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2510
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3660


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0116 &  26.2511 r
  data arrival time                                                                                                                          26.2511

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3661


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0036 &  26.2510 r
  data arrival time                                                                                                                          26.2510

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2510
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3661


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0117 &  26.2511 r
  data arrival time                                                                                                                          26.2511

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3661


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0117 &  26.2509 r
  data arrival time                                                                                                                          26.2509

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3661


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0117 &  26.2511 r
  data arrival time                                                                                                                          26.2511

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3661


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0117 &  26.2512 r
  data arrival time                                                                                                                          26.2512

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3662


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0117 &  26.2512 r
  data arrival time                                                                                                                          26.2512

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3662


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0117 &  26.2512 r
  data arrival time                                                                                                                          26.2512

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3662


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0907     0.1349 &  26.2394 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0906 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0907     0.0118 &  26.2512 r
  data arrival time                                                                                                                          26.2512

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1150    24.8850
  data required time                                                                                                                         24.8850
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8850
  data arrival time                                                                                                                         -26.2512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3662


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0929     0.0039 &  26.2512 r
  data arrival time                                                                                                                          26.2512

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3663


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0118 &  26.2511 r
  data arrival time                                                                                                                          26.2511

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3663


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0120 &  26.2512 r
  data arrival time                                                                                                                          26.2512

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3665


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0952     0.0061 &  26.2513 r
  data arrival time                                                                                                                          26.2513

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3665


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0040 &  26.2514 r
  data arrival time                                                                                                                          26.2514

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2514
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3665


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0952     0.0062 &  26.2515 r
  data arrival time                                                                                                                          26.2515

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2515
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3666


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0122 &  26.2514 r
  data arrival time                                                                                                                          26.2514

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2514
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3666


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0042 &  26.2516 r
  data arrival time                                                                                                                          26.2516

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2516
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3667


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0123 &  26.2516 r
  data arrival time                                                                                                                          26.2516

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2516
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3668


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0044 &  26.2517 r
  data arrival time                                                                                                                          26.2517

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2517
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3668


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0952     0.0065 &  26.2517 r
  data arrival time                                                                                                                          26.2517

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2517
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3669


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0125 &  26.2517 r
  data arrival time                                                                                                                          26.2517

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2517
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3669


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0287 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0791     0.1073 &  26.1073 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0760 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0925     0.1349 &  26.2421 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0916 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0925     0.0098 &  26.2519 r
  data arrival time                                                                                                                          26.2519

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2519
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3670


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0952     0.0066 &  26.2518 r
  data arrival time                                                                                                                          26.2518

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2518
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3670


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0046 &  26.2519 r
  data arrival time                                                                                                                          26.2519

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2519
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3670


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0126 &  26.2519 r
  data arrival time                                                                                                                          26.2519

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2519
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3671


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0047 &  26.2521 r
  data arrival time                                                                                                                          26.2521

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3672


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0068 &  26.2520 r
  data arrival time                                                                                                                          26.2520

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2520
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3672


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0127 &  26.2520 r
  data arrival time                                                                                                                          26.2520

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2520
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3672


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0129 &  26.2521 r
  data arrival time                                                                                                                          26.2521

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3673


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0932     0.0049 &  26.2522 r
  data arrival time                                                                                                                          26.2522

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3673


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0070 &  26.2522 r
  data arrival time                                                                                                                          26.2522

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3674


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0931     0.0050 &  26.2524 r
  data arrival time                                                                                                                          26.2524

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3675


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0130 &  26.2523 r
  data arrival time                                                                                                                          26.2523

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3675


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0071 &  26.2524 r
  data arrival time                                                                                                                          26.2524

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3676


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0102 &  26.2525 r
  data arrival time                                                                                                                          26.2525

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3676


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0131 &  26.2524 r
  data arrival time                                                                                                                          26.2524

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3676


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0052 &  26.2526 r
  data arrival time                                                                                                                          26.2526

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3676


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0287 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0791     0.1073 &  26.1073 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0760 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0925     0.1349 &  26.2421 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0916 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0925     0.0105 &  26.2526 r
  data arrival time                                                                                                                          26.2526

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3677


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0955     0.0073 &  26.2525 r
  data arrival time                                                                                                                          26.2525

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3677


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0132 &  26.2525 r
  data arrival time                                                                                                                          26.2525

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3677


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0931     0.0053 &  26.2526 r
  data arrival time                                                                                                                          26.2526

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3677


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0133 &  26.2526 r
  data arrival time                                                                                                                          26.2526

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3678


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0933     0.0054 &  26.2528 r
  data arrival time                                                                                                                          26.2528

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2528
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3679


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0134 &  26.2527 r
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3679


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0089 &  26.2527 r
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3679


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0954     0.0075 &  26.2528 r
  data arrival time                                                                                                                          26.2528

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2528
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3680


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0055 &  26.2529 r
  data arrival time                                                                                                                          26.2529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3680


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0408 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0764     0.1059 &  26.1059 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0733 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0964     0.1360 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0964     0.0109 &  26.2528 r
  data arrival time                                                                                                                          26.2528

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2528
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3680


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0135 &  26.2528 r
  data arrival time                                                                                                                          26.2528

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2528
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3680


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0256 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0777     0.1061 &  26.1061 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0748 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0940     0.1359 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0940 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0940     0.0110 &  26.2529 r
  data arrival time                                                                                                                          26.2529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3680


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0507 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0758     0.1031 &  26.1031 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0978     0.1384 &  26.2415 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0991 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0112 &  26.2527 r
  data arrival time                                                                                                                          26.2527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1153    24.8847
  data required time                                                                                                                         24.8847
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8847
  data arrival time                                                                                                                         -26.2527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3680


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0076 &  26.2528 r
  data arrival time                                                                                                                          26.2528

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2528
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3680


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0056 &  26.2530 r
  data arrival time                                                                                                                          26.2530

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2530
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3681


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0107 &  26.2530 r
  data arrival time                                                                                                                          26.2530

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2530
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3681


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0136 &  26.2529 r
  data arrival time                                                                                                                          26.2529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3681


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0955     0.0077 &  26.2530 r
  data arrival time                                                                                                                          26.2530

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2530
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3681


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0287 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0791     0.1073 &  26.1073 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0760 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0925     0.1349 &  26.2421 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0916 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0925     0.0109 &  26.2531 r
  data arrival time                                                                                                                          26.2531

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2531
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3682


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0091 &  26.2529 r
  data arrival time                                                                                                                          26.2529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3682


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0137 &  26.2530 r
  data arrival time                                                                                                                          26.2530

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2530
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3682


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0057 &  26.2531 r
  data arrival time                                                                                                                          26.2531

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2531
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3682


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0256 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0777     0.1061 &  26.1061 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0748 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0940     0.1359 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0940 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0940     0.0111 &  26.2531 r
  data arrival time                                                                                                                          26.2531

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2531
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3682


  Startpoint: Di0[18] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[18] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[18] (net)                                                                                          1   0.0507 
  DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0758     0.1031 &  26.1031 r
  BLOCK[0].RAM32.DIBUF[18].A (net)                                                                       4   0.0704 
  BLOCK[0].RAM32.DIBUF[18].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0978     0.1384 &  26.2415 r
  BLOCK[0].RAM32.DIBUF[18].X (net)                                                                      32   0.0991 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0114 &  26.2529 r
  data arrival time                                                                                                                          26.2529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1153    24.8847
  data required time                                                                                                                         24.8847
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8847
  data arrival time                                                                                                                         -26.2529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3682


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0109 &  26.2532 r
  data arrival time                                                                                                                          26.2532

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2532
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3683


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0956     0.0078 &  26.2531 r
  data arrival time                                                                                                                          26.2531

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2531
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3683


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0138 &  26.2530 r
  data arrival time                                                                                                                          26.2530

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2530
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3683


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0092 &  26.2531 r
  data arrival time                                                                                                                          26.2531

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2531
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3683


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0138 &  26.2531 r
  data arrival time                                                                                                                          26.2531

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2531
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3683


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0059 &  26.2532 r
  data arrival time                                                                                                                          26.2532

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2532
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3683


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0287 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0791     0.1073 &  26.1073 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0760 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0925     0.1349 &  26.2421 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0916 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0925     0.0111 &  26.2533 r
  data arrival time                                                                                                                          26.2533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3683


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0256 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0777     0.1061 &  26.1061 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0748 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0940     0.1359 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0940 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0940     0.0113 &  26.2532 r
  data arrival time                                                                                                                          26.2532

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2532
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3684


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0080 &  26.2532 r
  data arrival time                                                                                                                          26.2532

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2532
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3684


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0139 &  26.2532 r
  data arrival time                                                                                                                          26.2532

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2532
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3684


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0060 &  26.2533 r
  data arrival time                                                                                                                          26.2533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3684


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0140 &  26.2532 r
  data arrival time                                                                                                                          26.2532

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2532
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3684


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0111 &  26.2534 r
  data arrival time                                                                                                                          26.2534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3685


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0081 &  26.2533 r
  data arrival time                                                                                                                          26.2533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3685


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0287 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0791     0.1073 &  26.1073 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0760 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0925     0.1349 &  26.2421 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0916 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0925     0.0113 &  26.2534 r
  data arrival time                                                                                                                          26.2534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3685


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0094 &  26.2533 r
  data arrival time                                                                                                                          26.2533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3685


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0060 &  26.2534 r
  data arrival time                                                                                                                          26.2534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3685


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0140 &  26.2533 r
  data arrival time                                                                                                                          26.2533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3685


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0256 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0777     0.1061 &  26.1061 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0748 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0940     0.1359 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0940 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0940     0.0115 &  26.2534 r
  data arrival time                                                                                                                          26.2534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3685


  Startpoint: Di0[23] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[23] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[23] (net)                                                                                          1   0.0447 
  DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0803     0.1058 &  26.1058 r
  BLOCK[0].RAM32.DIBUF[23].A (net)                                                                       4   0.0765 
  BLOCK[0].RAM32.DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1373 &  26.2431 r
  BLOCK[0].RAM32.DIBUF[23].X (net)                                                                      32   0.0947 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0944     0.0103 &  26.2534 r
  data arrival time                                                                                                                          26.2534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3685


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0141 &  26.2533 r
  data arrival time                                                                                                                          26.2533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3685


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0061 &  26.2535 r
  data arrival time                                                                                                                          26.2535

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2535
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3686


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0408 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0764     0.1059 &  26.1059 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0733 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0964     0.1360 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0964     0.0115 &  26.2534 r
  data arrival time                                                                                                                          26.2534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3686


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0141 &  26.2534 r
  data arrival time                                                                                                                          26.2534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3686


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0112 &  26.2535 r
  data arrival time                                                                                                                          26.2535

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2535
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3686


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0082 &  26.2534 r
  data arrival time                                                                                                                          26.2534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3686


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0141 &  26.2534 r
  data arrival time                                                                                                                          26.2534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3686


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0096 &  26.2534 r
  data arrival time                                                                                                                          26.2534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3686


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0062 &  26.2536 r
  data arrival time                                                                                                                          26.2536

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2536
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3687


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0142 &  26.2534 r
  data arrival time                                                                                                                          26.2534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3687


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0287 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0791     0.1073 &  26.1073 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0760 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0925     0.1349 &  26.2421 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0916 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0925     0.0115 &  26.2536 r
  data arrival time                                                                                                                          26.2536

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2536
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3687


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0142 &  26.2535 r
  data arrival time                                                                                                                          26.2535

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2535
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3687


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0256 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0777     0.1061 &  26.1061 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0748 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0940     0.1359 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0940 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0940     0.0116 &  26.2536 r
  data arrival time                                                                                                                          26.2536

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2536
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3687


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0083 &  26.2535 r
  data arrival time                                                                                                                          26.2535

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2535
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3687


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0142 &  26.2535 r
  data arrival time                                                                                                                          26.2535

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2535
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3687


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0142 &  26.2535 r
  data arrival time                                                                                                                          26.2535

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2535
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3687


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0357 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0765     0.1023 &  26.1023 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0719 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0963     0.1370 &  26.2393 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0969 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0963     0.0142 &  26.2535 r
  data arrival time                                                                                                                          26.2535

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2535
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3687


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0063 &  26.2536 r
  data arrival time                                                                                                                          26.2536

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2536
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3687


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0408 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0764     0.1059 &  26.1059 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0733 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0964     0.1360 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0964     0.0116 &  26.2535 r
  data arrival time                                                                                                                          26.2535

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2535
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3687


  Startpoint: Di0[23] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[23] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[23] (net)                                                                                          1   0.0447 
  DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0803     0.1058 &  26.1058 r
  BLOCK[0].RAM32.DIBUF[23].A (net)                                                                       4   0.0765 
  BLOCK[0].RAM32.DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1373 &  26.2431 r
  BLOCK[0].RAM32.DIBUF[23].X (net)                                                                      32   0.0947 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0944     0.0105 &  26.2536 r
  data arrival time                                                                                                                          26.2536

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2536
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3687


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0114 &  26.2537 r
  data arrival time                                                                                                                          26.2537

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2537
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3688


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0063 &  26.2537 r
  data arrival time                                                                                                                          26.2537

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2537
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3688


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0084 &  26.2536 r
  data arrival time                                                                                                                          26.2536

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2536
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3688


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0287 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0791     0.1073 &  26.1073 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0760 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0925     0.1349 &  26.2421 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0916 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0925     0.0116 &  26.2537 r
  data arrival time                                                                                                                          26.2537

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2537
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3688


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0098 &  26.2536 r
  data arrival time                                                                                                                          26.2536

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2536
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3688


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0064 &  26.2538 r
  data arrival time                                                                                                                          26.2538

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2538
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3688


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0256 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0777     0.1061 &  26.1061 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0748 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0940     0.1359 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0940 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0940     0.0118 &  26.2537 r
  data arrival time                                                                                                                          26.2537

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2537
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3689


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0085 &  26.2537 r
  data arrival time                                                                                                                          26.2537

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2537
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3689


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0064 &  26.2538 r
  data arrival time                                                                                                                          26.2538

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2538
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3689


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0115 &  26.2539 r
  data arrival time                                                                                                                          26.2539

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2539
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3689


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0065 &  26.2538 r
  data arrival time                                                                                                                          26.2538

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2538
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3689


  Startpoint: Di0[23] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[23] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[23] (net)                                                                                          1   0.0447 
  DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0803     0.1058 &  26.1058 r
  BLOCK[0].RAM32.DIBUF[23].A (net)                                                                       4   0.0765 
  BLOCK[0].RAM32.DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1373 &  26.2431 r
  BLOCK[0].RAM32.DIBUF[23].X (net)                                                                      32   0.0947 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0944     0.0107 &  26.2538 r
  data arrival time                                                                                                                          26.2538

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2538
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3689


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0408 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0764     0.1059 &  26.1059 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0733 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0964     0.1360 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0964     0.0118 &  26.2537 r
  data arrival time                                                                                                                          26.2537

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2537
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3689


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0099 &  26.2537 r
  data arrival time                                                                                                                          26.2537

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2537
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3690


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0287 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0791     0.1073 &  26.1073 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0760 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0925     0.1349 &  26.2421 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0916 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0925     0.0118 &  26.2539 r
  data arrival time                                                                                                                          26.2539

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2539
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3690


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0086 &  26.2538 r
  data arrival time                                                                                                                          26.2538

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2538
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3690


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0065 &  26.2539 r
  data arrival time                                                                                                                          26.2539

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2539
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3690


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0256 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0777     0.1061 &  26.1061 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0748 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0940     0.1359 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0940 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0940     0.0119 &  26.2539 r
  data arrival time                                                                                                                          26.2539

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2539
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3690


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0066 &  26.2539 r
  data arrival time                                                                                                                          26.2539

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2539
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3690


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0066 &  26.2540 r
  data arrival time                                                                                                                          26.2540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3690


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0086 &  26.2539 r
  data arrival time                                                                                                                          26.2539

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2539
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3690


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0066 &  26.2540 r
  data arrival time                                                                                                                          26.2540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3691


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0066 &  26.2540 r
  data arrival time                                                                                                                          26.2540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3691


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0117 &  26.2540 r
  data arrival time                                                                                                                          26.2540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3691


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0066 &  26.2540 r
  data arrival time                                                                                                                          26.2540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3691


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0445 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0778     0.1079 &  26.1079 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0749 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1395 &  26.2474 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0955 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0930     0.0066 &  26.2540 r
  data arrival time                                                                                                                          26.2540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3691


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0408 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0764     0.1059 &  26.1059 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0733 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0964     0.1360 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0964     0.0120 &  26.2539 r
  data arrival time                                                                                                                          26.2539

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2539
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3691


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0287 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0791     0.1073 &  26.1073 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0760 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0925     0.1349 &  26.2421 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0916 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0925     0.0119 &  26.2540 r
  data arrival time                                                                                                                          26.2540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3691


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0101 &  26.2539 r
  data arrival time                                                                                                                          26.2539

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2539
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3691


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0087 &  26.2539 r
  data arrival time                                                                                                                          26.2539

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2539
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3691


  Startpoint: Di0[23] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[23] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[23] (net)                                                                                          1   0.0447 
  DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0803     0.1058 &  26.1058 r
  BLOCK[0].RAM32.DIBUF[23].A (net)                                                                       4   0.0765 
  BLOCK[0].RAM32.DIBUF[23].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1373 &  26.2431 r
  BLOCK[0].RAM32.DIBUF[23].X (net)                                                                      32   0.0947 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0944     0.0108 &  26.2540 r
  data arrival time                                                                                                                          26.2540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3691


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0256 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0777     0.1061 &  26.1061 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0748 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0940     0.1359 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0940 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0940     0.0121 &  26.2540 r
  data arrival time                                                                                                                          26.2540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3691


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0088 &  26.2540 r
  data arrival time                                                                                                                          26.2540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3692


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0118 &  26.2542 r
  data arrival time                                                                                                                          26.2542

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2542
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3692


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0102 &  26.2540 r
  data arrival time                                                                                                                          26.2540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3692


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0088 &  26.2541 r
  data arrival time                                                                                                                          26.2541

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2541
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3692


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0287 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0791     0.1073 &  26.1073 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0760 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0925     0.1349 &  26.2421 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0916 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0925     0.0121 &  26.2542 r
  data arrival time                                                                                                                          26.2542

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2542
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3693


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0256 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0777     0.1061 &  26.1061 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0748 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0940     0.1359 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0940 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0940     0.0122 &  26.2541 r
  data arrival time                                                                                                                          26.2541

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2541
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3693


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0408 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0764     0.1059 &  26.1059 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0733 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0964     0.1360 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0964     0.0122 &  26.2541 r
  data arrival time                                                                                                                          26.2541

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2541
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3693


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0089 &  26.2541 r
  data arrival time                                                                                                                          26.2541

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2541
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3693


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0089 &  26.2542 r
  data arrival time                                                                                                                          26.2542

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2542
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3693


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0287 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0791     0.1073 &  26.1073 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0760 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0925     0.1349 &  26.2421 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0916 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0925     0.0122 &  26.2543 r
  data arrival time                                                                                                                          26.2543

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2543
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3694


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0120 &  26.2543 r
  data arrival time                                                                                                                          26.2543

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2543
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3694


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0090 &  26.2542 r
  data arrival time                                                                                                                          26.2542

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2542
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3694


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0103 &  26.2542 r
  data arrival time                                                                                                                          26.2542

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2542
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3694


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0256 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0777     0.1061 &  26.1061 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0748 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0940     0.1359 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0940 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0940     0.0124 &  26.2543 r
  data arrival time                                                                                                                          26.2543

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2543
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3694


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0408 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0764     0.1059 &  26.1059 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0733 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0964     0.1360 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0964     0.0123 &  26.2542 r
  data arrival time                                                                                                                          26.2542

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2542
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3694


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0090 &  26.2542 r
  data arrival time                                                                                                                          26.2542

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2542
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3694


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0953     0.0090 &  26.2543 r
  data arrival time                                                                                                                          26.2543

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2543
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3695


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0952     0.0091 &  26.2543 r
  data arrival time                                                                                                                          26.2543

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2543
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3695


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0121 &  26.2544 r
  data arrival time                                                                                                                          26.2544

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2544
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3695


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0952     0.0091 &  26.2543 r
  data arrival time                                                                                                                          26.2543

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2543
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3695


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0952     0.0091 &  26.2543 r
  data arrival time                                                                                                                          26.2543

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2543
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3695


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0104 &  26.2543 r
  data arrival time                                                                                                                          26.2543

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2543
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3695


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0287 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0791     0.1073 &  26.1073 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0760 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0925     0.1349 &  26.2421 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0916 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0925     0.0123 &  26.2544 r
  data arrival time                                                                                                                          26.2544

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2544
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3695


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0281 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0741     0.1033 &  26.1033 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0703 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0944     0.1419 &  26.2452 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0957 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0952     0.0091 &  26.2543 r
  data arrival time                                                                                                                          26.2543

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2543
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3695


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0256 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0777     0.1061 &  26.1061 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0748 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0940     0.1359 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0940 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0940     0.0125 &  26.2544 r
  data arrival time                                                                                                                          26.2544

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2544
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3695


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0408 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0764     0.1059 &  26.1059 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0733 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0964     0.1360 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0964     0.0125 &  26.2544 r
  data arrival time                                                                                                                          26.2544

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2544
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3696


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0287 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0791     0.1073 &  26.1073 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0760 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0925     0.1349 &  26.2421 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0916 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0925     0.0124 &  26.2545 r
  data arrival time                                                                                                                          26.2545

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2545
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3696


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0122 &  26.2546 r
  data arrival time                                                                                                                          26.2546

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2546
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3696


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0106 &  26.2544 r
  data arrival time                                                                                                                          26.2544

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2544
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3696


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0256 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0777     0.1061 &  26.1061 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0748 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0940     0.1359 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0940 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0940     0.0126 &  26.2545 r
  data arrival time                                                                                                                          26.2545

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2545
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3697


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0123 &  26.2547 r
  data arrival time                                                                                                                          26.2547

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2547
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3697


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0107 &  26.2545 r
  data arrival time                                                                                                                          26.2545

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2545
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3698


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0256 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0777     0.1061 &  26.1061 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0748 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0940     0.1359 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0940 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0940     0.0127 &  26.2546 r
  data arrival time                                                                                                                          26.2546

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2546
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3698


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0125 &  26.2548 r
  data arrival time                                                                                                                          26.2548

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2548
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3699


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0108 &  26.2547 r
  data arrival time                                                                                                                          26.2547

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2547
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3699


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0256 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0777     0.1061 &  26.1061 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0748 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0940     0.1359 &  26.2419 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0940 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0940     0.0128 &  26.2548 r
  data arrival time                                                                                                                          26.2548

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2548
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3699


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0126 &  26.2549 r
  data arrival time                                                                                                                          26.2549

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2549
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3700


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0109 &  26.2548 r
  data arrival time                                                                                                                          26.2548

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2548
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3700


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0127 &  26.2550 r
  data arrival time                                                                                                                          26.2550

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2550
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3701


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0110 &  26.2549 r
  data arrival time                                                                                                                          26.2549

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2549
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3701


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0128 &  26.2551 r
  data arrival time                                                                                                                          26.2551

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2551
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3702


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0111 &  26.2550 r
  data arrival time                                                                                                                          26.2550

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2550
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3702


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0129 &  26.2552 r
  data arrival time                                                                                                                          26.2552

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2552
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3703


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0112 &  26.2551 r
  data arrival time                                                                                                                          26.2551

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2551
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3703


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0369 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0810     0.1071 &  26.1071 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0786 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0923     0.1352 &  26.2423 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0913 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0923     0.0129 &  26.2553 r
  data arrival time                                                                                                                          26.2553

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1151    24.8849
  data required time                                                                                                                         24.8849
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8849
  data arrival time                                                                                                                         -26.2553
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3703


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0343 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0769     0.1051 &  26.1051 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0741 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0961     0.1388 &  26.2439 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0981 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0961     0.0113 &  26.2551 r
  data arrival time                                                                                                                          26.2551

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2551
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3703


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[1].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0958     0.1445 &  26.2490 r
  BLOCK[1].RAM32.DIBUF[13].X (net)                                                                      32   0.0978 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0966     0.0062 &  26.2552 r
  data arrival time                                                                                                                          26.2552

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2552
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3705


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0408 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0764     0.1059 &  26.1059 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0733 
  BLOCK[1].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0941     0.1456 &  26.2515 r
  BLOCK[1].RAM32.DIBUF[14].X (net)                                                                      32   0.0979 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0947     0.0038 &  26.2553 r
  data arrival time                                                                                                                          26.2553

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2553
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3705


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[1].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0958     0.1445 &  26.2490 r
  BLOCK[1].RAM32.DIBUF[13].X (net)                                                                      32   0.0978 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0966     0.0062 &  26.2552 r
  data arrival time                                                                                                                          26.2552

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2552
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3705


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[1].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0958     0.1445 &  26.2490 r
  BLOCK[1].RAM32.DIBUF[13].X (net)                                                                      32   0.0978 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0966     0.0062 &  26.2553 r
  data arrival time                                                                                                                          26.2553

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2553
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3705


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0295 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0775     0.1046 &  26.1046 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0745 
  BLOCK[1].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0958     0.1445 &  26.2490 r
  BLOCK[1].RAM32.DIBUF[13].X (net)                                                                      32   0.0978 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0966     0.0064 &  26.2554 r
  data arrival time                                                                                                                          26.2554

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.1152    24.8848
  data required time                                                                                                                         24.8848
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.8848
  data arrival time                                                                                                                         -26.2554
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3706

Warning: report_timing has satisfied the max_paths criteria. There are 4268 further endpoints which have paths of interest with slack less than 100.0000 that were not considered when generating this report. (UITE-502)

1
