

================================================================
== Vitis HLS Report for 'KA'
================================================================
* Date:           Wed Jan 19 13:53:47 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        KA
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2195|     2195|  7.316 us|  7.316 us|  2196|  2196|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+-----------------------+---------+---------+----------+----------+------+------+---------+
        |                                 |                       |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |             Instance            |         Module        |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +---------------------------------+-----------------------+---------+---------+----------+----------+------+------+---------+
        |grp_KA_Pipeline_loop_st_1_fu_76  |KA_Pipeline_loop_st_1  |     2124|     2124|  7.079 us|  7.079 us|  2124|  2124|       no|
        +---------------------------------+-----------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      10|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       30|     -|     3733|    7637|    0|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     522|    -|
|Register             |        -|     -|      208|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       30|     0|     3941|    8169|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        2|     0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        1|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------+---------+----+------+------+-----+
    |             Instance            |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------+-----------------------+---------+----+------+------+-----+
    |grp_KA_Pipeline_loop_st_1_fu_76  |KA_Pipeline_loop_st_1  |        0|   0|  2135|  5754|    0|
    |control_s_axi_U                  |control_s_axi          |        0|   0|   183|   298|    0|
    |gmem_m_axi_U                     |gmem_m_axi             |       30|   0|  1415|  1585|    0|
    +---------------------------------+-----------------------+---------+----+------+------+-----+
    |Total                            |                       |       30|   0|  3733|  7637|    0|
    +---------------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_cur_n  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n      |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  10|           5|           7|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  331|         73|    1|         73|
    |ap_done        |    9|          2|    1|          2|
    |gmem_ARVALID   |    9|          2|    1|          2|
    |gmem_AWADDR    |   14|          3|   64|        192|
    |gmem_AWBURST   |    9|          2|    2|          4|
    |gmem_AWCACHE   |    9|          2|    4|          8|
    |gmem_AWID      |    9|          2|    1|          2|
    |gmem_AWLEN     |   14|          3|   32|         96|
    |gmem_AWLOCK    |    9|          2|    2|          4|
    |gmem_AWPROT    |    9|          2|    3|          6|
    |gmem_AWQOS     |    9|          2|    4|          8|
    |gmem_AWREGION  |    9|          2|    4|          8|
    |gmem_AWSIZE    |    9|          2|    3|          6|
    |gmem_AWUSER    |    9|          2|    1|          2|
    |gmem_AWVALID   |   14|          3|    1|          3|
    |gmem_BREADY    |   14|          3|    1|          3|
    |gmem_RREADY    |    9|          2|    1|          2|
    |gmem_WVALID    |    9|          2|    1|          2|
    |gmem_blk_n_AW  |    9|          2|    1|          2|
    |gmem_blk_n_B   |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  522|        115|  129|        427|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |A_read_reg_109                                |  64|   0|   64|          0|
    |ap_CS_fsm                                     |  72|   0|   72|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg                         |   1|   0|    1|          0|
    |ap_int_blocking_n_reg                         |   1|   0|    1|          0|
    |ap_rst_n_inv                                  |   1|   0|    1|          0|
    |ap_rst_reg_1                                  |   1|   0|    1|          0|
    |ap_rst_reg_2                                  |   1|   0|    1|          0|
    |ap_str_blocking_n_reg                         |   1|   0|    1|          0|
    |grp_KA_Pipeline_loop_st_1_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln43_reg_120                            |   6|   0|    6|          0|
    |trunc_ln_reg_114                              |  58|   0|   58|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 208|   0|  208|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|            KA|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|            KA|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|            KA|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|            KA|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|            KA|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|            KA|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|            KA|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|            KA|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|            KA|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|            KA|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|            KA|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|            KA|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

