Running: /home/qc/Builds/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/qc/School/2022-2023/Selected-Topics-On-Hardware-Security/Assignments/2/VHDLProject/tb_modaddn_mult5_isim_beh.exe -prj /home/qc/School/2022-2023/Selected-Topics-On-Hardware-Security/Assignments/2/VHDLProject/tb_modaddn_mult5_beh.prj work.tb_modaddn_mult5 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "/home/qc/School/2022-2023/Selected-Topics-On-Hardware-Security/Assignments/2/VHDLProject/addsubn.vhd" into library work
Parsing VHDL file "/home/qc/School/2022-2023/Selected-Topics-On-Hardware-Security/Assignments/2/VHDLProject/modaddsubn.vhd" into library work
Parsing VHDL file "/home/qc/School/2022-2023/Selected-Topics-On-Hardware-Security/Assignments/2/VHDLProject/modaddn_mult5.vhd" into library work
Parsing VHDL file "/home/qc/School/2022-2023/Selected-Topics-On-Hardware-Security/Assignments/2/VHDLProject/tb_modaddn_mult5.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84796 KB
Fuse CPU Usage: 910 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity addsubn [\addsubn(5)\]
Compiling architecture behavioral of entity modaddsubn [\modaddsubn(4)\]
Compiling architecture behavioral of entity modaddn_mult5 [\modaddn_mult5(4)\]
Compiling architecture behavioral of entity tb_modaddn_mult5
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable /home/qc/School/2022-2023/Selected-Topics-On-Hardware-Security/Assignments/2/VHDLProject/tb_modaddn_mult5_isim_beh.exe
Fuse Memory Usage: 2229388 KB
Fuse CPU Usage: 990 ms
GCC CPU Usage: 260 ms
