// Seed: 3689865977
`define pp_8 0
module module_0 (
    input tri1 id_0,
    input logic id_1,
    input id_2,
    output id_3,
    output id_4,
    output logic id_5,
    input logic id_6,
    output id_7
);
  assign id_4 = id_0[!1];
  logic id_8 = 1 ^ id_8;
  assign id_8 = 1 & 1 || id_6;
  always @({id_6, 1} & 1 or posedge id_0[1]);
  logic id_9;
endmodule
