# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../arb.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../arb.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../../arb.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../../arb.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"clk_div_tb_func_synth.v" \
"../../../../../../modules/clk_div.v" \
"../../../../../../modules/clk_div_tb.v" \

# Do not sort compile order
nosort
