Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 11 16:12:47 2024
| Host         : DESKTOP-HMGUPHI running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -12.806ns  (required time - arrival time)
  Source:                 y_com_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_red/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_pixel_cw_hdmi rise@835.017ns - clk_camera_cw_fast rise@835.000ns)
  Data Path Delay:        12.359ns  (logic 2.541ns (20.560%)  route 9.818ns (79.440%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT6=10)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.578ns = ( 832.439 - 835.017 ) 
    Source Clock Delay      (SCD):    -3.108ns = ( 831.892 - 835.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                    835.000   835.000 r  
    N15                                               0.000   835.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   835.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440   836.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584   837.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.612   830.413 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.800   831.212    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096   831.308 r  wizard_migcam/clkout3_buf/O
                         net (fo=732, unplaced)       0.584   831.892    clk_camera
                         FDRE                                         r  y_com_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456   832.348 r  y_com_reg[5]/Q
                         net (fo=5, unplaced)         0.993   833.341    camera_pixel_receiver/tmds_out_reg[7]_i_7_3
                         LUT6 (Prop_lut6_I0_O)        0.295   833.636 r  camera_pixel_receiver/tmds_out[7]_i_14/O
                         net (fo=1, unplaced)         0.000   833.636    camera_pixel_receiver/tmds_out[7]_i_14_n_2
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   834.186 f  camera_pixel_receiver/tmds_out_reg[7]_i_7/CO[3]
                         net (fo=21, unplaced)        0.979   835.165    mvm/tmds_out_reg[1][0]
                         LUT6 (Prop_lut6_I5_O)        0.124   835.289 r  mvm/tmds_out[3]_i_2/O
                         net (fo=19, unplaced)        0.961   836.250    camera_pixel_receiver/red[3]
                         LUT3 (Prop_lut3_I0_O)        0.124   836.374 f  camera_pixel_receiver/tmds_out[5]_i_2/O
                         net (fo=6, unplaced)         1.143   837.517    camera_pixel_receiver/tmds_out[5]_i_2_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124   837.641 r  camera_pixel_receiver/cnt[4]_i_48/O
                         net (fo=4, unplaced)         0.926   838.567    camera_pixel_receiver/cnt[4]_i_48_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124   838.691 r  camera_pixel_receiver/cnt[4]_i_44/O
                         net (fo=2, unplaced)         0.913   839.604    camera_pixel_receiver/cnt[4]_i_44_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124   839.728 r  camera_pixel_receiver/cnt[4]_i_33/O
                         net (fo=3, unplaced)         0.683   840.411    camera_pixel_receiver/cnt[4]_i_33_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124   840.535 r  camera_pixel_receiver/cnt[4]_i_16/O
                         net (fo=16, unplaced)        0.956   841.491    camera_pixel_receiver/mask_out_reg
                         LUT6 (Prop_lut6_I1_O)        0.124   841.615 f  camera_pixel_receiver/cnt[4]_i_38/O
                         net (fo=2, unplaced)         0.913   842.529    camera_pixel_receiver/cnt[4]_i_38_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124   842.653 r  camera_pixel_receiver/cnt[4]_i_21/O
                         net (fo=1, unplaced)         0.902   843.555    camera_pixel_receiver/cnt[4]_i_21_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124   843.679 f  camera_pixel_receiver/cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.449   844.128    camera_pixel_receiver/cnt[4]_i_6_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124   844.252 r  camera_pixel_receiver/cnt[4]_i_2/O
                         net (fo=1, unplaced)         0.000   844.252    tmds_red/D[3]
                         FDRE                                         r  tmds_red/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                    835.017   835.017 r  
    N15                                               0.000   835.017 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   835.017    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370   836.387 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   836.826    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.893   830.933 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   831.693    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091   831.784 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.439   832.223    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290   830.933 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   831.693    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.091   831.784 r  wizard_hdmi/clkout1_buf/O
                         net (fo=113, unplaced)       0.655   832.439    tmds_red/clk_pixel
                         FDRE                                         r  tmds_red/cnt_reg[4]/C
                         clock pessimism             -0.504   831.935    
                         clock uncertainty           -0.518   831.417    
                         FDRE (Setup_fdre_C_D)        0.029   831.446    tmds_red/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        831.446    
                         arrival time                        -844.251    
  -------------------------------------------------------------------
                         slack                                -12.806    




