<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/google/verible" target="_blank">verible</a></h3>
<pre class="test-passed">
description: logical equivalence operator test in simulation
rc: 0 (means success: 1)
tags: 11.4.7
incdirs: /tmpfs/src/github/sv-tests/tests/generated/logical_equivalence_operator_sim
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../../tests/generated/logical_equivalence_operator_sim/11.4.7--logical_equiv_operator_0.sv.html" target="file-frame">tests/generated/logical_equivalence_operator_sim/11.4.7--logical_equiv_operator_0.sv</a>
defines: 
time_elapsed: 0.010s
ram usage: 9256 KB
</pre>
<pre class="log">

verilog_syntax <a href="../../../../tests/generated/logical_equivalence_operator_sim/11.4.7--logical_equiv_operator_0.sv.html" target="file-frame">tests/generated/logical_equivalence_operator_sim/11.4.7--logical_equiv_operator_0.sv</a>
*******************************************************************************
verilog_syntax is the deprecated name for verible-verilog-syntax.
executing /home/kbuilder/miniconda/envs/sv-test-env/bin/verible-verilog-syntax instead
*******************************************************************************

</pre>
</body>