<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>C:/Users/93462/PdsProject/fpga-learn/rtl/PresentFpga.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/93462/PdsProject/fpga-learn/rtl/uart_loopback_top.v</data>
            <data>Verilog</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="6">
        <column_headers>
            <data>Cpu Time (s)</data>
            <data>Real Time (s)</data>
            <data>Peak Memory (B)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0.359375</data>
            <data>2</data>
            <data>102,440,960</data>
            <data>WINDOWS 10 x86_64</data>
            <data>12th Gen Intel(R) Core(TM) i9-12900H</data>
            <data>31</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/93462/PdsProject/fpga-learn/rtl/PresentFpga.v</data>
        </row>
        <row>
            <data message="4">Found Verilog include file C:/Users/93462/PdsProject/fpga-learn/rtl/p.v</data>
        </row>
        <row>
            <data message="4">Found Verilog include file C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v</data>
        </row>
        <row>
            <data message="4">Found Verilog include file C:/Users/93462/PdsProject/fpga-learn/rtl/p_layer.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_layer.v(line number: 1)] Analyzing module p_layer (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 3)] Analyzing module p_round (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2010: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 15)] Ignore initial statements except memory $readmemh/$readmemb initialization statements</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/93462/PdsProject/fpga-learn/rtl/p.v(line number: 3)] Analyzing module p (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/93462/PdsProject/fpga-learn/rtl/p.v(line number: 8)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="5">Verilog-2010: [C:/Users/93462/PdsProject/fpga-learn/rtl/p.v(line number: 15)] Ignore initial statements except memory $readmemh/$readmemb initialization statements</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/93462/PdsProject/fpga-learn/rtl/PresentFpga.v(line number: 2)] Analyzing module PresentFpga (library work)</data>
        </row>
        <row>
            <data message="4">[C:/Users/93462/PdsProject/fpga-learn/rtl/PresentFpga.v(line number: 5)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[C:/Users/93462/PdsProject/fpga-learn/rtl/PresentFpga.v(line number: 6)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[C:/Users/93462/PdsProject/fpga-learn/rtl/PresentFpga.v(line number: 9)] Convert attribute name from syn_keep to PAP_KEEP</data>
        </row>
        <row>
            <data message="5">Verilog-2010: [C:/Users/93462/PdsProject/fpga-learn/rtl/PresentFpga.v(line number: 11)] Ignore initial statements except memory $readmemh/$readmemb initialization statements</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/93462/PdsProject/fpga-learn/rtl/uart_loopback_top.v</data>
        </row>
        <row>
            <data message="4">Found Verilog include file C:/Users/93462/PdsProject/fpga-learn/rtl/uart_recv.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/93462/PdsProject/fpga-learn/rtl/uart_recv.v(line number: 1)] Analyzing module uart_recv (library work)</data>
        </row>
        <row>
            <data message="4">Found Verilog include file C:/Users/93462/PdsProject/fpga-learn/rtl/uart_loop.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/93462/PdsProject/fpga-learn/rtl/uart_loop.v(line number: 1)] Analyzing module uart_loop (library work)</data>
        </row>
        <row>
            <data message="4">Found Verilog include file C:/Users/93462/PdsProject/fpga-learn/rtl/uart_send.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/93462/PdsProject/fpga-learn/rtl/uart_send.v(line number: 1)] Analyzing module uart_send (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/93462/PdsProject/fpga-learn/rtl/uart_loopback_top.v(line number: 5)] Analyzing module uart_loopback_top (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;PresentFpga&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/93462/PdsProject/fpga-learn/rtl/PresentFpga.v(line number: 2)] Elaborating module PresentFpga</data>
        </row>
        <row>
            <data message="5">[C:/Users/93462/PdsProject/fpga-learn/rtl/PresentFpga.v(line number: 12)] Lvalue in procedural assign is not memory, ignore it.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/93462/PdsProject/fpga-learn/rtl/PresentFpga.v(line number: 32)] Elaborating instance u_p</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p.v(line number: 3)] Elaborating module p</data>
        </row>
        <row>
            <data message="5">[C:/Users/93462/PdsProject/fpga-learn/rtl/p.v(line number: 16)] Lvalue in procedural assign is not memory, ignore it.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/93462/PdsProject/fpga-learn/rtl/p.v(line number: 28)] Elaborating instance u_p_round</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 3)] Elaborating module p_round</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 34)] Elaborating instance u_pLayer</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_layer.v(line number: 1)] Elaborating module p_layer</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 13)] The net 'sbox[15]' in PresentFpga.u_p.u_p_round is un-driven.</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 13)] The net 'sbox[14]' in PresentFpga.u_p.u_p_round is un-driven.</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 13)] The net 'sbox[13]' in PresentFpga.u_p.u_p_round is un-driven.</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 13)] The net 'sbox[12]' in PresentFpga.u_p.u_p_round is un-driven.</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 13)] The net 'sbox[11]' in PresentFpga.u_p.u_p_round is un-driven.</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 13)] The net 'sbox[10]' in PresentFpga.u_p.u_p_round is un-driven.</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 13)] The net 'sbox[9]' in PresentFpga.u_p.u_p_round is un-driven.</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 13)] The net 'sbox[8]' in PresentFpga.u_p.u_p_round is un-driven.</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 13)] The net 'sbox[7]' in PresentFpga.u_p.u_p_round is un-driven.</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 13)] The net 'sbox[6]' in PresentFpga.u_p.u_p_round is un-driven.</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 13)] The net 'sbox[5]' in PresentFpga.u_p.u_p_round is un-driven.</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 13)] The net 'sbox[4]' in PresentFpga.u_p.u_p_round is un-driven.</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 13)] The net 'sbox[3]' in PresentFpga.u_p.u_p_round is un-driven.</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 13)] The net 'sbox[2]' in PresentFpga.u_p.u_p_round is un-driven.</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 13)] The net 'sbox[1]' in PresentFpga.u_p.u_p_round is un-driven.</data>
        </row>
        <row>
            <data message="5">Sdm-2003: [C:/Users/93462/PdsProject/fpga-learn/rtl/p_round.v(line number: 13)] The net 'sbox[0]' in PresentFpga.u_p.u_p_round is un-driven.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N134_0 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N134_1 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N134_2 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N134_3 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N134_4 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N134_5 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N134_6 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N134_7 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N135 (bmsREDOR).</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL22G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>PresentFpga</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>C:/Users/93462/PdsProject/fpga-learn/project	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>