Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  5 16:50:15 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dedicated_timing_summary_routed.rpt -pb dedicated_timing_summary_routed.pb -rpx dedicated_timing_summary_routed.rpx -warn_on_violation
| Design       : dedicated
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_counter_control_unit/FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.140        0.000                      0                   87        0.186        0.000                      0                   87        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.140        0.000                      0                   87        0.186        0.000                      0                   87        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 1.072ns (28.974%)  route 2.628ns (71.026%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.550     5.071    U_fnd_controller/U_clk_div/clk_IBUF_BUFG
    SLICE_X48Y24         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  U_fnd_controller/U_clk_div/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.983     6.474    U_fnd_controller/U_clk_div/r_counter[15]
    SLICE_X48Y21         LUT5 (Prop_lut5_I1_O)        0.327     6.801 f  U_fnd_controller/U_clk_div/r_counter[16]_i_3/O
                         net (fo=1, routed)           0.582     7.383    U_fnd_controller/U_clk_div/r_counter[16]_i_3_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.326     7.709 r  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.062     8.771    U_fnd_controller/U_clk_div/r_clk
    SLICE_X49Y24         FDCE                                         r  U_fnd_controller/U_clk_div/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.434    14.775    U_fnd_controller/U_clk_div/clk_IBUF_BUFG
    SLICE_X49Y24         FDCE                                         r  U_fnd_controller/U_clk_div/r_clk_reg/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X49Y24         FDCE (Setup_fdce_C_D)       -0.103    14.911    U_fnd_controller/U_clk_div/r_clk_reg
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 1.196ns (31.237%)  route 2.633ns (68.763%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.550     5.071    U_fnd_controller/U_clk_div/clk_IBUF_BUFG
    SLICE_X48Y24         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDCE (Prop_fdce_C_Q)         0.419     5.490 f  U_fnd_controller/U_clk_div/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.983     6.474    U_fnd_controller/U_clk_div/r_counter[15]
    SLICE_X48Y21         LUT5 (Prop_lut5_I1_O)        0.327     6.801 r  U_fnd_controller/U_clk_div/r_counter[16]_i_3/O
                         net (fo=1, routed)           0.582     7.383    U_fnd_controller/U_clk_div/r_counter[16]_i_3_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.326     7.709 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.067     8.776    U_fnd_controller/U_clk_div/r_clk
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.900 r  U_fnd_controller/U_clk_div/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.900    U_fnd_controller/U_clk_div/r_counter_0[14]
    SLICE_X48Y24         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.434    14.775    U_fnd_controller/U_clk_div/clk_IBUF_BUFG
    SLICE_X48Y24         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[14]/C
                         clock pessimism              0.296    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X48Y24         FDCE (Setup_fdce_C_D)        0.031    15.067    U_fnd_controller/U_clk_div/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 1.224ns (31.736%)  route 2.633ns (68.264%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.550     5.071    U_fnd_controller/U_clk_div/clk_IBUF_BUFG
    SLICE_X48Y24         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDCE (Prop_fdce_C_Q)         0.419     5.490 f  U_fnd_controller/U_clk_div/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.983     6.474    U_fnd_controller/U_clk_div/r_counter[15]
    SLICE_X48Y21         LUT5 (Prop_lut5_I1_O)        0.327     6.801 r  U_fnd_controller/U_clk_div/r_counter[16]_i_3/O
                         net (fo=1, routed)           0.582     7.383    U_fnd_controller/U_clk_div/r_counter[16]_i_3_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.326     7.709 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.067     8.776    U_fnd_controller/U_clk_div/r_clk
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.152     8.928 r  U_fnd_controller/U_clk_div/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.928    U_fnd_controller/U_clk_div/r_counter_0[16]
    SLICE_X48Y24         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.434    14.775    U_fnd_controller/U_clk_div/clk_IBUF_BUFG
    SLICE_X48Y24         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[16]/C
                         clock pessimism              0.296    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X48Y24         FDCE (Setup_fdce_C_D)        0.075    15.111    U_fnd_controller/U_clk_div/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 U_clk_div_count/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_count/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 2.150ns (56.993%)  route 1.622ns (43.007%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    U_clk_div_count/clk_IBUF_BUFG
    SLICE_X47Y19         FDCE                                         r  U_clk_div_count/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  U_clk_div_count/counter_reg[0]/Q
                         net (fo=4, routed)           0.822     6.354    U_clk_div_count/counter[0]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.949 r  U_clk_div_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.949    U_clk_div_count/counter0_carry_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.066 r  U_clk_div_count/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.066    U_clk_div_count/counter0_carry__0_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  U_clk_div_count/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.183    U_clk_div_count/counter0_carry__1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.300 r  U_clk_div_count/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.300    U_clk_div_count/counter0_carry__2_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.417 r  U_clk_div_count/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.417    U_clk_div_count/counter0_carry__3_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.534 r  U_clk_div_count/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.534    U_clk_div_count/counter0_carry__4_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.753 r  U_clk_div_count/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.801     8.554    U_clk_div_count/data0[25]
    SLICE_X47Y21         LUT4 (Prop_lut4_I3_O)        0.295     8.849 r  U_clk_div_count/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     8.849    U_clk_div_count/counter_0[25]
    SLICE_X47Y21         FDCE                                         r  U_clk_div_count/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.436    14.777    U_clk_div_count/clk_IBUF_BUFG
    SLICE_X47Y21         FDCE                                         r  U_clk_div_count/counter_reg[25]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X47Y21         FDCE (Setup_fdce_C_D)        0.031    15.047    U_clk_div_count/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 U_clk_div_count/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_count/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.966ns (26.118%)  route 2.733ns (73.882%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.556     5.077    U_clk_div_count/clk_IBUF_BUFG
    SLICE_X47Y18         FDCE                                         r  U_clk_div_count/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDCE (Prop_fdce_C_Q)         0.419     5.496 r  U_clk_div_count/counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.366    U_clk_div_count/counter[12]
    SLICE_X47Y18         LUT4 (Prop_lut4_I2_O)        0.299     6.665 r  U_clk_div_count/counter[26]_i_5/O
                         net (fo=2, routed)           0.654     7.320    U_clk_div_count/counter[26]_i_5_n_0
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.444 r  U_clk_div_count/counter[26]_i_3/O
                         net (fo=26, routed)          1.208     8.652    U_clk_div_count/counter[26]_i_3_n_0
    SLICE_X47Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.776 r  U_clk_div_count/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.776    U_clk_div_count/counter_0[17]
    SLICE_X47Y20         FDCE                                         r  U_clk_div_count/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.437    14.778    U_clk_div_count/clk_IBUF_BUFG
    SLICE_X47Y20         FDCE                                         r  U_clk_div_count/counter_reg[17]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X47Y20         FDCE (Setup_fdce_C_D)        0.031    15.048    U_clk_div_count/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.281ns  (required time - arrival time)
  Source:                 U_clk_div_count/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_count/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.857ns (22.974%)  route 2.873ns (77.026%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.558     5.079    U_clk_div_count/clk_IBUF_BUFG
    SLICE_X45Y17         FDCE                                         r  U_clk_div_count/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  U_clk_div_count/counter_reg[1]/Q
                         net (fo=2, routed)           0.858     6.393    U_clk_div_count/counter[1]
    SLICE_X45Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.517 r  U_clk_div_count/tick_i_3/O
                         net (fo=2, routed)           0.923     7.440    U_clk_div_count/tick_i_3_n_0
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.564 r  U_clk_div_count/counter[26]_i_2/O
                         net (fo=26, routed)          1.093     8.657    U_clk_div_count/counter[26]_i_2_n_0
    SLICE_X47Y21         LUT4 (Prop_lut4_I0_O)        0.153     8.810 r  U_clk_div_count/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     8.810    U_clk_div_count/counter_0[26]
    SLICE_X47Y21         FDCE                                         r  U_clk_div_count/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.436    14.777    U_clk_div_count/clk_IBUF_BUFG
    SLICE_X47Y21         FDCE                                         r  U_clk_div_count/counter_reg[26]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X47Y21         FDCE (Setup_fdce_C_D)        0.075    15.091    U_clk_div_count/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  6.281    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 U_clk_div_count/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_count/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.994ns (26.674%)  route 2.733ns (73.326%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.556     5.077    U_clk_div_count/clk_IBUF_BUFG
    SLICE_X47Y18         FDCE                                         r  U_clk_div_count/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDCE (Prop_fdce_C_Q)         0.419     5.496 r  U_clk_div_count/counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.366    U_clk_div_count/counter[12]
    SLICE_X47Y18         LUT4 (Prop_lut4_I2_O)        0.299     6.665 r  U_clk_div_count/counter[26]_i_5/O
                         net (fo=2, routed)           0.654     7.320    U_clk_div_count/counter[26]_i_5_n_0
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.444 r  U_clk_div_count/counter[26]_i_3/O
                         net (fo=26, routed)          1.208     8.652    U_clk_div_count/counter[26]_i_3_n_0
    SLICE_X47Y20         LUT4 (Prop_lut4_I1_O)        0.152     8.804 r  U_clk_div_count/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     8.804    U_clk_div_count/counter_0[19]
    SLICE_X47Y20         FDCE                                         r  U_clk_div_count/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.437    14.778    U_clk_div_count/clk_IBUF_BUFG
    SLICE_X47Y20         FDCE                                         r  U_clk_div_count/counter_reg[19]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X47Y20         FDCE (Setup_fdce_C_D)        0.075    15.092    U_clk_div_count/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 U_clk_div_count/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_count/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.828ns (22.613%)  route 2.834ns (77.387%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.558     5.079    U_clk_div_count/clk_IBUF_BUFG
    SLICE_X45Y17         FDCE                                         r  U_clk_div_count/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  U_clk_div_count/counter_reg[1]/Q
                         net (fo=2, routed)           0.858     6.393    U_clk_div_count/counter[1]
    SLICE_X45Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.517 r  U_clk_div_count/tick_i_3/O
                         net (fo=2, routed)           0.923     7.440    U_clk_div_count/tick_i_3_n_0
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.564 r  U_clk_div_count/counter[26]_i_2/O
                         net (fo=26, routed)          1.053     8.617    U_clk_div_count/counter[26]_i_2_n_0
    SLICE_X47Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.741 r  U_clk_div_count/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.741    U_clk_div_count/counter_0[18]
    SLICE_X47Y20         FDCE                                         r  U_clk_div_count/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.437    14.778    U_clk_div_count/clk_IBUF_BUFG
    SLICE_X47Y20         FDCE                                         r  U_clk_div_count/counter_reg[18]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X47Y20         FDCE (Setup_fdce_C_D)        0.031    15.048    U_clk_div_count/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.741    
  -------------------------------------------------------------------
                         slack                                  6.307    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 U_clk_div_count/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_count/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.966ns (26.437%)  route 2.688ns (73.563%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.556     5.077    U_clk_div_count/clk_IBUF_BUFG
    SLICE_X47Y18         FDCE                                         r  U_clk_div_count/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDCE (Prop_fdce_C_Q)         0.419     5.496 r  U_clk_div_count/counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.366    U_clk_div_count/counter[12]
    SLICE_X47Y18         LUT4 (Prop_lut4_I2_O)        0.299     6.665 r  U_clk_div_count/counter[26]_i_5/O
                         net (fo=2, routed)           0.654     7.320    U_clk_div_count/counter[26]_i_5_n_0
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.444 r  U_clk_div_count/counter[26]_i_3/O
                         net (fo=26, routed)          1.163     8.607    U_clk_div_count/counter[26]_i_3_n_0
    SLICE_X47Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.731 r  U_clk_div_count/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.731    U_clk_div_count/counter_0[14]
    SLICE_X47Y20         FDCE                                         r  U_clk_div_count/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.437    14.778    U_clk_div_count/clk_IBUF_BUFG
    SLICE_X47Y20         FDCE                                         r  U_clk_div_count/counter_reg[14]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X47Y20         FDCE (Setup_fdce_C_D)        0.029    15.046    U_clk_div_count/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.879ns (51.500%)  route 1.770ns (48.500%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.556     5.077    U_fnd_controller/U_clk_div/clk_IBUF_BUFG
    SLICE_X48Y21         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  U_fnd_controller/U_clk_div/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.859     6.392    U_fnd_controller/U_clk_div/r_counter[2]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.066 r  U_fnd_controller/U_clk_div/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.066    U_fnd_controller/U_clk_div/r_counter0_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  U_fnd_controller/U_clk_div/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    U_fnd_controller/U_clk_div/r_counter0_carry__0_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  U_fnd_controller/U_clk_div/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.294    U_fnd_controller/U_clk_div/r_counter0_carry__1_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.516 r  U_fnd_controller/U_clk_div/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.911     8.427    U_fnd_controller/U_clk_div/r_counter0_carry__2_n_7
    SLICE_X48Y24         LUT2 (Prop_lut2_I1_O)        0.299     8.726 r  U_fnd_controller/U_clk_div/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.726    U_fnd_controller/U_clk_div/r_counter_0[13]
    SLICE_X48Y24         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.434    14.775    U_fnd_controller/U_clk_div/clk_IBUF_BUFG
    SLICE_X48Y24         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[13]/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X48Y24         FDCE (Setup_fdce_C_D)        0.029    15.043    U_fnd_controller/U_clk_div/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  6.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_counter_control_unit/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_control_unit/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.190ns (63.551%)  route 0.109ns (36.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.556     1.439    U_counter_control_unit/clk_IBUF_BUFG
    SLICE_X45Y19         FDPE                                         r  U_counter_control_unit/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.580 r  U_counter_control_unit/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=2, routed)           0.109     1.689    U_counter_control_unit/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.049     1.738 r  U_counter_control_unit/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=17, routed)          0.000     1.738    U_counter_control_unit/D[0]
    SLICE_X44Y19         FDCE                                         r  U_counter_control_unit/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.824     1.951    U_counter_control_unit/clk_IBUF_BUFG
    SLICE_X44Y19         FDCE                                         r  U_counter_control_unit/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X44Y19         FDCE (Hold_fdce_C_D)         0.100     1.552    U_counter_control_unit/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_counter_control_unit/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_control_unit/FSM_onehot_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.967%)  route 0.147ns (51.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.556     1.439    U_counter_control_unit/clk_IBUF_BUFG
    SLICE_X44Y19         FDCE                                         r  U_counter_control_unit/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_counter_control_unit/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=10, routed)          0.147     1.727    U_counter_control_unit/D[1]
    SLICE_X44Y19         FDCE                                         r  U_counter_control_unit/FSM_onehot_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.824     1.951    U_counter_control_unit/clk_IBUF_BUFG
    SLICE_X44Y19         FDCE                                         r  U_counter_control_unit/FSM_onehot_state_reg_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X44Y19         FDCE (Hold_fdce_C_D)         0.070     1.509    U_counter_control_unit/FSM_onehot_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_counter_datapath/U_register_2/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_datapath/U_register_2/q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.554     1.437    U_counter_datapath/U_register_2/clk_IBUF_BUFG
    SLICE_X41Y20         FDCE                                         r  U_counter_datapath/U_register_2/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U_counter_datapath/U_register_2/q_reg_reg[6]/Q
                         net (fo=5, routed)           0.168     1.746    U_counter_datapath/U_register_2/q_reg_reg[6]
    SLICE_X41Y20         LUT4 (Prop_lut4_I1_O)        0.042     1.788 r  U_counter_datapath/U_register_2/q_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.788    U_counter_datapath/U_register_2/d_in[7]
    SLICE_X41Y20         FDCE                                         r  U_counter_datapath/U_register_2/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.822     1.949    U_counter_datapath/U_register_2/clk_IBUF_BUFG
    SLICE_X41Y20         FDCE                                         r  U_counter_datapath/U_register_2/q_reg_reg[7]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X41Y20         FDCE (Hold_fdce_C_D)         0.107     1.544    U_counter_datapath/U_register_2/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_counter_datapath/U_register_2/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_datapath/U_register_2/q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.554     1.437    U_counter_datapath/U_register_2/clk_IBUF_BUFG
    SLICE_X41Y20         FDCE                                         r  U_counter_datapath/U_register_2/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U_counter_datapath/U_register_2/q_reg_reg[6]/Q
                         net (fo=5, routed)           0.168     1.746    U_counter_datapath/U_register_2/q_reg_reg[6]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.045     1.791 r  U_counter_datapath/U_register_2/q_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.791    U_counter_datapath/U_register_2/d_in[6]
    SLICE_X41Y20         FDCE                                         r  U_counter_datapath/U_register_2/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.822     1.949    U_counter_datapath/U_register_2/clk_IBUF_BUFG
    SLICE_X41Y20         FDCE                                         r  U_counter_datapath/U_register_2/q_reg_reg[6]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X41Y20         FDCE (Hold_fdce_C_D)         0.091     1.528    U_counter_datapath/U_register_2/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_counter_datapath/U_register_2/q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_datapath/U_register_2/q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.555     1.438    U_counter_datapath/U_register_2/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  U_counter_datapath/U_register_2/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  U_counter_datapath/U_register_2/q_reg_reg[2]/Q
                         net (fo=8, routed)           0.199     1.801    U_counter_datapath/U_register_2/q_reg_reg[2]
    SLICE_X42Y19         LUT5 (Prop_lut5_I1_O)        0.043     1.844 r  U_counter_datapath/U_register_2/q_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.844    U_counter_datapath/U_register_2/d_in[3]
    SLICE_X42Y19         FDCE                                         r  U_counter_datapath/U_register_2/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.823     1.950    U_counter_datapath/U_register_2/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  U_counter_datapath/U_register_2/q_reg_reg[3]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X42Y19         FDCE (Hold_fdce_C_D)         0.131     1.569    U_counter_datapath/U_register_2/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 U_counter_datapath/U_register_2/q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_datapath/U_register_2/q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.014%)  route 0.201ns (48.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.555     1.438    U_counter_datapath/U_register_2/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  U_counter_datapath/U_register_2/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  U_counter_datapath/U_register_2/q_reg_reg[2]/Q
                         net (fo=8, routed)           0.201     1.803    U_counter_datapath/U_register_2/q_reg_reg[2]
    SLICE_X44Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.848 r  U_counter_datapath/U_register_2/q_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.848    U_counter_datapath/U_register_2/d_in[4]
    SLICE_X44Y20         FDCE                                         r  U_counter_datapath/U_register_2/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.823     1.950    U_counter_datapath/U_register_2/clk_IBUF_BUFG
    SLICE_X44Y20         FDCE                                         r  U_counter_datapath/U_register_2/q_reg_reg[4]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X44Y20         FDCE (Hold_fdce_C_D)         0.092     1.564    U_counter_datapath/U_register_2/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U_counter_datapath/U_register_2/q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_datapath/U_register_2/q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.555     1.438    U_counter_datapath/U_register_2/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  U_counter_datapath/U_register_2/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  U_counter_datapath/U_register_2/q_reg_reg[2]/Q
                         net (fo=8, routed)           0.199     1.801    U_counter_datapath/U_register_2/q_reg_reg[2]
    SLICE_X42Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.846 r  U_counter_datapath/U_register_2/q_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.846    U_counter_datapath/U_register_2/d_in[2]
    SLICE_X42Y19         FDCE                                         r  U_counter_datapath/U_register_2/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.823     1.950    U_counter_datapath/U_register_2/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  U_counter_datapath/U_register_2/q_reg_reg[2]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X42Y19         FDCE (Hold_fdce_C_D)         0.120     1.558    U_counter_datapath/U_register_2/q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 U_clk_div_count/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_count/tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.181%)  route 0.217ns (53.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.554     1.437    U_clk_div_count/clk_IBUF_BUFG
    SLICE_X47Y21         FDCE                                         r  U_clk_div_count/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  U_clk_div_count/counter_reg[25]/Q
                         net (fo=3, routed)           0.217     1.795    U_clk_div_count/counter[25]
    SLICE_X47Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.840 r  U_clk_div_count/tick_i_1/O
                         net (fo=1, routed)           0.000     1.840    U_clk_div_count/tick
    SLICE_X47Y19         FDCE                                         r  U_clk_div_count/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.824     1.951    U_clk_div_count/clk_IBUF_BUFG
    SLICE_X47Y19         FDCE                                         r  U_clk_div_count/tick_reg/C
                         clock pessimism             -0.498     1.453    
    SLICE_X47Y19         FDCE (Hold_fdce_C_D)         0.092     1.545    U_clk_div_count/tick_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 U_counter_control_unit/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_control_unit/FSM_onehot_state_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.220%)  route 0.172ns (42.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.556     1.439    U_counter_control_unit/clk_IBUF_BUFG
    SLICE_X44Y19         FDCE                                         r  U_counter_control_unit/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDCE (Prop_fdce_C_Q)         0.128     1.567 r  U_counter_control_unit/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=2, routed)           0.172     1.739    U_counter_control_unit/FSM_onehot_state_reg_reg_n_0_[4]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.102     1.841 r  U_counter_control_unit/FSM_onehot_state_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.841    U_counter_control_unit/FSM_onehot_state_reg[4]_i_2_n_0
    SLICE_X44Y19         FDCE                                         r  U_counter_control_unit/FSM_onehot_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.824     1.951    U_counter_control_unit/clk_IBUF_BUFG
    SLICE_X44Y19         FDCE                                         r  U_counter_control_unit/FSM_onehot_state_reg_reg[4]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X44Y19         FDCE (Hold_fdce_C_D)         0.107     1.546    U_counter_control_unit/FSM_onehot_state_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 U_counter_datapath/U_register_2/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_datapath/U_register/q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.290ns (70.054%)  route 0.124ns (29.946%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.554     1.437    U_counter_datapath/U_register_2/clk_IBUF_BUFG
    SLICE_X41Y20         FDCE                                         r  U_counter_datapath/U_register_2/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  U_counter_datapath/U_register_2/q_reg_reg[7]/Q
                         net (fo=3, routed)           0.124     1.689    U_counter_datapath/U_register_2/q_reg_reg[7]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.099     1.788 r  U_counter_datapath/U_register_2/y0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.788    U_counter_datapath/U_mux_2x1/q_reg_reg[7]_0[3]
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.851 r  U_counter_datapath/U_mux_2x1/y0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.851    U_counter_datapath/U_register/q_reg_reg[7]_0[7]
    SLICE_X43Y20         FDCE                                         r  U_counter_datapath/U_register/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.822     1.949    U_counter_datapath/U_register/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  U_counter_datapath/U_register/q_reg_reg[7]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X43Y20         FDCE (Hold_fdce_C_D)         0.105     1.556    U_counter_datapath/U_register/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y19   U_clk_div_count/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y18   U_clk_div_count/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y18   U_clk_div_count/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y18   U_clk_div_count/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y19   U_clk_div_count/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y20   U_clk_div_count/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y19   U_clk_div_count/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y20   U_clk_div_count/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y20   U_clk_div_count/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y18   U_clk_div_count/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y18   U_clk_div_count/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y18   U_clk_div_count/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y20   U_clk_div_count/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y20   U_clk_div_count/counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y20   U_clk_div_count/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y20   U_clk_div_count/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y18   U_clk_div_count/counter_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y19   U_counter_datapath/U_register/q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y19   U_counter_datapath/U_register/q_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y17   U_clk_div_count/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y17   U_clk_div_count/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y17   U_clk_div_count/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y17   U_clk_div_count/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y17   U_clk_div_count/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y17   U_clk_div_count/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y17   U_clk_div_count/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y24   U_fnd_controller/U_clk_div/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   U_fnd_controller/U_clk_div/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   U_fnd_controller/U_clk_div/r_counter_reg[14]/C



