{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490366314181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490366314182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 23:38:34 2017 " "Processing started: Fri Mar 24 23:38:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490366314182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490366314182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off D05_uart_apb -c D05_uart_apb " "Command: quartus_map --read_settings_files=on --write_settings_files=off D05_uart_apb -c D05_uart_apb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490366314182 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1490366314371 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_tx.v(37) " "Verilog HDL warning at sg_uart_tx.v(37): extended using \"x\" or \"z\"" {  } { { "rtl_sim/model/sg_uart_tx.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/sg_uart_tx.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1490366321745 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_tx.v(41) " "Verilog HDL warning at sg_uart_tx.v(41): extended using \"x\" or \"z\"" {  } { { "rtl_sim/model/sg_uart_tx.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/sg_uart_tx.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1490366321746 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_tx.v(45) " "Verilog HDL warning at sg_uart_tx.v(45): extended using \"x\" or \"z\"" {  } { { "rtl_sim/model/sg_uart_tx.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/sg_uart_tx.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1490366321746 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_tx.v(49) " "Verilog HDL warning at sg_uart_tx.v(49): extended using \"x\" or \"z\"" {  } { { "rtl_sim/model/sg_uart_tx.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/sg_uart_tx.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1490366321746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_sim/model/sg_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_sim/model/sg_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_uart_tx " "Found entity 1: sg_uart_tx" {  } { { "rtl_sim/model/sg_uart_tx.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/sg_uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490366321747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490366321747 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx_check.v(45) " "Verilog HDL warning at sg_uart_rx_check.v(45): extended using \"x\" or \"z\"" {  } { { "rtl_sim/model/sg_uart_rx_check.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/sg_uart_rx_check.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1490366321747 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx_check.v(49) " "Verilog HDL warning at sg_uart_rx_check.v(49): extended using \"x\" or \"z\"" {  } { { "rtl_sim/model/sg_uart_rx_check.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/sg_uart_rx_check.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1490366321747 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx_check.v(53) " "Verilog HDL warning at sg_uart_rx_check.v(53): extended using \"x\" or \"z\"" {  } { { "rtl_sim/model/sg_uart_rx_check.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/sg_uart_rx_check.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1490366321747 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx_check.v(68) " "Verilog HDL warning at sg_uart_rx_check.v(68): extended using \"x\" or \"z\"" {  } { { "rtl_sim/model/sg_uart_rx_check.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/sg_uart_rx_check.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1490366321748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_sim/model/sg_uart_rx_check.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_sim/model/sg_uart_rx_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_uart_rx_check " "Found entity 1: sg_uart_rx_check" {  } { { "rtl_sim/model/sg_uart_rx_check.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/sg_uart_rx_check.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490366321748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490366321748 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx.v(45) " "Verilog HDL warning at sg_uart_rx.v(45): extended using \"x\" or \"z\"" {  } { { "rtl_sim/model/sg_uart_rx.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/sg_uart_rx.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1490366321748 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx.v(49) " "Verilog HDL warning at sg_uart_rx.v(49): extended using \"x\" or \"z\"" {  } { { "rtl_sim/model/sg_uart_rx.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/sg_uart_rx.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1490366321748 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx.v(53) " "Verilog HDL warning at sg_uart_rx.v(53): extended using \"x\" or \"z\"" {  } { { "rtl_sim/model/sg_uart_rx.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/sg_uart_rx.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1490366321748 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx.v(58) " "Verilog HDL warning at sg_uart_rx.v(58): extended using \"x\" or \"z\"" {  } { { "rtl_sim/model/sg_uart_rx.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/sg_uart_rx.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1490366321748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_sim/model/sg_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_sim/model/sg_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_uart_rx " "Found entity 1: sg_uart_rx" {  } { { "rtl_sim/model/sg_uart_rx.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/sg_uart_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490366321748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490366321748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_sim/model/cmsdk_clkreset.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_sim/model/cmsdk_clkreset.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_clkreset " "Found entity 1: cmsdk_clkreset" {  } { { "rtl_sim/model/cmsdk_clkreset.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/rtl_sim/model/cmsdk_clkreset.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490366321749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490366321749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_sim/tb/tb_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_sim/tb/tb_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_uart_tx " "Found entity 1: tb_uart_tx" {  } { { "rtl_sim/tb/tb_uart_tx.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/rtl_sim/tb/tb_uart_tx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490366321749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490366321749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_sim/tb/tb_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_sim/tb/tb_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_uart_rx " "Found entity 1: tb_uart_rx" {  } { { "rtl_sim/tb/tb_uart_rx.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/rtl_sim/tb/tb_uart_rx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490366321750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490366321750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/cmsdk_apb_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/cmsdk_apb_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_uart " "Found entity 1: cmsdk_apb_uart" {  } { { "verilog/cmsdk_apb_uart.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/verilog/cmsdk_apb_uart.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490366321750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490366321750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D05_uart_apb.v 1 1 " "Found 1 design units, including 1 entities, in source file D05_uart_apb.v" { { "Info" "ISGN_ENTITY_NAME" "1 D05_uart_apb " "Found entity 1: D05_uart_apb" {  } { { "D05_uart_apb.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/D05_uart_apb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490366321750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490366321750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "D05_uart_apb " "Elaborating entity \"D05_uart_apb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490366321788 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "B D05_uart_apb.v(6) " "Verilog HDL warning at D05_uart_apb.v(6): assignments to B create a combinational loop" {  } { { "D05_uart_apb.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/D05_uart_apb.v" 6 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1490366321789 "|D05_uart_apb"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1490366322013 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1490366322155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490366322155 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A " "No output dependent on input pin \"A\"" {  } { { "D05_uart_apb.v" "" { Text "/home/kjlee/study/soc/D05_uart_apb/D05_uart_apb.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490366322207 "|D05_uart_apb|A"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1490366322207 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1490366322208 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1490366322208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1490366322208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1490366322208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1230 " "Peak virtual memory: 1230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490366322212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 23:38:42 2017 " "Processing ended: Fri Mar 24 23:38:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490366322212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490366322212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490366322212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490366322212 ""}
