module half_subs_tb;
reg A,B;
wire differ,borrow;
half_substractor u1(A,B,differ,borrow);
initial
begin
$monitor("A=%0b,B=%0b,differ=%0b,borrow=%0b",A,B,differ,borrow);
A=0;B=0;#10;
A=0;B=1;#10;
A=1;B=0;#10;
A=1;B=1;#10;
end
endmodule
