#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jul  8 15:27:05 2023
# Process ID: 12625
# Current directory: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1
# Command line: vivado -log design_1_myproject_axi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myproject_axi_0_0.tcl
# Log file: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.vds
# Journal file: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_myproject_axi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_myproject_axi_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12805 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1840.094 ; gain = 203.719 ; free physical = 28280 ; free virtual = 49323
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myproject_axi_0_0' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/synth/design_1_myproject_axi_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'Loop_1_proc351' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Loop_1_proc351.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Loop_1_proc351.v:70]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_fpext_32ns_64_3_1' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi_fpext_32ns_64_3_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_ap_fpext_1_no_dsp_32' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/ip/myproject_axi_ap_fpext_1_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/ip/myproject_axi_ap_fpext_1_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_ap_fpext_1_no_dsp_32' (11#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/ip/myproject_axi_ap_fpext_1_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_fpext_32ns_64_3_1' (12#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi_fpext_32ns_64_3_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_ashr_54ns_32ns_54_2_1' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi_ashr_54ns_32ns_54_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 54 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
	Parameter OP bound to: 2 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_ashr_54ns_32ns_54_2_1' (13#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi_ashr_54ns_32ns_54_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (14#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (15#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (16#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (16#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (16#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (16#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Loop_1_proc351.v:553]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Loop_1_proc351.v:567]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Loop_1_proc351.v:569]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Loop_1_proc351.v:571]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Loop_1_proc351.v:573]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Loop_1_proc351.v:575]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Loop_1_proc351.v:577]
INFO: [Synth 8-6155] done synthesizing module 'Loop_1_proc351' (17#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Loop_1_proc351.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state10 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:164]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core' (18#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb' (19#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb.v:49]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:3620]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:3622]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s' (20#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:269]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1897]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1899]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1901]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1903]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1907]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1909]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1911]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1913]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1915]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1917]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1921]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1923]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1925]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1929]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1931]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1933]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1935]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1947]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1949]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1953]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1955]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:1959]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:2091]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:2093]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:2095]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:2097]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:2099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:2101]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:2103]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:2105]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:2107]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:2109]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:2111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:2113]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:2115]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:2117]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:2119]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:2121]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s' (21#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:270]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi.v:49]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi.v:8]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core' (22#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi' (23#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi.v:49]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_42_12_1_1' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi_mux_42_12_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_42_12_1_1' (24#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi_mux_42_12_1_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2947]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2949]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2953]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2955]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2959]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2961]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2963]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2965]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2967]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2969]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2971]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2973]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2975]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2981]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2983]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2985]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2987]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2989]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2993]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2995]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2997]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2999]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3001]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3003]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3005]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3007]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3009]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3011]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3013]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3015]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3017]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3019]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3021]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' (25#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state13 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:185]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core' (26#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy' (27#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy.v:49]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s' (28#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.v:101]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s' (29#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:102]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn.v:49]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn_core' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn.v:8]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn_core' (30#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn' (31#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn.v:49]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s' (32#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state11 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.v:290]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' (33#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s' (34#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.v:330]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' (35#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s' (36#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.v:197]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 5'b00010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 5'b01000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.v:236]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo.v:52]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo_rom' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo_rom.dat' is read successfully [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo.v:24]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo_rom' (37#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo' (38#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo.v:52]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo_rom' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo_rom.dat' is read successfully [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo.v:21]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo_rom' (39#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo' (40#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo.v:39]
INFO: [Synth 8-6157] synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_104_18_1_0' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi_mux_104_18_1_0.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_104_18_1_0' (41#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi_mux_104_18_1_0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' (42#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_17ns_18s_26_2_1' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi_mul_17ns_18s_26_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_17ns_18s_26_2_1_MulnS_0' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi_mul_17ns_18s_26_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_17ns_18s_26_2_1_MulnS_0' (43#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi_mul_17ns_18s_26_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_17ns_18s_26_2_1' (44#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi_mul_17ns_18s_26_2_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (45#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (46#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d576_A' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d576_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d576_A' (47#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d576_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w4_d576_A' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w4_d576_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w4_d576_A' (48#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w4_d576_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d144_A' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d144_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 144 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d144_A' (49#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d144_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d64_A' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d64_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d64_A_shiftReg' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d64_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d64_A_shiftReg' (50#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d64_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d64_A' (51#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d64_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w4_d64_A' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w4_d64_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'fifo_w4_d64_A_shiftReg' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w4_d64_A.v:8]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w4_d64_A_shiftReg' (52#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w4_d64_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w4_d64_A' (53#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w4_d64_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d16_A' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d16_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d16_A_shiftReg' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d16_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d16_A_shiftReg' (54#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d16_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d16_A' (55#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d16_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A_shiftReg' (56#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A' (57#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0_shiftReg' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0_shiftReg' (58#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0' (59#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_shiftReg' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_shiftReg' (60#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0' (61#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_shiftReg' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_shiftReg' (62#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0' (63#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0_shiftReg' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0_shiftReg' (64#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0' (65#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo_shiftReg' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo_shiftReg' (66#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo' (67#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0_shiftReg' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0_shiftReg' (68#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0' (69#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0_shiftReg' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0_shiftReg' (70#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0' (71#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0_shiftReg' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0_shiftReg' (72#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0' (73#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (74#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_myproject_axi_exit35_proc' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Block_myproject_axi_exit35_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Block_myproject_axi_exit35_proc.v:165]
INFO: [Synth 8-6155] done synthesizing module 'Block_myproject_axi_exit35_proc' (75#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Block_myproject_axi_exit35_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_2_proc' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Loop_2_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state10 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state11 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Loop_2_proc.v:76]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_104_16_1_1' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi_mux_104_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_104_16_1_1' (76#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi_mux_104_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_lshr_32ns_32ns_32_2_1' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi_lshr_32ns_32ns_32_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_lshr_32ns_32ns_32_2_1' (77#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi_lshr_32ns_32ns_32_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_shl_64ns_32ns_64_2_1' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi_shl_64ns_32ns_64_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_shl_64ns_32ns_64_2_1' (78#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi_shl_64ns_32ns_64_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Loop_2_proc' (79#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Loop_2_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d784_A' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d784_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d784_A' (80#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d784_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d2_A' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w1_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d2_A_shiftReg' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w1_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A_shiftReg' (81#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w1_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A' (82#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w1_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A_x' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d1_A_x.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A_x_shiftReg' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d1_A_x.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A_x_shiftReg' (83#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d1_A_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A_x' (84#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d1_A_x.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (85#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (86#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_myproject_U0' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_myproject_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_myproject_U0_shiftReg' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_myproject_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_myproject_U0_shiftReg' (87#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_myproject_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_myproject_U0' (88#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_myproject_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_myproject_axi_exit35_proc_U0' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_Block_myproject_axi_exit35_proc_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_myproject_axi_exit35_proc_U0_shiftReg' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_Block_myproject_axi_exit35_proc_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_myproject_axi_exit35_proc_U0_shiftReg' (89#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_Block_myproject_axi_exit35_proc_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_myproject_axi_exit35_proc_U0' (90#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/start_for_Block_myproject_axi_exit35_proc_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi' (91#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myproject_axi_0_0' (92#1) [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/synth/design_1_myproject_axi_0_0.v:58]
WARNING: [Synth 8-3331] design fifo_w16_d1_A_x_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[63]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[62]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[61]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[60]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[59]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[58]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[57]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[56]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[55]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[54]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[53]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[52]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[51]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[50]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[49]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[48]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[47]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[46]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[45]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[44]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[43]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[42]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[41]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[40]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[39]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[38]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[37]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[36]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[35]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[34]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[33]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[32]
WARNING: [Synth 8-3331] design fifo_w16_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design myproject_axi_mul_17ns_18s_26_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s has unconnected port ap_rst
WARNING: [Synth 8-3331] design softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo has unconnected port reset
WARNING: [Synth 8-3331] design softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo has unconnected port reset
WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s has unconnected port ap_rst
WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s has unconnected port ap_rst
WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn has unconnected port ce0
WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy has unconnected port reset
WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy has unconnected port ce0
WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi has unconnected port ce0
WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb has unconnected port reset
WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb has unconnected port ce0
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[53]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[52]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[51]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[50]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[49]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[48]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[47]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[46]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[45]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[44]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[43]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[42]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[41]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[40]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[39]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[38]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[37]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[36]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[35]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[34]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[33]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[32]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2144.828 ; gain = 508.453 ; free physical = 27870 ; free virtual = 48920
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2150.766 ; gain = 514.391 ; free physical = 27947 ; free virtual = 48997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2150.766 ; gain = 514.391 ; free physical = 27947 ; free virtual = 48997
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2150.766 ; gain = 0.000 ; free physical = 27665 ; free virtual = 48719
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2377.547 ; gain = 0.000 ; free physical = 27317 ; free virtual = 48372
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2409.359 ; gain = 31.812 ; free physical = 27301 ; free virtual = 48355
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 2409.359 ; gain = 772.984 ; free physical = 27966 ; free virtual = 49020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 2409.359 ; gain = 772.984 ; free physical = 27966 ; free virtual = 49020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 2409.359 ; gain = 772.984 ; free physical = 27965 ; free virtual = 49020
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'ashr_ln586_reg_526_reg' and it is trimmed from '54' to '16' bits. [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Loop_1_proc351.v:303]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'pool_window_1_V_reg_3165_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3073]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_reg_3170_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3075]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_reg_3175_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3077]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_9_reg_3185_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3079]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_9_reg_3190_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3081]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_9_reg_3195_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3083]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_9_reg_3200_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3085]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_11_reg_3210_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3087]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_11_reg_3215_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3089]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_11_reg_3220_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3091]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_11_reg_3225_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3093]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_13_reg_3235_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3095]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_13_reg_3240_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3097]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_13_reg_3245_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3099]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_13_reg_3250_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3101]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_15_reg_3260_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3103]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_15_reg_3265_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3105]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_15_reg_3270_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3107]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_15_reg_3275_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3109]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_17_reg_3285_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3111]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_17_reg_3290_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3113]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_17_reg_3295_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3115]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_17_reg_3300_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3117]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_19_reg_3310_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3119]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_19_reg_3315_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3121]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_19_reg_3320_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3123]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_19_reg_3325_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3125]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_21_reg_3335_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3127]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_21_reg_3340_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3129]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_21_reg_3345_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3131]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_21_reg_3350_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3133]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_23_reg_3360_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3135]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_23_reg_3365_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3137]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_23_reg_3370_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3139]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_23_reg_3375_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3141]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_25_reg_3385_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3143]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_25_reg_3390_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3145]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_25_reg_3395_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3147]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_25_reg_3400_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3149]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_27_reg_3410_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3151]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_27_reg_3415_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3153]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_27_reg_3420_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3155]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_27_reg_3425_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3157]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_29_reg_3435_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3159]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_29_reg_3440_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3161]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_29_reg_3445_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3163]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_29_reg_3450_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3165]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_31_reg_3460_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3167]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_31_reg_3465_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3169]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_31_reg_3470_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3171]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_31_reg_3475_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3173]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_33_reg_3485_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3175]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_33_reg_3490_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3177]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_33_reg_3495_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3179]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_33_reg_3500_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3181]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_35_reg_3510_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3183]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_35_reg_3515_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3185]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_35_reg_3520_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3187]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_35_reg_3525_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3189]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_37_reg_3535_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3191]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_37_reg_3540_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3193]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_37_reg_3545_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3195]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_37_reg_3550_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3197]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'kernel_data_V_304_reg[15:0]' into 'DataOut_V_103_reg_24593_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8245]
INFO: [Synth 8-4471] merging register 'kernel_data_V_306_reg[15:0]' into 'DataOut_V_111_reg_24606_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8246]
INFO: [Synth 8-4471] merging register 'kernel_data_V_307_reg[15:0]' into 'DataOut_V_115_reg_24613_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8247]
INFO: [Synth 8-4471] merging register 'kernel_data_V_308_reg[15:0]' into 'DataOut_V_119_reg_24621_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8248]
INFO: [Synth 8-4471] merging register 'kernel_data_V_309_reg[15:0]' into 'DataOut_V_123_reg_24628_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8249]
INFO: [Synth 8-4471] merging register 'kernel_data_V_311_reg[15:0]' into 'DataOut_V_131_reg_24642_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8250]
INFO: [Synth 8-4471] merging register 'kernel_data_V_312_reg[15:0]' into 'DataOut_V_135_reg_24649_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8251]
INFO: [Synth 8-4471] merging register 'kernel_data_V_314_reg[15:0]' into 'DataOut_V_143_reg_24662_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8254]
INFO: [Synth 8-4471] merging register 'kernel_data_V_316_reg[15:0]' into 'DataOut_V_151_reg_24675_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8255]
INFO: [Synth 8-4471] merging register 'kernel_data_V_317_reg[15:0]' into 'DataOut_V_155_reg_24682_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8256]
INFO: [Synth 8-4471] merging register 'kernel_data_V_318_reg[15:0]' into 'DataOut_V_159_reg_24690_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8257]
INFO: [Synth 8-4471] merging register 'kernel_data_V_319_reg[15:0]' into 'DataOut_V_163_reg_24698_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8258]
INFO: [Synth 8-4471] merging register 'kernel_data_V_348_reg[15:0]' into 'kernel_data_V_364_load_reg_24712_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8283]
INFO: [Synth 8-4471] merging register 'kernel_data_V_351_reg[15:0]' into 'kernel_data_V_367_load_reg_24717_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8286]
INFO: [Synth 8-4471] merging register 'kernel_data_V_360_reg[15:0]' into 'kernel_data_V_376_load_reg_24723_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8295]
INFO: [Synth 8-4471] merging register 'kernel_data_V_396_reg[15:0]' into 'shift_buffer_4_12_V_reg_24567_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8334]
INFO: [Synth 8-4471] merging register 'kernel_data_V_385_reg[15:0]' into 'shift_buffer_4_1_V_reg_24503_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8322]
INFO: [Synth 8-4471] merging register 'kernel_data_V_392_reg[15:0]' into 'shift_buffer_4_8_V_reg_24542_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8330]
INFO: [Synth 8-4471] merging register 'kernel_data_V_144_reg[15:0]' into 'DataOut_V_105_reg_25027_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8645]
INFO: [Synth 8-4471] merging register 'kernel_data_V_145_reg[15:0]' into 'DataOut_V_109_reg_25041_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8646]
INFO: [Synth 8-4471] merging register 'kernel_data_V_146_reg[15:0]' into 'DataOut_V_113_reg_25054_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8647]
INFO: [Synth 8-4471] merging register 'kernel_data_V_147_reg[15:0]' into 'DataOut_V_117_reg_25067_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8648]
INFO: [Synth 8-4471] merging register 'kernel_data_V_148_reg[15:0]' into 'DataOut_V_121_reg_25080_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8649]
INFO: [Synth 8-4471] merging register 'kernel_data_V_149_reg[15:0]' into 'DataOut_V_125_reg_25094_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8650]
INFO: [Synth 8-4471] merging register 'kernel_data_V_150_reg[15:0]' into 'DataOut_V_129_reg_25107_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8651]
INFO: [Synth 8-4471] merging register 'kernel_data_V_151_reg[15:0]' into 'DataOut_V_133_reg_25119_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8652]
INFO: [Synth 8-4471] merging register 'kernel_data_V_152_reg[15:0]' into 'DataOut_V_137_reg_25133_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8653]
INFO: [Synth 8-4471] merging register 'kernel_data_V_153_reg[15:0]' into 'DataOut_V_141_reg_25146_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8654]
INFO: [Synth 8-4471] merging register 'kernel_data_V_154_reg[15:0]' into 'DataOut_V_145_reg_25160_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8655]
INFO: [Synth 8-4471] merging register 'kernel_data_V_155_reg[15:0]' into 'DataOut_V_149_reg_25173_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8656]
INFO: [Synth 8-4471] merging register 'kernel_data_V_156_reg[15:0]' into 'DataOut_V_153_reg_25186_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8657]
INFO: [Synth 8-4471] merging register 'kernel_data_V_157_reg[15:0]' into 'DataOut_V_157_reg_25199_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8658]
INFO: [Synth 8-4471] merging register 'kernel_data_V_158_reg[15:0]' into 'DataOut_V_161_reg_25214_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8659]
INFO: [Synth 8-4471] merging register 'kernel_data_V_196_reg[15:0]' into 'kernel_data_V_212_load_reg_25245_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8677]
INFO: [Synth 8-4471] merging register 'kernel_data_V_201_reg[15:0]' into 'kernel_data_V_217_load_reg_25251_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8682]
INFO: [Synth 8-4471] merging register 'kernel_data_V_224_reg[15:0]' into 'DataOut_V_104_reg_25021_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8708]
INFO: [Synth 8-4471] merging register 'kernel_data_V_227_reg[15:0]' into 'DataOut_V_116_reg_25061_reg[15:0]' [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:8711]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'x_V_offset_int_reg_reg' and it is trimmed from '5' to '4' bits. [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.v:289]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d576_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w4_d576_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d144_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d64_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w4_d64_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d16_A.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_5_reg_679_reg' and it is trimmed from '63' to '23' bits. [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Loop_2_proc.v:349]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln944_reg_608_reg' and it is trimmed from '16' to '4' bits. [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Loop_2_proc.v:364]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/fifo_w16_d784_A.v:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 2409.359 ; gain = 772.984 ; free physical = 28481 ; free virtual = 49551
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc351_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc351_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc351_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc351_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc351_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc351_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                             |Replication |Instances |
+------+--------------------------------------------------------------------------+------------+----------+
|1     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s__GB0 |           1|     19932|
|2     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s__GB1 |           1|      5359|
|3     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB0 |           1|     20110|
|4     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB1 |           1|      4182|
|5     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB2 |           1|      6334|
|6     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB3 |           1|      7161|
|7     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB4 |           1|     10612|
|8     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB5 |           1|     18753|
|9     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB6 |           1|      6550|
|10    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB0     |           1|     21042|
|11    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB1     |           1|      5513|
|12    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB2     |           1|      7737|
|13    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB3     |           1|      9200|
|14    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB4     |           1|     12149|
|15    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB5     |           1|     14234|
|16    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB6     |           1|     18675|
|17    |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s__GC0     |           1|      1685|
|18    |dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s         |           1|     24477|
|19    |myproject__GCB1                                                           |           1|       987|
|20    |myproject__GCB2                                                           |           1|      7758|
|21    |myproject__GCB3                                                           |           1|     14608|
|22    |myproject__GCB4                                                           |           1|     16090|
|23    |myproject_axi__GC0                                                        |           1|      8016|
+------+--------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln958_reg_674_reg' and it is trimmed from '64' to '26' bits. [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Loop_2_proc.v:343]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln958_reg_669_reg' and it is trimmed from '32' to '26' bits. [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/713d/hdl/verilog/Loop_2_proc.v:342]
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[30]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[31]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[29]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[28]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[27]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[26]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[25]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[24]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[23]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[22]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[21]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[20]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[19]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[18]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[17]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[16]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[15]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[14]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[13]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[12]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[11]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[10]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[9]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[8]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[7]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[6]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[5]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[4]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[3]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[0]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[1]' (FDRE) to 'inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/\ap_phi_reg_pp0_iter1_storemerge_i_i_reg_309_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_4/sext_ln203_827_reg_25719_reg[9]' (FDE) to 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_4/sext_ln203_827_reg_25719_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_6/trunc_ln708_835_reg_24756_reg[1]' (FDE) to 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_6/trunc_ln708_836_reg_24761_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_6/trunc_ln708_835_reg_24756_reg[2]' (FDE) to 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_6/trunc_ln708_836_reg_24761_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_6/trunc_ln708_835_reg_24756_reg[3]' (FDE) to 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_6/trunc_ln708_836_reg_24761_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_6/trunc_ln708_835_reg_24756_reg[4]' (FDE) to 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_6/trunc_ln708_836_reg_24761_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_6/trunc_ln708_835_reg_24756_reg[5]' (FDE) to 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_6/trunc_ln708_836_reg_24761_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_6/trunc_ln708_835_reg_24756_reg[6]' (FDE) to 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_6/trunc_ln708_836_reg_24761_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_6/trunc_ln708_835_reg_24756_reg[7]' (FDE) to 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_6/trunc_ln708_836_reg_24761_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_6/trunc_ln708_835_reg_24756_reg[8]' (FDE) to 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_6/trunc_ln708_836_reg_24761_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_6/trunc_ln708_835_reg_24756_reg[9]' (FDE) to 'inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_6/trunc_ln708_836_reg_24761_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_390_reg_19658_reg[1]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_389_reg_19646_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_390_reg_19658_reg[2]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_389_reg_19646_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_390_reg_19658_reg[3]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_389_reg_19646_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_390_reg_19658_reg[4]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_389_reg_19646_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_390_reg_19658_reg[5]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_389_reg_19646_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_390_reg_19658_reg[6]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_389_reg_19646_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_390_reg_19658_reg[7]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_389_reg_19646_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_390_reg_19658_reg[8]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_389_reg_19646_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_390_reg_19658_reg[9]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_389_reg_19646_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/mult_33_V_reg_17849_reg[9]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/mult_33_V_reg_17849_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_338_reg_19260_reg[1]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_337_reg_19248_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_338_reg_19260_reg[2]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_337_reg_19248_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_338_reg_19260_reg[3]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_337_reg_19248_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_338_reg_19260_reg[4]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_337_reg_19248_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_338_reg_19260_reg[5]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_337_reg_19248_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_338_reg_19260_reg[6]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_337_reg_19248_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_338_reg_19260_reg[7]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_337_reg_19248_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_338_reg_19260_reg[8]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_337_reg_19248_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_338_reg_19260_reg[9]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_337_reg_19248_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_86_reg_18239_reg[0]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_194_reg_18223_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_86_reg_18239_reg[1]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_194_reg_18223_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_86_reg_18239_reg[2]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_194_reg_18223_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_86_reg_18239_reg[3]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_194_reg_18223_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_86_reg_18239_reg[4]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_194_reg_18223_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_86_reg_18239_reg[5]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_194_reg_18223_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_86_reg_18239_reg[6]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_194_reg_18223_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_86_reg_18239_reg[7]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_194_reg_18223_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_86_reg_18239_reg[8]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_194_reg_18223_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_86_reg_18239_reg[9]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_194_reg_18223_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_265_reg_18717_reg[0]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_152_reg_18723_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_265_reg_18717_reg[1]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_152_reg_18723_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_265_reg_18717_reg[2]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_152_reg_18723_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_265_reg_18717_reg[3]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_152_reg_18723_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_265_reg_18717_reg[4]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_152_reg_18723_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_265_reg_18717_reg[5]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_152_reg_18723_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_265_reg_18717_reg[6]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_152_reg_18723_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_265_reg_18717_reg[7]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_152_reg_18723_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_265_reg_18717_reg[8]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_152_reg_18723_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_163_reg_18819_reg[8]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_163_reg_18819_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_79_reg_18181_reg[9]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_79_reg_18181_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_377_reg_19556_reg[1]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_376_reg_19551_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_377_reg_19556_reg[2]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_376_reg_19551_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_377_reg_19556_reg[3]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_376_reg_19551_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_377_reg_19556_reg[4]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_376_reg_19551_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_377_reg_19556_reg[5]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_376_reg_19551_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_377_reg_19556_reg[6]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_376_reg_19551_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_377_reg_19556_reg[7]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_376_reg_19551_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_377_reg_19556_reg[8]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_376_reg_19551_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_377_reg_19556_reg[9]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_376_reg_19551_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_363_reg_19452_reg[0]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_364_reg_19458_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_363_reg_19452_reg[1]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_364_reg_19458_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_363_reg_19452_reg[2]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_364_reg_19458_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_363_reg_19452_reg[3]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_364_reg_19458_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_363_reg_19452_reg[4]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_364_reg_19458_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_363_reg_19452_reg[5]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_364_reg_19458_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_363_reg_19452_reg[6]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_364_reg_19458_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_363_reg_19452_reg[7]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_364_reg_19458_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_363_reg_19452_reg[8]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/trunc_ln708_364_reg_19458_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_81_reg_18201_reg[8]' (FD) to 'inst/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519i_1_11/sext_ln203_81_reg_18201_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_19/\softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_fu_58/grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_715/x_V_offset_int_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/myproject_U0i_1_19/\softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_fu_58/grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_715/x_V_offset_int_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_19/\softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_fu_58/grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_715/p_Val2_2_reg_572_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_1_proc351_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0 /i_synth/\FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U529/dout_array_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_644_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Block_myproject_axi_exit35_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_689_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_689_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_689_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_689_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_689_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_689_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_689_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/lshr_ln958_reg_669_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0i_1_17/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0i_1_17/\tmp_data_0_V18_reg_2032_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_19/\softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0i_1_9/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0i_1_2/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_19_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_18_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_17_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_16_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_20_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_21_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_22_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_12_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_11_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_10_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_9_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_8_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_7_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_6_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_0_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_1_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_23_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_5_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_2_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_3_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_18/\layer11_out_V_data_4_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_19/\layer11_out_V_data_29_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_19/\layer11_out_V_data_28_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_19/\layer11_out_V_data_27_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_19/\layer11_out_V_data_26_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_19/\layer11_out_V_data_25_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_19/\layer11_out_V_data_24_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_19/\layer11_out_V_data_13_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_19/\layer11_out_V_data_14_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/myproject_U0i_1_19/\layer11_out_V_data_15_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter1_storemerge_i_i_reg_1938_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_data_0_V_reg_546_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0/ap_done_reg_reg)
INFO: [Synth 8-5784] Optimized 4 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0/\pool_window_0_V_reg_3160_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0/\pool_window_0_V_reg_3160_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_0_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_1_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_2_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_3_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_4_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_5_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_6_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_7_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_8_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_9_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_10_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_11_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_12_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_13_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_14_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_15_V_U/\q_tmp_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:40 . Memory (MB): peak = 2409.359 ; gain = 772.984 ; free physical = 26386 ; free virtual = 47531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                             |Replication |Instances |
+------+--------------------------------------------------------------------------+------------+----------+
|1     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s__GB0 |           1|     14116|
|2     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s__GB1 |           1|      5317|
|3     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB0 |           1|     23134|
|4     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB1 |           1|      4072|
|5     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB2 |           1|      5277|
|6     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB3 |           1|      7046|
|7     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB4 |           1|     12684|
|8     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB5 |           1|     18176|
|9     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB6 |           1|      4690|
|10    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB0     |           1|     14261|
|11    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB1     |           1|      3911|
|12    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB2     |           1|      6481|
|13    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB3     |           1|      7325|
|14    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB4     |           1|      9745|
|15    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB5     |           1|     11152|
|16    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB6     |           1|     14849|
|17    |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s__GC0     |           1|      1561|
|18    |dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s         |           1|     17672|
|19    |myproject__GCB1                                                           |           1|       798|
|20    |myproject__GCB2                                                           |           1|      4205|
|21    |myproject__GCB3                                                           |           1|      7819|
|22    |myproject__GCB4                                                           |           1|     11401|
|23    |myproject_axi__GC0                                                        |           1|      5156|
+------+--------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:24 ; elapsed = 00:03:00 . Memory (MB): peak = 2409.359 ; gain = 772.984 ; free physical = 26171 ; free virtual = 47380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:55 ; elapsed = 00:07:36 . Memory (MB): peak = 2474.281 ; gain = 837.906 ; free physical = 25962 ; free virtual = 47176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                             |Replication |Instances |
+------+--------------------------------------------------------------------------+------------+----------+
|1     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s__GB0 |           1|     14116|
|2     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s__GB1 |           1|      5316|
|3     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB1 |           1|      3518|
|4     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB5 |           1|     15742|
|5     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB6 |           1|      4376|
|6     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB0     |           1|     11956|
|7     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB1     |           1|      3451|
|8     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB2     |           1|      5839|
|9     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB3     |           1|      6526|
|10    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB4     |           1|      8530|
|11    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB5     |           1|      9857|
|12    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB6     |           1|     12466|
|13    |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s__GC0     |           1|       792|
|14    |dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s         |           1|     16895|
|15    |myproject__GCB1                                                           |           1|       798|
|16    |myproject__GCB2                                                           |           1|      3695|
|17    |myproject_axi__GC0                                                        |           1|      5156|
|18    |myproject_axi_GT0                                                         |           1|      6456|
|19    |myproject_axi_GT1                                                         |           1|     30065|
|20    |myproject_axi_GT0__1                                                      |           1|     18830|
+------+--------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_19/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_fu_58/exp_table3_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_19/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_fu_58/exp_table3_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_19/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_fu_58/invert_table4_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_0/in_local_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer4_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer4_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer4_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer4_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer4_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer4_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer4_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer4_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer4_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer4_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer4_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer2_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer2_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer2_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer2_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer2_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer2_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer2_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer2_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer2_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer2_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer2_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer2_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer5_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer5_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer5_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer5_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer5_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer5_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer5_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer5_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer5_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer5_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer5_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer5_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer5_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer5_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer5_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer5_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer4_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer4_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer4_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer4_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_6/myproject_U0/layer4_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:31 ; elapsed = 00:08:11 . Memory (MB): peak = 2486.207 ; gain = 849.832 ; free physical = 25246 ; free virtual = 46476
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                             |Replication |Instances |
+------+--------------------------------------------------------------------------+------------+----------+
|1     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s__GB0 |           1|      7782|
|2     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s__GB1 |           1|      4270|
|3     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB1 |           1|      2572|
|4     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB5 |           1|     10650|
|5     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s__GB6 |           1|      2768|
|6     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB0     |           1|      6115|
|7     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB1     |           1|      1650|
|8     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB2     |           1|      2656|
|9     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB3     |           1|      3013|
|10    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB4     |           1|      3897|
|11    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB5     |           1|      5384|
|12    |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB6     |           1|      5608|
|13    |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s__GC0     |           1|       687|
|14    |dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s         |           1|      9255|
|15    |myproject__GCB1                                                           |           1|       504|
|16    |myproject__GCB2                                                           |           1|      2382|
|17    |myproject_axi__GC0                                                        |           1|      3428|
|18    |myproject_axi_GT0                                                         |           1|      3326|
|19    |myproject_axi_GT1                                                         |           1|     24074|
|20    |myproject_axi_GT0__1                                                      |           1|     11127|
+------+--------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/ap_enable_reg_pp0_iter3_reg with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/ap_enable_reg_pp0_iter3_reg_fret

INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_fu_58/exp_table3_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_fu_58/exp_table3_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_fu_58/invert_table4_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer4_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer4_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer4_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer4_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer4_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer4_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer4_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer4_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer4_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer4_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer4_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer4_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer4_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_240_reg[4] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_240_reg[4]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_240_reg[5] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_240_reg[5]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_240_reg[6] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_240_reg[6]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_29_reg[4] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_29_reg[4]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_29_reg[5] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_29_reg[5]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_29_reg[6] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_29_reg[6]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_17_reg[4] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_17_reg[4]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_17_reg[5] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_17_reg[5]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_17_reg[6] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_17_reg[6]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_16_reg[4] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_16_reg[4]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_16_reg[5] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_16_reg[5]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_16_reg[6] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_16_reg[6]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_331_reg[4] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_331_reg[4]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_331_reg[5] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_331_reg[5]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_331_reg[6] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_331_reg[6]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[4] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[4]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[5] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[5]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[6] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[6]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[7] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[7]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[8] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[8]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[9] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[9]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[10] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[10]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[11] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[11]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[12] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[12]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[13] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[13]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[14] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_330_reg[14]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[4] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[4]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[5] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[5]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[6] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[6]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[7] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[7]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[8] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[8]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[9] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[9]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[10] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[10]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[11] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[11]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[12] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[12]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[13] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[13]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[14] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_327_reg[14]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_326_reg[4] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_326_reg[4]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_326_reg[5] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_326_reg[5]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_326_reg[6] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_326_reg[6]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[4] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[4]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[5] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[5]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[6] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[6]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[7] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[7]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[8] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[8]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[9] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[9]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[10] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[10]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[11] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[11]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[12] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[12]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[13] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[13]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[14] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_248_reg[14]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_356_reg[6] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_356_reg[6]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_356_reg[5] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_356_reg[5]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_356_reg[4] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_356_reg[4]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[7] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[7]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[6] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[6]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[5] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[5]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[4] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[4]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[11] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[11]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[10] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[10]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[9] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[9]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[8] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[8]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[14] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[14]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[13] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[13]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[12] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_244_reg[12]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_231_loc_1_reg_3331_reg[6] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_231_loc_1_reg_3331_reg[6]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_231_loc_1_reg_3331_reg[5] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_231_loc_1_reg_3331_reg[5]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_231_loc_1_reg_3331_reg[4] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_231_loc_1_reg_3331_reg[4]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_322_reg[6] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_322_reg[6]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_322_reg[5] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_322_reg[5]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_322_reg[4] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_322_reg[4]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_254_reg[5] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_254_reg[5]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_254_reg[4] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_254_reg[4]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[7] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[7]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[6] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[6]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[5] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[5]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[4] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[4]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[11] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[11]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[10] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[10]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[9] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[9]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[8] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[8]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[14] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[14]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[13] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[13]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[12] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_323_reg[12]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[7] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[7]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[6] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[6]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[5] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[5]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[4] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[4]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[11] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[11]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[10] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[10]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[9] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[9]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[8] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[8]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[14] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[14]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[13] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[13]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[12] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_328_reg[12]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_252_reg[7] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_252_reg[7]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_252_reg[6] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_252_reg[6]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_252_reg[5] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_252_reg[5]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_252_reg[4] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_252_reg[4]_inv.
INFO: [Synth 8-5365] Flop myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_252_reg[11] is being inverted and renamed to myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_252_reg[11]_inv.
INFO: [Common 17-14] Message 'Synth 8-5365' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:13 ; elapsed = 00:08:53 . Memory (MB): peak = 2544.113 ; gain = 907.738 ; free physical = 25164 ; free virtual = 46487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:13 ; elapsed = 00:08:54 . Memory (MB): peak = 2544.113 ; gain = 907.738 ; free physical = 25164 ; free virtual = 46487
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:33 ; elapsed = 00:09:13 . Memory (MB): peak = 2544.113 ; gain = 907.738 ; free physical = 25150 ; free virtual = 46474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:33 ; elapsed = 00:09:14 . Memory (MB): peak = 2544.113 ; gain = 907.738 ; free physical = 25153 ; free virtual = 46476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:39 ; elapsed = 00:09:20 . Memory (MB): peak = 2544.113 ; gain = 907.738 ; free physical = 25149 ; free virtual = 46473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:40 ; elapsed = 00:09:20 . Memory (MB): peak = 2544.113 ; gain = 907.738 ; free physical = 25148 ; free virtual = 46472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  9709|
|2     |DSP48E1    |    10|
|3     |LUT1       |  4981|
|4     |LUT2       | 14100|
|5     |LUT3       | 10598|
|6     |LUT4       | 11021|
|7     |LUT5       |  3789|
|8     |LUT6       |  2424|
|9     |MUXCY      |     4|
|10    |MUXF7      |    98|
|11    |MUXF8      |     1|
|12    |RAMB18E1   |     1|
|13    |RAMB18E1_1 |     1|
|14    |RAMB18E1_2 |    49|
|15    |SRL16E     |   805|
|16    |SRLC32E    |   293|
|17    |FDRE       | 47481|
|18    |FDSE       |   510|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:40 ; elapsed = 00:09:20 . Memory (MB): peak = 2544.113 ; gain = 907.738 ; free physical = 25148 ; free virtual = 46472
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:21 ; elapsed = 00:09:08 . Memory (MB): peak = 2548.023 ; gain = 653.055 ; free physical = 28832 ; free virtual = 50156
Synthesis Optimization Complete : Time (s): cpu = 00:08:42 ; elapsed = 00:09:25 . Memory (MB): peak = 2548.023 ; gain = 911.648 ; free physical = 28858 ; free virtual = 50156
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2548.023 ; gain = 0.000 ; free physical = 28805 ; free virtual = 50103
INFO: [Netlist 29-17] Analyzing 9873 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2592.137 ; gain = 0.000 ; free physical = 28760 ; free virtual = 50058
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
753 Infos, 206 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:09 ; elapsed = 00:10:03 . Memory (MB): peak = 2592.137 ; gain = 1160.105 ; free physical = 28978 ; free virtual = 50276
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2592.137 ; gain = 0.000 ; free physical = 28978 ; free virtual = 50276
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2616.148 ; gain = 24.012 ; free physical = 28967 ; free virtual = 50277
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2616.148 ; gain = 0.000 ; free physical = 28895 ; free virtual = 50280
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myproject_axi_0_0, cache-ID = 21b3e7b36486903c
INFO: [Coretcl 2-1174] Renamed 470 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2616.148 ; gain = 0.000 ; free physical = 28886 ; free virtual = 50283
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2616.148 ; gain = 0.000 ; free physical = 28886 ; free virtual = 50283
INFO: [runtcl-4] Executing : report_utilization -file design_1_myproject_axi_0_0_utilization_synth.rpt -pb design_1_myproject_axi_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2616.148 ; gain = 0.000 ; free physical = 28801 ; free virtual = 50283
INFO: [Common 17-206] Exiting Vivado at Sat Jul  8 15:38:01 2023...
