L10: Analog Building Blocks
L10: Analog Building Blocks
((OpAmps
OpAmps , A/D, D/A)
, A/D, D/A)

Acknowledgement:
Materials in this lecture are courtesy of the following sources and are used with permission.
 
Dave Wentzloff 

L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

1

Introduction to Operational Amplifiers
Introduction to Operational Amplifiers

DC Model

inR

idva ⋅

outR

outv

+
idv
−

LM741 Pinout

(cid:132) Typically very high input 
resistance ~ 300KΩ
(cid:132) High DC gain (~105)
(cid:132) Output resistance ~75Ω

=

Vfa
(
)
⋅
in

V
out
a(f)

+10 to +15V

Reprinted with 
permission of 
National 
Semiconductor 
Corporation.

10 5

-20dB/
decade

-10 to -15V
Reprinted with permission of National Semiconductor Corporation.

10Hz
Introductory Digital Systems Laboratory

L10: 6.111 Spring 2006

f

2

The Inside of a 741 OpAmp
OpAmp
The Inside of a 741 
Current Source 
Additional
Differential
Gain Stage Output Stage
for biasing
Input Stage

Reprinted with 
permission of 
National 
Semiconductor 
Corporation.

Output devices
provides large
drive current

Bipolar version
has small input
Bias current

MOS OpAmps
have ~ 0 input 
current

Gain is Sensitive to Operating Condition 
(e.g., Device, Temperature, Power supply voltage, etc.)
Reprinted with permission of National Semiconductor Corporation.
Introductory Digital Systems Laboratory

L10: 6.111 Spring 2006

3

Simple Model for an OpAmp
OpAmp
Simple Model for an 

VCC

vout

VCC = 10V

+
vout
-

-100μV

ε = 100μV

vid

-VCC = -10V

Negative Saturation

Positive Saturation

i+ ~ 0
+
vid
-
i- ~ 0

+

-

-VCC
Reasonable 
approximation
Linear Mode 

vid

+

-

+- avid

+
vout
-

vid

+

-

-+

-VCC

+
vout
-

vid

+

-

-+ +VCC

+
vout
-

If -VCC < vout < VCC

vid < - ε

vid > ε

Small input range for “Open” loop Configuration
L10: 6.111 Spring 2006
Introductory Digital Systems Laboratory

4

The Power of (Negative) Feedback
The Power of (Negative) Feedback

1R

2R

outv

-
+

inv

+
-

R1

R2

inv

-+

vid

-

+

+- avid

+
vout
-

v
in

+
R
1

v
id

v

out

+

v
id

+
R
2

=

0

v

id =

v
out
a

v
in
R
1

−=

v
⎡
1
out
⎢
Ra
⎣
1

+

a
R
2

+

1
R
2

⎤
⎥
⎦

v
out
v
in

−=

(
1

+

aR
2
)
RRa
+
1
2

−≈

R
2
R
1

(
if

a

>>

)1

(cid:131) Overall (closed loop) gain does not depend on open loop gain
(cid:131) Trade gain for robustness
(cid:131) Easier analysis approach: “virtual short circuit approach”
(cid:131) v+ = v- = 0 if OpAmp is linear
L10: 6.111 Spring 2006
Introductory Digital Systems Laboratory

5

OpAmp Circuits
Basic OpAmp
Circuits
Basic 

Voltage Follower (buffer)
inv
+
-

outv

v ≈
v
out
in
Differential Input

Non-inverting
+
−

v
out

≈

R
R
1 +
2
R
1

v
in

Integrator

v
out

≈

R
2
R
1

(
v
in

2

−

)1
v
in

v
out

−≈

1
RC

t
∫
v
∞−

dt

in

L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

6

Use With Open Loop
Use With Open Loop

Analog Comparator:

Is V+ > V- ?
The Output is a DIGITAL signal

LM311 is a single supply
comparator

L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

7

Data Conversion: Quantization Noise
Data Conversion: Quantization Noise

A/D Conversion

D/A Conversion

t
u
p
t
u
O
y
r
a
n
i
B

11
10
01
00

inv

A/D

0

3 refV
refV
refV
4
2
4
Analog Input

refV

digital
code

D/A

t
u
p
t
u
O
 
g
o
l
a
n
A

3 refV
4
refV
2
refV
4
0
00 01 10 11
Binary code

+
−

Quantization
noise

v
noise

LSB

(cid:132) Quantization noise exists even with 
ideal A/D and D/A converters

refV
4

refV
2

3 refV
4

refV

inv

L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

8

NonNon -- idealities in Data Conversion
idealities in Data Conversion

Offset – a constant voltage offset that appears 
at the output when the digital input is 0

Gain error – deviation of slope from ideal value 
of 1

Offset
error

g
o
l
a
n
A

Ideal

Binary code

Gain
error

g
o
l
a
n
A

Ideal

Binary code

Integral Nonlinearity – maximum deviation from 
the ideal analog output voltage

Differential nonlinearity – the largest increment 
in analog output for a 1-bit change

g
o
l
a
n
A

Integral
nonlinearity

Ideal

Binary code

g Ideal
o
l
a
n
A

Non-
monoticity
Binary code

L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

9

RR --2R Ladder DAC Architecture
2R Ladder DAC Architecture

-1

(cid:131) Note that the driving point impedance (resistance) is the same 
for each cell.
(cid:132) R-2R Ladder achieves large current division ratios with only 
two resistor values

L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

10

DAC (AD 558) Specs
DAC (AD 558) Specs

(cid:132) 8-bit DAC
(cid:132) Single Supply Operation: 5V to 15V
(cid:132) Integrates required references 
(bandgap voltage reference)
(cid:132) Uses a R-2R resistor ladder 
(cid:132) Settling time 1μs
(cid:132) Programmable output range from
0V to 2.56V or 0V to 10V
(cid:132) Simple Latch based interface

Image courtesy of Analog Devices. Used with permission.

L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

11

Chip Architecture and Interface
Chip Architecture and Interface

D[7:0]

LATCH

CE CS

Outputs are noisy 
when input bits settles, 
so it is best to have inputs 
stable before latching 
the input data

L10: 6.111 Spring 2006

Image courtesy of Analog Devices. Used with permission.
Introductory Digital Systems Laboratory

12

Setting the Voltage Range
Setting the Voltage Range

Very similar to a
non-inverting amp

Strap output for
different voltage
ranges

Image courtesy of Analog Devices. Used with permission.

Convert data to 
Offset binary
L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

13

Another Approach: Binary --Weighted DAC
Weighted DAC
Another Approach: Binary

R

-
+

(cid:132) Switch binary-weighted 
currents
(cid:132) MSB to LSB current ratio is 2N

outv

3b
I
2

2b
I
4

1b
I
8

I

0b

vout

−=

(
bIR
3

+

b
2

1
2

+

b
1

1
4

+

)0
b

1
8

AD9768

(cid:132) Analog Devices AD9768 
uses two banks of 
ratioed currents
(cid:132) Additional current 
division performed by 
750 Ω resistor between 
the two banks

Image courtesy of Analog Devices. Used with permission.

L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

Reference current source
14

Glitching and Thermometer D/A
and Thermometer D/A
Glitching

(cid:132) Glitching is caused when 
switching times in a D/A are not 
synchronized
(cid:132) Example: Output changes from 
011 to 100 – MSB switch is 
delayed
(cid:132) Filtering reduces glitch but 
increases the D/A settling time
(cid:132) One solution is a thermometer 
code D/A – requires 2N – 1 
switches but no ratioed
currents
outv
011→

100

I

Binary
0
0
1
0
1
0
1
1

Thermometer
0
0
0
1
0
0
0
1
1
1
1
1

R

0T
I

1T

I

2T

L10: 6.111 Spring 2006

t
(
TIR
vou t
0
Introductory Digital Systems Laboratory

−=

)2
TT
++
1

ou tv

15

Successive --Approximation A/D
Approximation A/D
Successive

(cid:131) D/A converters are typically compact and easier to design. Why not A/D convert 
using a D/A converter and a comparator?
(cid:131) D to A generates analog voltage which is compared to the input voltage
(cid:131) If D to A voltage > input voltage then set that bit; otherwise, reset that bit
(cid:131) This type of A to D takes a fixed amount of time proportional to the bit length

Vin

code

D/A

+ −
C

Comparator
out

L10: 6.111 Spring 2006

Example: 3-bit A/D conversion, 2 LSB < Vin < 3 LSB
Introductory Digital Systems Laboratory

16

Successive --Approximation A/D
Approximation A/D
Successive

D/A
Converter

vin

Sample/
Hold

N

-

+

Data

Successive
Approximation
Generator

Control

Done

Go

(cid:132) Serial conversion takes a time equal to N(tD/A + tcomp)

L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

17

Successive --Approximation A/D 
Approximation A/D 
Successive
(AD670)
(AD670)

Unipolar (BPO =0)

(cid:132) ~10μs conversion time

Bipolar (BPO =1)

L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

18

Image courtesy of Analog Devices. Used with permission.

Single Write, Single Read Operation
Single Write, Single Read Operation
(see data sheet for other modes)
(see data sheet for other modes)
tw

Write

tDC

tc

tTD

Read

tDT

Data Valid

R/W

CE, CS

Status

Data

Valid

tw (write/start pulse width) = 300ns (min)
tDC (delay to start conversion) = 700ns (max)
tc (conversion time) = 10μs (max)
tTD (Bus Access Time) = 250 (max)
tDT (Output Float Delay) = 150 (max)
(cid:131) Control bits CE and CS can be wired to ground if A/D is the only chip driving the bus
(cid:131) Suggestion: tie CE and CS pins together and hardwire BPO and Format

L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

19

Simple A/D Interface FSM
Simple A/D Interface FSM

clk

reset

sample

FSM

cs_b

r_w_b
status

CS
CE
R/W  

AD670
STATUS

Data[7:0]

dataavail

DQ

Status should be 
synchronized: why?

Courtesy of James Oey and 
Cemal Akcaba
L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

Figure by MIT OpenCourseWare.

20

Verilog Interface
Example A/D Verilog
Interface
Example A/D 

module AD670 (clk, reset, sample, dataavail, 
r_wbar, cs_bar, status, state);

// System Clk
input clk;  
// Global Reset signal, assume it is synchronized

input reset;

// User Interface 
input sample; 
output dataavail;

// A-D Interface
input status;
reg status_d1, status_d2;
output r_wbar, cs_bar;
output [3:0] state;

// internal state 
reg [3:0] state;
reg [3:0] nextstate;
reg r_wbar_int, r_wbar;
reg cs_bar_int, cs_bar;
reg dataavail;

1/5

// State declarations.
parameter IDLE = 0;
parameter CONV0 = 1;
parameter CONV1 = 2;
parameter CONV2 = 3;
parameter WAITSTATUSHIGH = 4;
parameter WAITSTATUSLOW = 5;
parameter READDELAY0 = 6;
parameter READDELAY1 = 7;
parameter READCYCLE = 8;

always @ (posedge clk or negedge reset) 
begin

if (!reset) state <=IDLE;
else state <=nextstate;

status_d1 <= status;
status_d2 <= status_d1;

r_wbar <= r_wbar_int;
cs_bar <=cs_bar_int;

end

2/5

L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

21

Verilog Interface (cont.)
Example A/D Verilog
Interface (cont.)
Example A/D 

always @ (state or status_d2 or sample) begin
// defaults
r_wbar_int = 1; cs_bar_int = 1; dataavail = 0; 

case (state)

IDLE: begin
if(sample)  nextstate = CONV0;
else nextstate = IDLE;
end

CONV0:
begin  
r_wbar_int = 0; 
cs_bar_int = 0; 
nextstate = CONV1;
end

CONV1:
begin
r_wbar_int = 0; 
cs_bar_int = 0; 
nextstate = CONV2;
end 

CONV2:
begin
r_wbar_int = 0; 
cs_bar_int = 0; 
nextstate = WAITSTATUSHIGH;
end 
WAITSTATUSHIGH:
begin
cs_bar_int = 0; 
if (status_d2) nextstate =  WAITSTATUSLOW;

else nextstate = WAITSTATUSHIGH;
end

WAITSTATUSLOW:
begin
cs_bar_int = 0; 
if (!status_d2) nextstate = READDELAY0;
else nextstate = WAITSTATUSLOW;
end

L10: 6.111 Spring 2006

3/5
Introductory Digital Systems Laboratory

4/5
22

Verilog Interface(cont
Example A/D Verilog
Interface(cont .).)
Example A/D 

READDELAY0:
begin
cs_bar_int = 0; 
nextstate = READDELAY1;
end

READDELAY1:
begin
cs_bar_int = 0; 
nextstate = READCYCLE;
end

READCYCLE:
begin
cs_bar_int = 0; 
dataavail = 1;
nextstate = IDLE;
end

default: nextstate = IDLE;
endcase // case(state)
end // always @ (state or status_d2 or sample)
endmodule // adcInterface

L10: 6.111 Spring 2006

5/5
Introductory Digital Systems Laboratory

23

Simulation
Simulation

On reset, present state goes to 0

r_w_b must stay low for at least 3 cycles (@ 100ns period)  

Enable read flip-flop

Status is synchronized – two register delays

Wait for ~10μs for status to go low

Sample pulse initiates 
data conversion

Notice a one cycle delay since A/D 
control signal delayed through a register

L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

24

Flash A/D Converter
Flash A/D Converter

refV

inv

R

R

R

R

−
Comparators

+

−

+

−

+

C

C

C

(cid:132) Brute-force A/D conversion
(cid:132) Simultaneously compare the 
analog value with every 
possible reference value
(cid:132) Fastest method of A/D 
conversion
(cid:132) Size scales exponentially 
with precision
(requires 2N comparators)

y
r
a
n
i
b

o
t

r
e
t
e
m
o
m
r
e
h
T

0b
1b

Can be implemented as OpAmp in open loop

L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

25

AD 775 –– Flash Data Converter
Flash Data Converter
AD 775 

L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

26

Image courtesy of Analog Devices. Used with permission.

High Performance Converters:
High Performance Converters:
Use Pipelining and Parallelism!
Use Pipelining and Parallelism!
Pipelining (used in video rate, RF basestations, etc.)
1-bit
1-bit
Amplifier
−
−

Sample/
Hold

A/D
D/A
Converter Converter

   2

Sample/
Hold

A/D
D/A
Converter Converter

Amplifier

    2

…

+
+
Parallelism (use many slower A/D’s in parallel  to build very
high speed A/D converters)

1 GHz
Clock

DLL

Clock

Gen

8
0
 
T
/
H
s
 
a
n
d
 
V
/
I
s

8
0
 
A
D
C
 
S
l
i
c
e
s

8
0
 
R
a
d
i
x
 
C
o
n
v
e
r
t
e
r
s

8
0
 
S
l
i
c
e
 
D
e
c
i
m
a
t
o
r

8
 
M
e
m
 
C
o
n
t
r
o
l
l
e
r
s

1
M
B
y
t
e
 
S
R
A
M

CMOS 
Buffer Chip

2 muxes

0.18-      CMOS ADC Chip

[ISSCC 2003],
Poulton et. al.

20Gsample/sec,
8-bit ADC
from Agilent Labs

Figure by MIT OpenCourseWare. Adapted from Poulten, Ken, et al. "A 20 GS/s 8b ADC with a 1MB Memory in 0.18um CMOS."
IEEE International Solid-State Circuits Conference Paper 18.1, 2003.(cid:13)(cid:10)
L10: 6.111 Spring 2006
Introductory Digital Systems Laboratory

27

New Trend: Eliminate OpAmps
OpAmps !!
New Trend: Eliminate 
(Use Comparators, more digital…… ))
(Use Comparators, more digital

(cid:132) Op amps must achieve high 
open-loop gain and fast 
settling time under 
feedback.
(cid:132) High gain becomes 
increasingly difficult 
achieve due to low device 
gain.
(cid:132) Solution: Comparator 
based analog Design
(cid:132) Dramatic power savings 
possible

Courtesy of Prof. Harry Lee, ISSCC 2006. Used with permission.

L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

28

Summary of Analog Blocks
Summary of Analog Blocks

(cid:132) Analog blocks are integral components of any 
system. Need data converters (analog to digital 
and digital to analog), analog processing 
(OpAmps circuits, switched capacitors filters, 
etc.), power converters (e.g., DC-DC 
conversion), etc.
(cid:132) We looked at example interfaces for A/D and 
D/A converters 
(cid:134)Make sure you register critical signals (enables, R/W, 
etc.)
(cid:132) Analog design incorporate digital principles
(cid:134)Glitch free operation using coding
(cid:134) Parallelism and Pipelining!
(cid:134)More advanced concepts such as calibration

L10: 6.111 Spring 2006

Introductory Digital Systems Laboratory

29

