$date
	Thu Sep 20 12:45:36 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module behavioralMultiplexer $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 % in2 $end
$var wire 1 & in3 $end
$var wire 1 ' out $end
$var wire 4 ( inputs [3:0] $end
$var wire 2 ) address [1:0] $end
$upscope $end
$scope module testMultiplexer $end
$var wire 1 * out $end
$var reg 1 + address0 $end
$var reg 1 , address1 $end
$var reg 1 - in0 $end
$var reg 1 . in1 $end
$var reg 1 / in2 $end
$var reg 1 0 in3 $end
$scope module mux $end
$var wire 1 + address0 $end
$var wire 1 , address1 $end
$var wire 1 - in0 $end
$var wire 1 . in1 $end
$var wire 1 / in2 $end
$var wire 1 0 in3 $end
$var wire 1 1 interI0 $end
$var wire 1 2 interI1 $end
$var wire 1 3 interI2 $end
$var wire 1 4 interI3 $end
$var wire 1 5 naddress0 $end
$var wire 1 6 naddress1 $end
$var wire 1 * out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x6
x5
x4
x3
x2
x1
00
0/
0.
1-
0,
0+
x*
bz )
bz (
x'
z&
z%
z$
z#
z"
z!
$end
#50000
15
16
04
03
02
#100000
1*
11
#1000000
1.
0-
1+
#1050000
01
05
12
#2000000
1/
0.
0+
1,
#2050000
0*
15
02
06
#2100000
1*
13
#3000000
10
0/
1+
#3050000
03
05
14
#4000000
00
1.
0+
0,
#4050000
0*
15
16
04
#5000000
0.
1-
1+
#5050000
1*
11
05
#5100000
0*
01
#6000000
10
0-
0+
1,
#6050000
15
06
#7000000
00
1/
1+
#7050000
1*
13
05
#7100000
0*
03
#8000000
